-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sat Apr 18 05:42:13 2020
-- Host        : z400 running 64-bit Ubuntu 19.10
-- Command     : write_vhdl -force -mode funcsim
--               /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0/pcie_7x_0_sim_netlist.vhdl
-- Design      : pcie_7x_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a15tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO is
  port (
    rdata : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => wdata(14 downto 9),
      DIADI(7 downto 0) => wdata(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52\,
      DOBDO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53\,
      DOBDO(13 downto 8) => rdata(14 downto 9),
      DOBDO(7 downto 0) => rdata(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74\,
      DOPBDOP(0) => rdata(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_tx_wen,
      ENBWREN => mim_tx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_11 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_11 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_11;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_11 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_54\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(13 downto 9),
      DIADI(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52\,
      DOBDO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53\,
      DOBDO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_54\,
      DOBDO(12 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(13 downto 9),
      DOBDO(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74\,
      DOPBDOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_rx_wen,
      ENBWREN => mim_rx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_12 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_12 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_12;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_12 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(16 downto 9),
      DIADI(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17),
      DIPADIP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(16 downto 9),
      DOBDO(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17),
      DOPBDOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_rx_wen,
      ENBWREN => mim_rx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_13 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_13 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_13;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_13 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(16 downto 9),
      DIADI(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17),
      DIPADIP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(16 downto 9),
      DOBDO(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17),
      DOPBDOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_rx_wen,
      ENBWREN => mim_rx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_14 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_14 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_14;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_14 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(16 downto 9),
      DIADI(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17),
      DIPADIP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(16 downto 9),
      DOBDO(7 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17),
      DOPBDOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_rx_wen,
      ENBWREN => mim_rx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_4 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_4 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_4;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_4 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => wdata(16 downto 9),
      DIADI(7 downto 0) => wdata(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => wdata(17),
      DIPADIP(0) => wdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => rdata(16 downto 9),
      DOBDO(7 downto 0) => rdata(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => rdata(17),
      DOPBDOP(0) => rdata(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_tx_wen,
      ENBWREN => mim_tx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_5 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_5 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_5;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_5 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => wdata(16 downto 9),
      DIADI(7 downto 0) => wdata(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => wdata(17),
      DIPADIP(0) => wdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => rdata(16 downto 9),
      DOBDO(7 downto 0) => rdata(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => rdata(17),
      DOPBDOP(0) => rdata(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_tx_wen,
      ENBWREN => mim_tx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_BRAM_TDP_MACRO_6 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_BRAM_TDP_MACRO_6 : entity is "BRAM_TDP_MACRO";
end pcie_7x_0_BRAM_TDP_MACRO_6;

architecture STRUCTURE of pcie_7x_0_BRAM_TDP_MACRO_6 is
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\ : STD_LOGIC;
  signal \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.bram36_tdp_bl.bram36_tdp_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED\(31 downto 16),
      DIADI(15 downto 8) => wdata(16 downto 9),
      DIADI(7 downto 0) => wdata(7 downto 0),
      DIBDI(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED\(31 downto 16),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => wdata(17),
      DIPADIP(0) => wdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20\,
      DOADO(14) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21\,
      DOADO(13) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22\,
      DOADO(12) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23\,
      DOADO(11) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24\,
      DOADO(10) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25\,
      DOADO(9) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26\,
      DOADO(8) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27\,
      DOADO(7) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28\,
      DOADO(6) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29\,
      DOADO(5) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30\,
      DOADO(4) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31\,
      DOADO(3) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32\,
      DOADO(2) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33\,
      DOADO(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34\,
      DOADO(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35\,
      DOBDO(31 downto 16) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 8) => rdata(16 downto 9),
      DOBDO(7 downto 0) => rdata(7 downto 0),
      DOPADOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70\,
      DOPADOP(0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71\,
      DOPBDOP(3 downto 2) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => rdata(17),
      DOPBDOP(0) => rdata(8),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mim_tx_wen,
      ENBWREN => mim_tx_ren,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_tkeep[7]_i_7_0\ : out STD_LOGIC;
    \reg_pkt_len_counter_reg[3]_0\ : out STD_LOGIC;
    \reg_pkt_len_counter_reg[0]_0\ : out STD_LOGIC;
    null_mux_sel_reg : out STD_LOGIC;
    null_mux_sel_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_state_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    null_mux_sel : in STD_LOGIC;
    \m_axis_rx_tuser_reg[19]\ : in STD_LOGIC;
    new_pkt_len : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_rx_tready : in STD_LOGIC;
    null_mux_sel_reg_1 : in STD_LOGIC;
    cur_state_reg_1 : in STD_LOGIC;
    m_axis_rx_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_rx_tuser_reg[21]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen : entity is "pcie_7x_0_axi_basic_rx_null_gen";
end pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen is
  signal cur_state : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal pkt_len_counter : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal pkt_len_counter_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pkt_len_counter_dec__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_n_1\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_n_2\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__0_n_3\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__1_n_2\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry__1_n_3\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_n_0\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_n_1\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_n_2\ : STD_LOGIC;
  signal \pkt_len_counter_dec__0_carry_n_3\ : STD_LOGIC;
  signal reg_pkt_len_counter : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \reg_pkt_len_counter[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[11]_i_4_n_0\ : STD_LOGIC;
  signal \^reg_pkt_len_counter_reg[3]_0\ : STD_LOGIC;
  signal \reg_tkeep[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_tkeep[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_tkeep[7]_i_6_n_0\ : STD_LOGIC;
  signal \^reg_tkeep[7]_i_7_0\ : STD_LOGIC;
  signal \reg_tkeep[7]_i_7_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \NLW_pkt_len_counter_dec__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pkt_len_counter_dec__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_7\ : label is "soft_lutpair176";
begin
  \reg_pkt_len_counter_reg[3]_0\ <= \^reg_pkt_len_counter_reg[3]_0\;
  \reg_tkeep[7]_i_7_0\ <= \^reg_tkeep[7]_i_7_0\;
cur_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I1 => m_axis_rx_tready,
      I2 => cur_state_reg_1,
      I3 => cur_state,
      I4 => m_axis_rx_tuser(0),
      O => next_state
    );
cur_state_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_state,
      Q => cur_state,
      R => cur_state_reg_0
    );
\m_axis_rx_tuser[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000400"
    )
        port map (
      I0 => cur_state_reg_0,
      I1 => \^reg_tkeep[7]_i_7_0\,
      I2 => \^reg_pkt_len_counter_reg[3]_0\,
      I3 => null_mux_sel,
      I4 => pkt_len_counter_0(0),
      I5 => \m_axis_rx_tuser_reg[19]\,
      O => D(0)
    );
\m_axis_rx_tuser[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF80FF08"
    )
        port map (
      I0 => \^reg_tkeep[7]_i_7_0\,
      I1 => null_mux_sel,
      I2 => \^reg_pkt_len_counter_reg[3]_0\,
      I3 => \m_axis_rx_tuser_reg[21]\,
      I4 => pkt_len_counter_0(0),
      I5 => cur_state_reg_0,
      O => D(1)
    );
null_mux_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077F7FFFF"
    )
        port map (
      I0 => \^reg_tkeep[7]_i_7_0\,
      I1 => null_mux_sel,
      I2 => pkt_len_counter_0(0),
      I3 => \^reg_pkt_len_counter_reg[3]_0\,
      I4 => m_axis_rx_tready,
      I5 => null_mux_sel_reg_1,
      O => null_mux_sel_reg
    );
\pkt_len_counter_dec__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pkt_len_counter_dec__0_carry_n_0\,
      CO(2) => \pkt_len_counter_dec__0_carry_n_1\,
      CO(1) => \pkt_len_counter_dec__0_carry_n_2\,
      CO(0) => \pkt_len_counter_dec__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => reg_pkt_len_counter(3 downto 2),
      DI(1) => \pkt_len_counter_dec__0_carry_i_1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => pkt_len_counter(4 downto 1),
      S(3) => \pkt_len_counter_dec__0_carry_i_2_n_0\,
      S(2) => \pkt_len_counter_dec__0_carry_i_3_n_0\,
      S(1) => \pkt_len_counter_dec__0_carry_i_4_n_0\,
      S(0) => \pkt_len_counter_dec__0_carry_i_5_n_0\
    );
\pkt_len_counter_dec__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_len_counter_dec__0_carry_n_0\,
      CO(3) => \pkt_len_counter_dec__0_carry__0_n_0\,
      CO(2) => \pkt_len_counter_dec__0_carry__0_n_1\,
      CO(1) => \pkt_len_counter_dec__0_carry__0_n_2\,
      CO(0) => \pkt_len_counter_dec__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_pkt_len_counter(7 downto 4),
      O(3 downto 0) => pkt_len_counter(8 downto 5),
      S(3) => \pkt_len_counter_dec__0_carry__0_i_1_n_0\,
      S(2) => \pkt_len_counter_dec__0_carry__0_i_2_n_0\,
      S(1) => \pkt_len_counter_dec__0_carry__0_i_3_n_0\,
      S(0) => \pkt_len_counter_dec__0_carry__0_i_4_n_0\
    );
\pkt_len_counter_dec__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(7),
      I1 => reg_pkt_len_counter(8),
      O => \pkt_len_counter_dec__0_carry__0_i_1_n_0\
    );
\pkt_len_counter_dec__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(6),
      I1 => reg_pkt_len_counter(7),
      O => \pkt_len_counter_dec__0_carry__0_i_2_n_0\
    );
\pkt_len_counter_dec__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(5),
      I1 => reg_pkt_len_counter(6),
      O => \pkt_len_counter_dec__0_carry__0_i_3_n_0\
    );
\pkt_len_counter_dec__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(4),
      I1 => reg_pkt_len_counter(5),
      O => \pkt_len_counter_dec__0_carry__0_i_4_n_0\
    );
\pkt_len_counter_dec__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_len_counter_dec__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_pkt_len_counter_dec__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pkt_len_counter_dec__0_carry__1_n_2\,
      CO(0) => \pkt_len_counter_dec__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => reg_pkt_len_counter(9 downto 8),
      O(3) => \NLW_pkt_len_counter_dec__0_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => pkt_len_counter(11 downto 9),
      S(3) => '0',
      S(2) => \pkt_len_counter_dec__0_carry__1_i_1_n_0\,
      S(1) => \pkt_len_counter_dec__0_carry__1_i_2_n_0\,
      S(0) => \pkt_len_counter_dec__0_carry__1_i_3_n_0\
    );
\pkt_len_counter_dec__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(10),
      I1 => reg_pkt_len_counter(11),
      O => \pkt_len_counter_dec__0_carry__1_i_1_n_0\
    );
\pkt_len_counter_dec__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(9),
      I1 => reg_pkt_len_counter(10),
      O => \pkt_len_counter_dec__0_carry__1_i_2_n_0\
    );
\pkt_len_counter_dec__0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(8),
      I1 => reg_pkt_len_counter(9),
      O => \pkt_len_counter_dec__0_carry__1_i_3_n_0\
    );
\pkt_len_counter_dec__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reg_pkt_len_counter(1),
      I1 => m_axis_rx_tready,
      O => \pkt_len_counter_dec__0_carry_i_1_n_0\
    );
\pkt_len_counter_dec__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(3),
      I1 => reg_pkt_len_counter(4),
      O => \pkt_len_counter_dec__0_carry_i_2_n_0\
    );
\pkt_len_counter_dec__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_pkt_len_counter(2),
      I1 => reg_pkt_len_counter(3),
      O => \pkt_len_counter_dec__0_carry_i_3_n_0\
    );
\pkt_len_counter_dec__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => m_axis_rx_tready,
      I1 => reg_pkt_len_counter(1),
      I2 => reg_pkt_len_counter(2),
      O => \pkt_len_counter_dec__0_carry_i_4_n_0\
    );
\pkt_len_counter_dec__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_pkt_len_counter(1),
      I1 => m_axis_rx_tready,
      O => \pkt_len_counter_dec__0_carry_i_5_n_0\
    );
\reg_pkt_len_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_pkt_len_counter(0),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(0),
      O => pkt_len_counter_0(0)
    );
\reg_pkt_len_counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(10),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(10),
      O => sel0(10)
    );
\reg_pkt_len_counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pkt_len_counter(11),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      O => sel0(11)
    );
\reg_pkt_len_counter[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => cur_state,
      I1 => reg_pkt_len_counter(3),
      I2 => reg_pkt_len_counter(8),
      I3 => reg_pkt_len_counter(7),
      I4 => \reg_pkt_len_counter[11]_i_3_n_0\,
      I5 => \reg_pkt_len_counter[11]_i_4_n_0\,
      O => \reg_pkt_len_counter[11]_i_2_n_0\
    );
\reg_pkt_len_counter[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => reg_pkt_len_counter(5),
      I1 => reg_pkt_len_counter(4),
      I2 => m_axis_rx_tready,
      I3 => reg_pkt_len_counter(9),
      O => \reg_pkt_len_counter[11]_i_3_n_0\
    );
\reg_pkt_len_counter[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => reg_pkt_len_counter(0),
      I1 => reg_pkt_len_counter(1),
      I2 => reg_pkt_len_counter(2),
      I3 => reg_pkt_len_counter(6),
      I4 => reg_pkt_len_counter(10),
      I5 => reg_pkt_len_counter(11),
      O => \reg_pkt_len_counter[11]_i_4_n_0\
    );
\reg_pkt_len_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => new_pkt_len(1),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => pkt_len_counter(1),
      O => pkt_len_counter_0(1)
    );
\reg_pkt_len_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(2),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(2),
      O => sel0(2)
    );
\reg_pkt_len_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(3),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(3),
      O => sel0(3)
    );
\reg_pkt_len_counter[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EEE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(4),
      O => S(1)
    );
\reg_pkt_len_counter[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      O => S(0)
    );
\reg_pkt_len_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(4),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(4),
      O => sel0(4)
    );
\reg_pkt_len_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(5),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(5),
      O => sel0(5)
    );
\reg_pkt_len_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(6),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(6),
      O => sel0(6)
    );
\reg_pkt_len_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(7),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(7),
      O => sel0(7)
    );
\reg_pkt_len_counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(8),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(8),
      O => sel0(8)
    );
\reg_pkt_len_counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pkt_len_counter(9),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(9),
      O => sel0(9)
    );
\reg_pkt_len_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pkt_len_counter_0(0),
      Q => reg_pkt_len_counter(0),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(10),
      Q => reg_pkt_len_counter(10),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(11),
      Q => reg_pkt_len_counter(11),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pkt_len_counter_0(1),
      Q => reg_pkt_len_counter(1),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(2),
      Q => reg_pkt_len_counter(2),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(3),
      Q => reg_pkt_len_counter(3),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(4),
      Q => reg_pkt_len_counter(4),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(5),
      Q => reg_pkt_len_counter(5),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(6),
      Q => reg_pkt_len_counter(6),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(7),
      Q => reg_pkt_len_counter(7),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(8),
      Q => reg_pkt_len_counter(8),
      R => cur_state_reg_0
    );
\reg_pkt_len_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sel0(9),
      Q => reg_pkt_len_counter(9),
      R => cur_state_reg_0
    );
\reg_tkeep[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(10),
      I2 => \reg_tkeep[7]_i_4_n_0\,
      I3 => \reg_tkeep[7]_i_5_n_0\,
      I4 => \reg_tkeep[7]_i_6_n_0\,
      I5 => \reg_tkeep[7]_i_7_n_0\,
      O => \^reg_tkeep[7]_i_7_0\
    );
\reg_tkeep[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pkt_len_counter(1),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(1),
      O => \^reg_pkt_len_counter_reg[3]_0\
    );
\reg_tkeep[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => new_pkt_len(8),
      I1 => pkt_len_counter(8),
      I2 => new_pkt_len(9),
      I3 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I4 => pkt_len_counter(9),
      O => \reg_tkeep[7]_i_4_n_0\
    );
\reg_tkeep[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => new_pkt_len(6),
      I1 => pkt_len_counter(6),
      I2 => new_pkt_len(7),
      I3 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I4 => pkt_len_counter(7),
      O => \reg_tkeep[7]_i_5_n_0\
    );
\reg_tkeep[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => new_pkt_len(4),
      I1 => pkt_len_counter(4),
      I2 => new_pkt_len(5),
      I3 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I4 => pkt_len_counter(5),
      O => \reg_tkeep[7]_i_6_n_0\
    );
\reg_tkeep[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => new_pkt_len(2),
      I1 => pkt_len_counter(2),
      I2 => new_pkt_len(3),
      I3 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I4 => pkt_len_counter(3),
      O => \reg_tkeep[7]_i_7_n_0\
    );
reg_tlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB000"
    )
        port map (
      I0 => \^reg_pkt_len_counter_reg[3]_0\,
      I1 => pkt_len_counter_0(0),
      I2 => null_mux_sel,
      I3 => \^reg_tkeep[7]_i_7_0\,
      I4 => \m_axis_rx_tuser_reg[21]\,
      O => null_mux_sel_reg_0
    );
trn_rdst_rdy_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8308800FFFFFFFF"
    )
        port map (
      I0 => pkt_len_counter(1),
      I1 => \reg_pkt_len_counter[11]_i_2_n_0\,
      I2 => new_pkt_len(1),
      I3 => reg_pkt_len_counter(0),
      I4 => new_pkt_len(0),
      I5 => null_mux_sel,
      O => \reg_pkt_len_counter_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc_d : out STD_LOGIC;
    m_axis_rx_tvalid_reg_0 : out STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    null_mux_sel : out STD_LOGIC;
    trn_in_packet : out STD_LOGIC;
    reg_dsc_detect_reg_0 : out STD_LOGIC;
    user_reset_out_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_prev_reg_0 : out STD_LOGIC;
    data_prev_reg_1 : out STD_LOGIC;
    new_pkt_len : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \trn_rbar_hit_prev_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    rsrc_rdy_filtered : in STD_LOGIC;
    trn_reof : in STD_LOGIC;
    reg_tlast_reg_0 : in STD_LOGIC;
    trn_rsrc_dsc_prev0 : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    null_mux_sel_reg_0 : in STD_LOGIC;
    trn_in_packet_reg_0 : in STD_LOGIC;
    dsc_detect : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    trn_rdst_rdy_reg_0 : in STD_LOGIC;
    trn_rdst_rdy_reg_1 : in STD_LOGIC;
    \reg_tkeep_reg[7]_0\ : in STD_LOGIC;
    trn_rd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trn_rbar_hit : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline : entity is "pcie_7x_0_axi_basic_rx_pipeline";
end pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_hold : STD_LOGIC;
  signal data_prev : STD_LOGIC;
  signal \m_axis_rx_tdata[63]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_rx_tuser[8]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_rx_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_rx_tvalid_reg_0\ : STD_LOGIC;
  signal \^null_mux_sel\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal packet_overhead : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_dsc_detect_i_1_n_0 : STD_LOGIC;
  signal \^reg_dsc_detect_reg_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \reg_pkt_len_counter_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal reg_tkeep : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trn_rbar_hit_prev : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trn_rd_prev : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_rdst_rdy_i_1_n_0 : STD_LOGIC;
  signal trn_rdst_rdy_i_2_n_0 : STD_LOGIC;
  signal trn_recrc_err_prev : STD_LOGIC;
  signal trn_reof_prev : STD_LOGIC;
  signal trn_rerrfwd_prev : STD_LOGIC;
  signal trn_rrem_prev : STD_LOGIC;
  signal trn_rsof_prev : STD_LOGIC;
  signal trn_rsrc_dsc_prev : STD_LOGIC;
  signal trn_rsrc_rdy_prev : STD_LOGIC;
  signal \NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[11]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[12]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[13]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[15]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[16]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[17]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[18]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[19]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[20]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[21]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[22]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[23]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[24]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[25]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[26]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[27]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[28]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[29]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[30]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[31]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[32]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[33]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[34]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[35]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[36]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[37]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[38]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[39]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[40]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[41]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[42]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[43]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[44]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[45]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[46]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[47]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[48]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[49]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[50]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[51]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[52]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[53]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[54]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[55]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[56]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[57]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[58]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[59]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[60]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[61]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[62]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[63]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_axis_rx_tdata[9]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser[14]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser[18]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of reg_dsc_detect_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of trn_rdst_rdy_i_2 : label is "soft_lutpair185";
begin
  E(0) <= \^e\(0);
  Q(63 downto 0) <= \^q\(63 downto 0);
  m_axis_rx_tvalid_reg_0 <= \^m_axis_rx_tvalid_reg_0\;
  null_mux_sel <= \^null_mux_sel\;
  reg_dsc_detect_reg_0 <= \^reg_dsc_detect_reg_0\;
data_prev_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_rx_tvalid_reg_0\,
      I1 => m_axis_rx_tready,
      O => data_hold
    );
data_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => data_hold,
      Q => data_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(0),
      I1 => data_prev,
      I2 => trn_rd(32),
      O => p_1_in(0)
    );
\m_axis_rx_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(10),
      I1 => data_prev,
      I2 => trn_rd(42),
      O => p_1_in(10)
    );
\m_axis_rx_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(11),
      I1 => data_prev,
      I2 => trn_rd(43),
      O => p_1_in(11)
    );
\m_axis_rx_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(12),
      I1 => data_prev,
      I2 => trn_rd(44),
      O => p_1_in(12)
    );
\m_axis_rx_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(13),
      I1 => data_prev,
      I2 => trn_rd(45),
      O => p_1_in(13)
    );
\m_axis_rx_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(14),
      I1 => data_prev,
      I2 => trn_rd(46),
      O => p_1_in(14)
    );
\m_axis_rx_tdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(15),
      I1 => data_prev,
      I2 => trn_rd(47),
      O => p_1_in(15)
    );
\m_axis_rx_tdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(16),
      I1 => data_prev,
      I2 => trn_rd(48),
      O => p_1_in(16)
    );
\m_axis_rx_tdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(17),
      I1 => data_prev,
      I2 => trn_rd(49),
      O => p_1_in(17)
    );
\m_axis_rx_tdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(18),
      I1 => data_prev,
      I2 => trn_rd(50),
      O => p_1_in(18)
    );
\m_axis_rx_tdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(19),
      I1 => data_prev,
      I2 => trn_rd(51),
      O => p_1_in(19)
    );
\m_axis_rx_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(1),
      I1 => data_prev,
      I2 => trn_rd(33),
      O => p_1_in(1)
    );
\m_axis_rx_tdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(20),
      I1 => data_prev,
      I2 => trn_rd(52),
      O => p_1_in(20)
    );
\m_axis_rx_tdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(21),
      I1 => data_prev,
      I2 => trn_rd(53),
      O => p_1_in(21)
    );
\m_axis_rx_tdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(22),
      I1 => data_prev,
      I2 => trn_rd(54),
      O => p_1_in(22)
    );
\m_axis_rx_tdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(23),
      I1 => data_prev,
      I2 => trn_rd(55),
      O => p_1_in(23)
    );
\m_axis_rx_tdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(24),
      I1 => data_prev,
      I2 => trn_rd(56),
      O => p_1_in(24)
    );
\m_axis_rx_tdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(25),
      I1 => data_prev,
      I2 => trn_rd(57),
      O => p_1_in(25)
    );
\m_axis_rx_tdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(26),
      I1 => data_prev,
      I2 => trn_rd(58),
      O => p_1_in(26)
    );
\m_axis_rx_tdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(27),
      I1 => data_prev,
      I2 => trn_rd(59),
      O => p_1_in(27)
    );
\m_axis_rx_tdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(28),
      I1 => data_prev,
      I2 => trn_rd(60),
      O => p_1_in(28)
    );
\m_axis_rx_tdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(29),
      I1 => data_prev,
      I2 => trn_rd(61),
      O => p_1_in(29)
    );
\m_axis_rx_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(2),
      I1 => data_prev,
      I2 => trn_rd(34),
      O => p_1_in(2)
    );
\m_axis_rx_tdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(30),
      I1 => data_prev,
      I2 => trn_rd(62),
      O => p_1_in(30)
    );
\m_axis_rx_tdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(31),
      I1 => data_prev,
      I2 => trn_rd(63),
      O => p_1_in(31)
    );
\m_axis_rx_tdata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(32),
      I1 => data_prev,
      I2 => trn_rd(0),
      O => p_1_in(32)
    );
\m_axis_rx_tdata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(33),
      I1 => data_prev,
      I2 => trn_rd(1),
      O => p_1_in(33)
    );
\m_axis_rx_tdata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(34),
      I1 => data_prev,
      I2 => trn_rd(2),
      O => p_1_in(34)
    );
\m_axis_rx_tdata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(35),
      I1 => data_prev,
      I2 => trn_rd(3),
      O => p_1_in(35)
    );
\m_axis_rx_tdata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(36),
      I1 => data_prev,
      I2 => trn_rd(4),
      O => p_1_in(36)
    );
\m_axis_rx_tdata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(37),
      I1 => data_prev,
      I2 => trn_rd(5),
      O => p_1_in(37)
    );
\m_axis_rx_tdata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(38),
      I1 => data_prev,
      I2 => trn_rd(6),
      O => p_1_in(38)
    );
\m_axis_rx_tdata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(39),
      I1 => data_prev,
      I2 => trn_rd(7),
      O => p_1_in(39)
    );
\m_axis_rx_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(3),
      I1 => data_prev,
      I2 => trn_rd(35),
      O => p_1_in(3)
    );
\m_axis_rx_tdata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(40),
      I1 => data_prev,
      I2 => trn_rd(8),
      O => p_1_in(40)
    );
\m_axis_rx_tdata[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(41),
      I1 => data_prev,
      I2 => trn_rd(9),
      O => p_1_in(41)
    );
\m_axis_rx_tdata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(42),
      I1 => data_prev,
      I2 => trn_rd(10),
      O => p_1_in(42)
    );
\m_axis_rx_tdata[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(43),
      I1 => data_prev,
      I2 => trn_rd(11),
      O => p_1_in(43)
    );
\m_axis_rx_tdata[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(44),
      I1 => data_prev,
      I2 => trn_rd(12),
      O => p_1_in(44)
    );
\m_axis_rx_tdata[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(45),
      I1 => data_prev,
      I2 => trn_rd(13),
      O => p_1_in(45)
    );
\m_axis_rx_tdata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(46),
      I1 => data_prev,
      I2 => trn_rd(14),
      O => p_1_in(46)
    );
\m_axis_rx_tdata[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(47),
      I1 => data_prev,
      I2 => trn_rd(15),
      O => p_1_in(47)
    );
\m_axis_rx_tdata[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(48),
      I1 => data_prev,
      I2 => trn_rd(16),
      O => p_1_in(48)
    );
\m_axis_rx_tdata[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(49),
      I1 => data_prev,
      I2 => trn_rd(17),
      O => p_1_in(49)
    );
\m_axis_rx_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(4),
      I1 => data_prev,
      I2 => trn_rd(36),
      O => p_1_in(4)
    );
\m_axis_rx_tdata[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(50),
      I1 => data_prev,
      I2 => trn_rd(18),
      O => p_1_in(50)
    );
\m_axis_rx_tdata[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(51),
      I1 => data_prev,
      I2 => trn_rd(19),
      O => p_1_in(51)
    );
\m_axis_rx_tdata[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(52),
      I1 => data_prev,
      I2 => trn_rd(20),
      O => p_1_in(52)
    );
\m_axis_rx_tdata[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(53),
      I1 => data_prev,
      I2 => trn_rd(21),
      O => p_1_in(53)
    );
\m_axis_rx_tdata[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(54),
      I1 => data_prev,
      I2 => trn_rd(22),
      O => p_1_in(54)
    );
\m_axis_rx_tdata[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(55),
      I1 => data_prev,
      I2 => trn_rd(23),
      O => p_1_in(55)
    );
\m_axis_rx_tdata[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(56),
      I1 => data_prev,
      I2 => trn_rd(24),
      O => p_1_in(56)
    );
\m_axis_rx_tdata[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(57),
      I1 => data_prev,
      I2 => trn_rd(25),
      O => p_1_in(57)
    );
\m_axis_rx_tdata[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(58),
      I1 => data_prev,
      I2 => trn_rd(26),
      O => p_1_in(58)
    );
\m_axis_rx_tdata[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(59),
      I1 => data_prev,
      I2 => trn_rd(27),
      O => p_1_in(59)
    );
\m_axis_rx_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(5),
      I1 => data_prev,
      I2 => trn_rd(37),
      O => p_1_in(5)
    );
\m_axis_rx_tdata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(60),
      I1 => data_prev,
      I2 => trn_rd(28),
      O => p_1_in(60)
    );
\m_axis_rx_tdata[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(61),
      I1 => data_prev,
      I2 => trn_rd(29),
      O => p_1_in(61)
    );
\m_axis_rx_tdata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(62),
      I1 => data_prev,
      I2 => trn_rd(30),
      O => p_1_in(62)
    );
\m_axis_rx_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_rx_tready,
      I1 => \^m_axis_rx_tvalid_reg_0\,
      O => \m_axis_rx_tdata[63]_i_1_n_0\
    );
\m_axis_rx_tdata[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(63),
      I1 => data_prev,
      I2 => trn_rd(31),
      O => p_1_in(63)
    );
\m_axis_rx_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(6),
      I1 => data_prev,
      I2 => trn_rd(38),
      O => p_1_in(6)
    );
\m_axis_rx_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(7),
      I1 => data_prev,
      I2 => trn_rd(39),
      O => p_1_in(7)
    );
\m_axis_rx_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(8),
      I1 => data_prev,
      I2 => trn_rd(40),
      O => p_1_in(8)
    );
\m_axis_rx_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trn_rd_prev(9),
      I1 => data_prev,
      I2 => trn_rd(41),
      O => p_1_in(9)
    );
\m_axis_rx_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^q\(0),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^q\(10),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^q\(11),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^q\(12),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^q\(13),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^q\(14),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^q\(15),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^q\(16),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^q\(17),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^q\(18),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^q\(19),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^q\(1),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^q\(20),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^q\(21),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^q\(22),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^q\(23),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^q\(24),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^q\(25),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^q\(26),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^q\(27),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^q\(28),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^q\(29),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^q\(2),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^q\(30),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^q\(31),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(32),
      Q => \^q\(32),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(33),
      Q => \^q\(33),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(34),
      Q => \^q\(34),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(35),
      Q => \^q\(35),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(36),
      Q => \^q\(36),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(37),
      Q => \^q\(37),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(38),
      Q => \^q\(38),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(39),
      Q => \^q\(39),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^q\(3),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(40),
      Q => \^q\(40),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(41),
      Q => \^q\(41),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(42),
      Q => \^q\(42),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(43),
      Q => \^q\(43),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(44),
      Q => \^q\(44),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(45),
      Q => \^q\(45),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(46),
      Q => \^q\(46),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(47),
      Q => \^q\(47),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(48),
      Q => \^q\(48),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(49),
      Q => \^q\(49),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^q\(4),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(50),
      Q => \^q\(50),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(51),
      Q => \^q\(51),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(52),
      Q => \^q\(52),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(53),
      Q => \^q\(53),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(54),
      Q => \^q\(54),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(55),
      Q => \^q\(55),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(56),
      Q => \^q\(56),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(57),
      Q => \^q\(57),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(58),
      Q => \^q\(58),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(59),
      Q => \^q\(59),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^q\(5),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(60),
      Q => \^q\(60),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(61),
      Q => \^q\(61),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(62),
      Q => \^q\(62),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(63),
      Q => \^q\(63),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^q\(6),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^q\(7),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^q\(8),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^q\(9),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\m_axis_rx_tuser[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => trn_recrc_err,
      I1 => data_prev,
      I2 => trn_recrc_err_prev,
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[0]_i_1_n_0\
    );
\m_axis_rx_tuser[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40404"
    )
        port map (
      I0 => trn_rsrc_dsc,
      I1 => trn_rsof,
      I2 => data_prev,
      I3 => trn_rsrc_dsc_prev,
      I4 => trn_rsof_prev,
      I5 => \m_axis_rx_tuser[14]_i_2_n_0\,
      O => \m_axis_rx_tuser[14]_i_1_n_0\
    );
\m_axis_rx_tuser[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \trn_rbar_hit_prev_reg[0]_0\,
      I1 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[14]_i_2_n_0\
    );
\m_axis_rx_tuser[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trn_rbar_hit_prev_reg[0]_0\,
      O => \m_axis_rx_tuser[18]_i_1_n_0\
    );
\m_axis_rx_tuser[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => trn_rrem(0),
      I1 => data_prev,
      I2 => trn_rrem_prev,
      I3 => \^null_mux_sel\,
      O => data_prev_reg_1
    );
\m_axis_rx_tuser[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => trn_rerrfwd_prev,
      I1 => data_prev,
      I2 => trn_rerrfwd,
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[1]_i_1_n_0\
    );
\m_axis_rx_tuser[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \trn_rbar_hit_prev_reg[0]_0\,
      I1 => m_axis_rx_tready,
      I2 => \^m_axis_rx_tvalid_reg_0\,
      O => \m_axis_rx_tuser[21]_i_1_n_0\
    );
\m_axis_rx_tuser[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => trn_rbar_hit_prev(0),
      I1 => data_prev,
      I2 => trn_rbar_hit(0),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[2]_i_1_n_0\
    );
\m_axis_rx_tuser[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => trn_rbar_hit(1),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(1),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[3]_i_1_n_0\
    );
\m_axis_rx_tuser[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => trn_rbar_hit(2),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(2),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[4]_i_1_n_0\
    );
\m_axis_rx_tuser[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => trn_rbar_hit_prev(3),
      I1 => data_prev,
      I2 => trn_rbar_hit(3),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[5]_i_1_n_0\
    );
\m_axis_rx_tuser[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => trn_rbar_hit_prev(4),
      I1 => data_prev,
      I2 => trn_rbar_hit(4),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[6]_i_1_n_0\
    );
\m_axis_rx_tuser[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => trn_rbar_hit(5),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(5),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[7]_i_1_n_0\
    );
\m_axis_rx_tuser[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => trn_rbar_hit(6),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(6),
      I3 => \trn_rbar_hit_prev_reg[0]_0\,
      I4 => \^null_mux_sel\,
      O => \m_axis_rx_tuser[8]_i_1_n_0\
    );
\m_axis_rx_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[0]_i_1_n_0\,
      Q => m_axis_rx_tuser(0),
      R => '0'
    );
\m_axis_rx_tuser_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[14]_i_1_n_0\,
      Q => m_axis_rx_tuser(9),
      R => '0'
    );
\m_axis_rx_tuser_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[18]_i_1_n_0\,
      Q => m_axis_rx_tuser(10),
      R => '0'
    );
\m_axis_rx_tuser_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => D(0),
      Q => m_axis_rx_tuser(11),
      R => '0'
    );
\m_axis_rx_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[1]_i_1_n_0\,
      Q => m_axis_rx_tuser(1),
      R => '0'
    );
\m_axis_rx_tuser_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => D(1),
      Q => m_axis_rx_tuser(12),
      R => '0'
    );
\m_axis_rx_tuser_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[2]_i_1_n_0\,
      Q => m_axis_rx_tuser(2),
      R => '0'
    );
\m_axis_rx_tuser_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[3]_i_1_n_0\,
      Q => m_axis_rx_tuser(3),
      R => '0'
    );
\m_axis_rx_tuser_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[4]_i_1_n_0\,
      Q => m_axis_rx_tuser(4),
      R => '0'
    );
\m_axis_rx_tuser_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[5]_i_1_n_0\,
      Q => m_axis_rx_tuser(5),
      R => '0'
    );
\m_axis_rx_tuser_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[6]_i_1_n_0\,
      Q => m_axis_rx_tuser(6),
      R => '0'
    );
\m_axis_rx_tuser_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[7]_i_1_n_0\,
      Q => m_axis_rx_tuser(7),
      R => '0'
    );
\m_axis_rx_tuser_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tuser[21]_i_1_n_0\,
      D => \m_axis_rx_tuser[8]_i_1_n_0\,
      Q => m_axis_rx_tuser(8),
      R => '0'
    );
m_axis_rx_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFECE"
    )
        port map (
      I0 => rsrc_rdy_filtered,
      I1 => \^null_mux_sel\,
      I2 => data_prev,
      I3 => trn_rsrc_rdy_prev,
      I4 => \^reg_dsc_detect_reg_0\,
      I5 => dsc_detect,
      O => m_axis_rx_tvalid_i_1_n_0
    );
m_axis_rx_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => m_axis_rx_tvalid_i_1_n_0,
      Q => \^m_axis_rx_tvalid_reg_0\,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
null_mux_sel_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAABBBB"
    )
        port map (
      I0 => \trn_rbar_hit_prev_reg[0]_0\,
      I1 => \^null_mux_sel\,
      I2 => m_axis_rx_tready,
      I3 => \^m_axis_rx_tvalid_reg_0\,
      I4 => dsc_detect,
      I5 => \^reg_dsc_detect_reg_0\,
      O => user_reset_out_reg
    );
null_mux_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => null_mux_sel_reg_0,
      Q => \^null_mux_sel\,
      R => '0'
    );
reg_dsc_detect_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^null_mux_sel\,
      I1 => dsc_detect,
      I2 => \^reg_dsc_detect_reg_0\,
      O => reg_dsc_detect_i_1_n_0
    );
reg_dsc_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg_dsc_detect_i_1_n_0,
      Q => \^reg_dsc_detect_reg_0\,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\reg_pkt_len_counter[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(9),
      O => \reg_pkt_len_counter[10]_i_3_n_0\
    );
\reg_pkt_len_counter[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(8),
      O => \reg_pkt_len_counter[10]_i_4_n_0\
    );
\reg_pkt_len_counter[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(15),
      O => packet_overhead(1)
    );
\reg_pkt_len_counter[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(29),
      O => packet_overhead(0)
    );
\reg_pkt_len_counter[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(3),
      O => \reg_pkt_len_counter[3]_i_5_n_0\
    );
\reg_pkt_len_counter[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(2),
      O => \reg_pkt_len_counter[3]_i_6_n_0\
    );
\reg_pkt_len_counter[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(7),
      O => \reg_pkt_len_counter[7]_i_3_n_0\
    );
\reg_pkt_len_counter[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(6),
      O => \reg_pkt_len_counter[7]_i_4_n_0\
    );
\reg_pkt_len_counter[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(5),
      O => \reg_pkt_len_counter[7]_i_5_n_0\
    );
\reg_pkt_len_counter[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(4),
      O => \reg_pkt_len_counter[7]_i_6_n_0\
    );
\reg_pkt_len_counter_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_pkt_len_counter_reg[7]_i_2_n_0\,
      CO(3) => \NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => new_pkt_len(10),
      CO(1) => \NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \reg_pkt_len_counter_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => new_pkt_len(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \reg_pkt_len_counter[10]_i_3_n_0\,
      S(0) => \reg_pkt_len_counter[10]_i_4_n_0\
    );
\reg_pkt_len_counter_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_pkt_len_counter_reg[3]_i_2_n_0\,
      CO(2) => \reg_pkt_len_counter_reg[3]_i_2_n_1\,
      CO(1) => \reg_pkt_len_counter_reg[3]_i_2_n_2\,
      CO(0) => \reg_pkt_len_counter_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => packet_overhead(1 downto 0),
      O(3 downto 0) => new_pkt_len(3 downto 0),
      S(3) => \reg_pkt_len_counter[3]_i_5_n_0\,
      S(2) => \reg_pkt_len_counter[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\reg_pkt_len_counter_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_pkt_len_counter_reg[3]_i_2_n_0\,
      CO(3) => \reg_pkt_len_counter_reg[7]_i_2_n_0\,
      CO(2) => \reg_pkt_len_counter_reg[7]_i_2_n_1\,
      CO(1) => \reg_pkt_len_counter_reg[7]_i_2_n_2\,
      CO(0) => \reg_pkt_len_counter_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => new_pkt_len(7 downto 4),
      S(3) => \reg_pkt_len_counter[7]_i_3_n_0\,
      S(2) => \reg_pkt_len_counter[7]_i_4_n_0\,
      S(1) => \reg_pkt_len_counter[7]_i_5_n_0\,
      S(0) => \reg_pkt_len_counter[7]_i_6_n_0\
    );
\reg_tkeep[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7070707F70"
    )
        port map (
      I0 => trn_rdst_rdy_reg_0,
      I1 => \reg_tkeep_reg[7]_0\,
      I2 => \^null_mux_sel\,
      I3 => trn_rrem(0),
      I4 => data_prev,
      I5 => trn_rrem_prev,
      O => reg_tkeep(7)
    );
\reg_tkeep_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => reg_tkeep(7),
      Q => m_axis_rx_tkeep(0),
      S => \trn_rbar_hit_prev_reg[0]_0\
    );
reg_tlast_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => trn_reof,
      I1 => data_prev,
      I2 => trn_reof_prev,
      I3 => \^null_mux_sel\,
      O => data_prev_reg_0
    );
reg_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_axis_rx_tdata[63]_i_1_n_0\,
      D => reg_tlast_reg_0,
      Q => m_axis_rx_tlast,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_in_packet_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_in_packet_reg_0,
      Q => trn_in_packet,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(0),
      Q => trn_rbar_hit_prev(0),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(1),
      Q => trn_rbar_hit_prev(1),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(2),
      Q => trn_rbar_hit_prev(2),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(3),
      Q => trn_rbar_hit_prev(3),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(4),
      Q => trn_rbar_hit_prev(4),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(5),
      Q => trn_rbar_hit_prev(5),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rbar_hit_prev_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rbar_hit(6),
      Q => trn_rbar_hit_prev(6),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(32),
      Q => trn_rd_prev(0),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(42),
      Q => trn_rd_prev(10),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(43),
      Q => trn_rd_prev(11),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(44),
      Q => trn_rd_prev(12),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(45),
      Q => trn_rd_prev(13),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(46),
      Q => trn_rd_prev(14),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(47),
      Q => trn_rd_prev(15),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(48),
      Q => trn_rd_prev(16),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(49),
      Q => trn_rd_prev(17),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(50),
      Q => trn_rd_prev(18),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(51),
      Q => trn_rd_prev(19),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(33),
      Q => trn_rd_prev(1),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(52),
      Q => trn_rd_prev(20),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(53),
      Q => trn_rd_prev(21),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(54),
      Q => trn_rd_prev(22),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(55),
      Q => trn_rd_prev(23),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(56),
      Q => trn_rd_prev(24),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(57),
      Q => trn_rd_prev(25),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(58),
      Q => trn_rd_prev(26),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(59),
      Q => trn_rd_prev(27),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(60),
      Q => trn_rd_prev(28),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(61),
      Q => trn_rd_prev(29),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(34),
      Q => trn_rd_prev(2),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(62),
      Q => trn_rd_prev(30),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(63),
      Q => trn_rd_prev(31),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(0),
      Q => trn_rd_prev(32),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(1),
      Q => trn_rd_prev(33),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(2),
      Q => trn_rd_prev(34),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(3),
      Q => trn_rd_prev(35),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(4),
      Q => trn_rd_prev(36),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(5),
      Q => trn_rd_prev(37),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(6),
      Q => trn_rd_prev(38),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(7),
      Q => trn_rd_prev(39),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(35),
      Q => trn_rd_prev(3),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(8),
      Q => trn_rd_prev(40),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(9),
      Q => trn_rd_prev(41),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(10),
      Q => trn_rd_prev(42),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(11),
      Q => trn_rd_prev(43),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(12),
      Q => trn_rd_prev(44),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(13),
      Q => trn_rd_prev(45),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(14),
      Q => trn_rd_prev(46),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(15),
      Q => trn_rd_prev(47),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(16),
      Q => trn_rd_prev(48),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(17),
      Q => trn_rd_prev(49),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(36),
      Q => trn_rd_prev(4),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(18),
      Q => trn_rd_prev(50),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(19),
      Q => trn_rd_prev(51),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(20),
      Q => trn_rd_prev(52),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(21),
      Q => trn_rd_prev(53),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(22),
      Q => trn_rd_prev(54),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(23),
      Q => trn_rd_prev(55),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(24),
      Q => trn_rd_prev(56),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(25),
      Q => trn_rd_prev(57),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(26),
      Q => trn_rd_prev(58),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(27),
      Q => trn_rd_prev(59),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(37),
      Q => trn_rd_prev(5),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(28),
      Q => trn_rd_prev(60),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(29),
      Q => trn_rd_prev(61),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(30),
      Q => trn_rd_prev(62),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(31),
      Q => trn_rd_prev(63),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(38),
      Q => trn_rd_prev(6),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(39),
      Q => trn_rd_prev(7),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(40),
      Q => trn_rd_prev(8),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rd_prev_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rd(41),
      Q => trn_rd_prev(9),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rdst_rdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030FF3050505050"
    )
        port map (
      I0 => \^m_axis_rx_tvalid_reg_0\,
      I1 => \^null_mux_sel\,
      I2 => trn_rdst_rdy_i_2_n_0,
      I3 => trn_rdst_rdy_reg_0,
      I4 => trn_rdst_rdy_reg_1,
      I5 => m_axis_rx_tready,
      O => trn_rdst_rdy_i_1_n_0
    );
trn_rdst_rdy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_dsc_detect_reg_0\,
      I1 => dsc_detect,
      O => trn_rdst_rdy_i_2_n_0
    );
trn_rdst_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_rdst_rdy_i_1_n_0,
      Q => \^e\(0),
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_recrc_err_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_recrc_err,
      Q => trn_recrc_err_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_reof_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_reof,
      Q => trn_reof_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rerrfwd_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rerrfwd,
      Q => trn_rerrfwd_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
\trn_rrem_prev_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rrem(0),
      Q => trn_rrem_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rsof_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rsof,
      Q => trn_rsof_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rsrc_dsc_d_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_rsrc_dsc,
      Q => trn_rsrc_dsc_d,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rsrc_dsc_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => trn_rsrc_dsc_prev0,
      Q => trn_rsrc_dsc_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
trn_rsrc_rdy_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => rsrc_rdy_filtered,
      Q => trn_rsrc_rdy_prev,
      R => \trn_rbar_hit_prev_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline is
  port (
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_in_packet : out STD_LOGIC;
    reg_disable_trn : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    \throttle_ctl_pipeline.reg_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \throttle_ctl_pipeline.reg_tuser_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\ : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reg_tsrc_rdy0 : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_in_packet_reg_0 : in STD_LOGIC;
    \thrtl_ctl_trn_flush.reg_disable_trn_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline : entity is "pcie_7x_0_axi_basic_tx_pipeline";
end pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline is
  signal \^axi_in_packet\ : STD_LOGIC;
  signal \^reg_disable_trn\ : STD_LOGIC;
  signal reg_tvalid : STD_LOGIC;
  signal \thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0\ : STD_LOGIC;
  signal trn_in_packet : STD_LOGIC;
  signal \trn_in_packet_i_1__0_n_0\ : STD_LOGIC;
  signal \^trn_teof\ : STD_LOGIC;
  signal \^trn_tsrc_rdy\ : STD_LOGIC;
begin
  axi_in_packet <= \^axi_in_packet\;
  reg_disable_trn <= \^reg_disable_trn\;
  trn_teof <= \^trn_teof\;
  trn_tsrc_rdy <= \^trn_tsrc_rdy\;
axi_in_packet_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => axi_in_packet_reg_0,
      Q => \^axi_in_packet\,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
pcie_block_i_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_tvalid,
      I1 => trn_in_packet,
      O => trn_tsof
    );
\throttle_ctl_pipeline.reg_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(0),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(0),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(10),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(10),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(11),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(11),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(12),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(12),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(13),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(13),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(14),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(14),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(15),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(15),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(16),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(16),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(17),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(17),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(18),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(18),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(19),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(19),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(1),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(1),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(20),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(20),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(21),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(21),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(22),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(22),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(23),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(23),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(24),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(24),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(25),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(25),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(26),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(26),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(27),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(27),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(28),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(28),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(29),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(29),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(2),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(2),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(30),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(30),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(31),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(31),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(32),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(32),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(33),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(33),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(34),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(34),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(35),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(35),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(36),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(36),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(37),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(37),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(38),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(38),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(39),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(39),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(3),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(3),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(40),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(40),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(41),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(41),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(42),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(42),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(43),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(43),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(44),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(44),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(45),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(45),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(46),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(46),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(47),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(47),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(48),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(48),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(49),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(49),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(4),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(4),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(50),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(50),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(51),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(51),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(52),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(52),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(53),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(53),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(54),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(54),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(55),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(55),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(56),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(56),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(57),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(57),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(58),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(58),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(59),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(59),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(5),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(5),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(60),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(60),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(61),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(61),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(62),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(62),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(63),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(63),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(6),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(6),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(7),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(7),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(8),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(8),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tdata(9),
      Q => \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(9),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tkeep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tkeep(0),
      Q => trn_trem(0),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tlast_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tlast,
      Q => \^trn_teof\,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tsrc_rdy_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg_tsrc_rdy0,
      Q => \^trn_tsrc_rdy\,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tuser(0),
      Q => \throttle_ctl_pipeline.reg_tuser_reg[3]_0\(0),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tuser(1),
      Q => \throttle_ctl_pipeline.reg_tuser_reg[3]_0\(1),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tuser_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tuser(2),
      Q => \throttle_ctl_pipeline.reg_tuser_reg[3]_0\(2),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tuser_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tuser(3),
      Q => \throttle_ctl_pipeline.reg_tuser_reg[3]_0\(3),
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\throttle_ctl_pipeline.reg_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axis_tx_tvalid,
      Q => reg_tvalid,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\thrtl_ctl_trn_flush.reg_disable_trn_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F007F0000"
    )
        port map (
      I0 => s_axis_tx_tvalid,
      I1 => s_axis_tx_tlast,
      I2 => \thrtl_ctl_trn_flush.reg_disable_trn_reg_0\,
      I3 => \out\,
      I4 => \^axi_in_packet\,
      I5 => \^reg_disable_trn\,
      O => \thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0\
    );
\thrtl_ctl_trn_flush.reg_disable_trn_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0\,
      Q => \^reg_disable_trn\,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
\trn_in_packet_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F088F000F000"
    )
        port map (
      I0 => trn_tdst_rdy,
      I1 => reg_tvalid,
      I2 => \out\,
      I3 => trn_in_packet,
      I4 => \^trn_teof\,
      I5 => \^trn_tsrc_rdy\,
      O => \trn_in_packet_i_1__0_n_0\
    );
trn_in_packet_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \trn_in_packet_i_1__0_n_0\,
      Q => trn_in_packet,
      R => \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl is
  port (
    reg_tcfg_gnt : out STD_LOGIC;
    tready_thrtl_reg_0 : out STD_LOGIC;
    ppm_L1_thrtl : out STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\ : out STD_LOGIC;
    lnk_up_thrtl : out STD_LOGIC;
    s_axis_tx_tlast_0 : out STD_LOGIC;
    ppm_L1_trig : out STD_LOGIC;
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    trn_tcfg_gnt : out STD_LOGIC;
    reg_tsrc_rdy0 : out STD_LOGIC;
    \tbuf_gap_cnt_reg[0]_0\ : in STD_LOGIC;
    tx_cfg_gnt : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_tcfg_req : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    ppm_L1_thrtl_reg_0 : in STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1\ : in STD_LOGIC;
    lnk_up_thrtl_reg_0 : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    axi_in_packet : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tcfg_req_trig : in STD_LOGIC;
    tready_thrtl_i_5_0 : in STD_LOGIC;
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_disable_trn : in STD_LOGIC;
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl : entity is "pcie_7x_0_axi_basic_tx_thrtl_ctl";
end pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl is
  signal \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\ : STD_LOGIC;
  signal cfg_pcie_link_state_d : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cfg_pm_turnoff_ok_n\ : STD_LOGIC;
  signal cfg_turnoff_ok_pending : STD_LOGIC;
  signal cfg_turnoff_ok_pending_i_1_n_0 : STD_LOGIC;
  signal cur_state : STD_LOGIC;
  signal cur_state_i_2_n_0 : STD_LOGIC;
  signal \ecrc_pause_enabled.reg_tx_ecrc_pkt\ : STD_LOGIC;
  signal \ecrc_pause_enabled.reg_tx_ecrc_pkt021_out\ : STD_LOGIC;
  signal \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0\ : STD_LOGIC;
  signal \^lnk_up_thrtl\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pcie_block_i_i_38_n_0 : STD_LOGIC;
  signal \^ppm_l1_thrtl\ : STD_LOGIC;
  signal \^ppm_l1_trig\ : STD_LOGIC;
  signal ppm_L23_thrtl : STD_LOGIC;
  signal ppm_L23_thrtl_i_1_n_0 : STD_LOGIC;
  signal ppm_L23_trig : STD_LOGIC;
  signal reg_axi_in_pkt : STD_LOGIC;
  signal reg_axi_in_pkt_i_1_n_0 : STD_LOGIC;
  signal \^reg_tcfg_gnt\ : STD_LOGIC;
  signal reg_turnoff_ok : STD_LOGIC;
  signal tbuf_av_d : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tbuf_av_gap_thrtl : STD_LOGIC;
  signal tbuf_av_gap_thrtl_i_1_n_0 : STD_LOGIC;
  signal tbuf_av_gap_trig : STD_LOGIC;
  signal tbuf_av_min_thrtl : STD_LOGIC;
  signal \tbuf_gap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tbuf_gap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal tcfg_gnt_pending : STD_LOGIC;
  signal tcfg_gnt_pending_i_1_n_0 : STD_LOGIC;
  signal tcfg_req_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tcfg_req_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tcfg_req_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal tcfg_req_thrtl : STD_LOGIC;
  signal tcfg_req_thrtl_i_1_n_0 : STD_LOGIC;
  signal tready_thrtl0 : STD_LOGIC;
  signal tready_thrtl_i_12_n_0 : STD_LOGIC;
  signal tready_thrtl_i_2_n_0 : STD_LOGIC;
  signal tready_thrtl_i_3_n_0 : STD_LOGIC;
  signal tready_thrtl_i_4_n_0 : STD_LOGIC;
  signal tready_thrtl_i_6_n_0 : STD_LOGIC;
  signal tready_thrtl_i_7_n_0 : STD_LOGIC;
  signal tready_thrtl_i_8_n_0 : STD_LOGIC;
  signal \^tready_thrtl_reg_0\ : STD_LOGIC;
  signal trn_tcfg_req_d : STD_LOGIC;
  signal trn_tdst_rdy_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cfg_turnoff_ok_pending_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of pcie_block_i_i_30 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of ppm_L23_thrtl_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tbuf_gap_cnt[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tcfg_req_cnt[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of tcfg_req_thrtl_i_2 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of tready_thrtl_i_2 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of tready_thrtl_i_3 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of tready_thrtl_i_4 : label is "soft_lutpair218";
begin
  \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\ <= \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\;
  cfg_pm_turnoff_ok_n <= \^cfg_pm_turnoff_ok_n\;
  lnk_up_thrtl <= \^lnk_up_thrtl\;
  ppm_L1_thrtl <= \^ppm_l1_thrtl\;
  ppm_L1_trig <= \^ppm_l1_trig\;
  reg_tcfg_gnt <= \^reg_tcfg_gnt\;
  tready_thrtl_reg_0 <= \^tready_thrtl_reg_0\;
\L23_thrtl_ep.reg_turnoff_ok_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cfg_turnoff_ok,
      Q => reg_turnoff_ok,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1\,
      Q => \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
axi_in_packet_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => s_axis_tx_tlast,
      I1 => s_axis_tx_tvalid,
      I2 => \^tready_thrtl_reg_0\,
      I3 => axi_in_packet,
      O => s_axis_tx_tlast_0
    );
\cfg_pcie_link_state_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cfg_pcie_link_state(0),
      Q => cfg_pcie_link_state_d(0),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\cfg_pcie_link_state_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cfg_pcie_link_state(1),
      Q => cfg_pcie_link_state_d(1),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\cfg_pcie_link_state_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cfg_pcie_link_state(2),
      Q => cfg_pcie_link_state_d(2),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
cfg_turnoff_ok_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => \^cfg_pm_turnoff_ok_n\,
      I1 => ppm_L23_thrtl,
      I2 => reg_turnoff_ok,
      I3 => \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\,
      I4 => cfg_turnoff_ok_pending,
      O => cfg_turnoff_ok_pending_i_1_n_0
    );
cfg_turnoff_ok_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cfg_turnoff_ok_pending_i_1_n_0,
      Q => cfg_turnoff_ok_pending,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\cur_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444545555555555"
    )
        port map (
      I0 => cur_state_i_2_n_0,
      I1 => cur_state,
      I2 => s_axis_tx_tlast,
      I3 => s_axis_tx_tvalid,
      I4 => reg_axi_in_pkt,
      I5 => \^tready_thrtl_reg_0\,
      O => next_state
    );
cur_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ppm_l1_thrtl\,
      I1 => \^lnk_up_thrtl\,
      I2 => tcfg_req_thrtl,
      I3 => ppm_L23_thrtl,
      I4 => tbuf_av_gap_thrtl,
      I5 => tbuf_av_min_thrtl,
      O => cur_state_i_2_n_0
    );
cur_state_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => next_state,
      Q => cur_state,
      S => \tbuf_gap_cnt_reg[0]_0\
    );
\ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \ecrc_pause_enabled.reg_tx_ecrc_pkt021_out\,
      I1 => s_axis_tx_tvalid,
      I2 => s_axis_tx_tlast,
      I3 => \^tready_thrtl_reg_0\,
      I4 => \ecrc_pause_enabled.reg_tx_ecrc_pkt\,
      O => \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0\
    );
\ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => tready_thrtl_i_7_n_0,
      I1 => s_axis_tx_tdata(2),
      I2 => s_axis_tx_tdata(3),
      I3 => s_axis_tx_tdata(0),
      I4 => s_axis_tx_tlast,
      O => \ecrc_pause_enabled.reg_tx_ecrc_pkt021_out\
    );
\ecrc_pause_enabled.reg_tx_ecrc_pkt_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0\,
      Q => \ecrc_pause_enabled.reg_tx_ecrc_pkt\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
lnk_up_thrtl_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => lnk_up_thrtl_reg_0,
      Q => \^lnk_up_thrtl\,
      S => \tbuf_gap_cnt_reg[0]_0\
    );
pcie_block_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020A0AFA0A0"
    )
        port map (
      I0 => cfg_turnoff_ok_pending,
      I1 => tcfg_gnt_pending,
      I2 => cur_state,
      I3 => pcie_block_i_i_38_n_0,
      I4 => ppm_L23_thrtl,
      I5 => tcfg_req_thrtl,
      O => \^cfg_pm_turnoff_ok_n\
    );
pcie_block_i_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => tcfg_req_thrtl,
      I1 => pcie_block_i_i_38_n_0,
      I2 => cur_state,
      I3 => tcfg_gnt_pending,
      O => trn_tcfg_gnt
    );
pcie_block_i_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08A8"
    )
        port map (
      I0 => \^tready_thrtl_reg_0\,
      I1 => reg_axi_in_pkt,
      I2 => s_axis_tx_tvalid,
      I3 => s_axis_tx_tlast,
      I4 => cur_state_i_2_n_0,
      O => pcie_block_i_i_38_n_0
    );
ppm_L1_thrtl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => cfg_pcie_link_state_d(1),
      I1 => cfg_pcie_link_state_d(2),
      I2 => cfg_pcie_link_state_d(0),
      I3 => cfg_pcie_link_state(0),
      I4 => cfg_pcie_link_state(1),
      I5 => cfg_pcie_link_state(2),
      O => \^ppm_l1_trig\
    );
ppm_L1_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ppm_L1_thrtl_reg_0,
      Q => \^ppm_l1_thrtl\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
ppm_L23_thrtl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\,
      I1 => reg_turnoff_ok,
      I2 => ppm_L23_thrtl,
      O => ppm_L23_thrtl_i_1_n_0
    );
ppm_L23_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ppm_L23_thrtl_i_1_n_0,
      Q => ppm_L23_thrtl,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
reg_axi_in_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005F40"
    )
        port map (
      I0 => s_axis_tx_tlast,
      I1 => \^tready_thrtl_reg_0\,
      I2 => s_axis_tx_tvalid,
      I3 => reg_axi_in_pkt,
      I4 => \tbuf_gap_cnt_reg[0]_0\,
      O => reg_axi_in_pkt_i_1_n_0
    );
reg_axi_in_pkt_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg_axi_in_pkt_i_1_n_0,
      Q => reg_axi_in_pkt,
      R => '0'
    );
reg_tcfg_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_cfg_gnt,
      Q => \^reg_tcfg_gnt\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(0),
      Q => tbuf_av_d(0),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(1),
      Q => tbuf_av_d(1),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(2),
      Q => tbuf_av_d(2),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(3),
      Q => tbuf_av_d(3),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(4),
      Q => tbuf_av_d(4),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_av_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tbuf_av(5),
      Q => tbuf_av_d(5),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
tbuf_av_gap_thrtl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tbuf_av_gap_trig,
      I1 => \tbuf_gap_cnt_reg_n_0_[0]\,
      I2 => tbuf_av_gap_thrtl,
      O => tbuf_av_gap_thrtl_i_1_n_0
    );
tbuf_av_gap_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tbuf_av_gap_thrtl_i_1_n_0,
      Q => tbuf_av_gap_thrtl,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
tbuf_av_min_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tbuf_av_min_trig,
      Q => tbuf_av_min_thrtl,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tbuf_gap_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tbuf_av_gap_thrtl,
      I1 => cur_state,
      O => \tbuf_gap_cnt[0]_i_1_n_0\
    );
\tbuf_gap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tbuf_gap_cnt[0]_i_1_n_0\,
      Q => \tbuf_gap_cnt_reg_n_0_[0]\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
tcfg_gnt_pending_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F44444F4F4F4F4"
    )
        port map (
      I0 => trn_tcfg_req_d,
      I1 => trn_tcfg_req,
      I2 => tcfg_gnt_pending,
      I3 => cur_state,
      I4 => pcie_block_i_i_38_n_0,
      I5 => tcfg_req_thrtl,
      O => tcfg_gnt_pending_i_1_n_0
    );
tcfg_gnt_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tcfg_gnt_pending_i_1_n_0,
      Q => tcfg_gnt_pending,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\tcfg_req_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => trn_tcfg_req,
      I1 => trn_tcfg_req_d,
      I2 => tcfg_gnt_pending,
      I3 => tcfg_req_cnt(1),
      I4 => tcfg_req_cnt(0),
      I5 => \tbuf_gap_cnt_reg[0]_0\,
      O => \tcfg_req_cnt[0]_i_1_n_0\
    );
\tcfg_req_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => tcfg_req_cnt(0),
      I1 => tcfg_req_cnt(1),
      I2 => trn_tcfg_req,
      I3 => trn_tcfg_req_d,
      I4 => tcfg_gnt_pending,
      O => \tcfg_req_cnt[1]_i_1_n_0\
    );
\tcfg_req_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tcfg_req_cnt[0]_i_1_n_0\,
      Q => tcfg_req_cnt(0),
      R => '0'
    );
\tcfg_req_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tcfg_req_cnt[1]_i_1_n_0\,
      Q => tcfg_req_cnt(1),
      R => \tbuf_gap_cnt_reg[0]_0\
    );
tcfg_req_thrtl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \^reg_tcfg_gnt\,
      I1 => trn_tcfg_req,
      I2 => trn_tdst_rdy_d,
      I3 => trn_tdst_rdy,
      I4 => p_2_in,
      I5 => tcfg_req_thrtl,
      O => tcfg_req_thrtl_i_1_n_0
    );
tcfg_req_thrtl_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tcfg_req_cnt(1),
      I1 => tcfg_req_cnt(0),
      O => p_2_in
    );
tcfg_req_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tcfg_req_thrtl_i_1_n_0,
      Q => tcfg_req_thrtl,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
\throttle_ctl_pipeline.reg_tsrc_rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^tready_thrtl_reg_0\,
      I1 => s_axis_tx_tvalid,
      I2 => \out\,
      I3 => reg_disable_trn,
      O => reg_tsrc_rdy0
    );
tready_thrtl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700570057005757"
    )
        port map (
      I0 => tready_thrtl_i_2_n_0,
      I1 => \ecrc_pause_enabled.reg_tx_ecrc_pkt\,
      I2 => tready_thrtl_i_3_n_0,
      I3 => tready_thrtl_i_4_n_0,
      I4 => tbuf_av_gap_trig,
      I5 => tready_thrtl_i_6_n_0,
      O => tready_thrtl0
    );
tready_thrtl_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => tbuf_av_d(5),
      I1 => tbuf_av_d(2),
      I2 => trn_tbuf_av(1),
      I3 => tbuf_av_d(3),
      O => tready_thrtl_i_12_n_0
    );
tready_thrtl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tready_thrtl_reg_0\,
      I1 => s_axis_tx_tlast,
      I2 => s_axis_tx_tvalid,
      O => tready_thrtl_i_2_n_0
    );
tready_thrtl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => s_axis_tx_tdata(0),
      I1 => s_axis_tx_tdata(3),
      I2 => s_axis_tx_tdata(2),
      I3 => tready_thrtl_i_7_n_0,
      O => tready_thrtl_i_3_n_0
    );
tready_thrtl_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008A8"
    )
        port map (
      I0 => \^tready_thrtl_reg_0\,
      I1 => reg_axi_in_pkt,
      I2 => s_axis_tx_tvalid,
      I3 => s_axis_tx_tlast,
      I4 => cur_state,
      O => tready_thrtl_i_4_n_0
    );
tready_thrtl_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => tcfg_req_cnt(0),
      I1 => tcfg_req_cnt(1),
      I2 => trn_tdst_rdy,
      I3 => trn_tdst_rdy_d,
      I4 => tcfg_req_thrtl,
      I5 => tready_thrtl_i_8_n_0,
      O => tbuf_av_gap_trig
    );
tready_thrtl_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => ppm_L23_trig,
      I1 => \out\,
      I2 => tcfg_req_trig,
      I3 => \^ppm_l1_trig\,
      I4 => cur_state_i_2_n_0,
      I5 => tbuf_av_min_trig,
      O => tready_thrtl_i_6_n_0
    );
tready_thrtl_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => s_axis_tx_tuser(0),
      I1 => s_axis_tx_tdata(1),
      I2 => s_axis_tx_tvalid,
      I3 => \^tready_thrtl_reg_0\,
      I4 => reg_axi_in_pkt,
      O => tready_thrtl_i_7_n_0
    );
tready_thrtl_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00002000"
    )
        port map (
      I0 => tready_thrtl_i_5_0,
      I1 => tbuf_av_d(4),
      I2 => tbuf_av_d(0),
      I3 => tbuf_av_d(1),
      I4 => tready_thrtl_i_12_n_0,
      I5 => tready_thrtl_i_2_n_0,
      O => tready_thrtl_i_8_n_0
    );
tready_thrtl_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reg_turnoff_ok,
      I1 => \^l23_thrtl_ep.x7_l23_thrtl_ep.reg_to_turnoff_reg_0\,
      O => ppm_L23_trig
    );
tready_thrtl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tready_thrtl0,
      Q => \^tready_thrtl_reg_0\,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
trn_tcfg_req_d_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tcfg_req,
      Q => trn_tcfg_req_d,
      R => \tbuf_gap_cnt_reg[0]_0\
    );
trn_tdst_rdy_d_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => trn_tdst_rdy,
      Q => trn_tdst_rdy_d,
      S => \tbuf_gap_cnt_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_debug_axi4l_s is
  port (
    AXI_aclk : in STD_LOGIC;
    AXI_aresetn : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trc_rst_n : out STD_LOGIC;
    trc_clk : out STD_LOGIC;
    trc_en : out STD_LOGIC;
    trc_wr : out STD_LOGIC;
    trc_addr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    trc_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    trc_do : in STD_LOGIC_VECTOR ( 15 downto 0 );
    trc_rdy : in STD_LOGIC
  );
  attribute IDLE_ST : string;
  attribute IDLE_ST of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "pcie_7x_0_debug_axi4l_s";
  attribute RD_ST : string;
  attribute RD_ST of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b101";
  attribute RD_WT : string;
  attribute RD_WT of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b110";
  attribute S_AXI_ADDR_WIDTH : integer;
  attribute S_AXI_ADDR_WIDTH of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is 32;
  attribute S_AXI_DATA_WIDTH : integer;
  attribute S_AXI_DATA_WIDTH of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is 32;
  attribute WR_DATA : string;
  attribute WR_DATA of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b010";
  attribute WR_RESP : string;
  attribute WR_RESP of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b100";
  attribute WR_ST : string;
  attribute WR_ST of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b001";
  attribute WR_WT : string;
  attribute WR_WT of pcie_7x_0_pcie_7x_0_debug_axi4l_s : entity is "3'b011";
end pcie_7x_0_pcie_7x_0_debug_axi4l_s;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_debug_axi4l_s is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_aclk\ : STD_LOGIC;
  signal \^axi_aresetn\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_st[2]_i_5_n_0\ : STD_LOGIC;
  signal S_AXI_awready_i_1_n_0 : STD_LOGIC;
  signal S_AXI_awready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal S_AXI_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal S_AXI_rvalid_i_1_n_0 : STD_LOGIC;
  signal S_AXI_rvalid_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal S_AXI_wready_i_1_n_0 : STD_LOGIC;
  signal cur_st : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal nxt_st : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^trc_addr\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \^trc_addr\ : signal is std.standard.true;
  signal \trc_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \trc_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^trc_do\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of \^trc_do\ : signal is std.standard.true;
  signal \^trc_en\ : STD_LOGIC;
  attribute MARK_DEBUG of trc_en : signal is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cur_st[1]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_st[2]_i_3\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_st_reg[0]\ : label is "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_st_reg[1]\ : label is "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_st_reg[2]\ : label is "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101";
  attribute KEEP : string;
  attribute KEEP of S_AXI_arready_reg : label is "yes";
  attribute KEEP of \trc_addr_reg[0]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[10]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[11]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[12]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[13]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[14]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[15]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[16]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[1]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[2]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[3]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[4]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[5]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[6]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[7]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[8]\ : label is "yes";
  attribute KEEP of \trc_addr_reg[9]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of S_AXI_arready : signal is "true";
  attribute mark_debug_string of S_AXI_arvalid : signal is "true";
  attribute mark_debug_string of trc_en : signal is "true";
  attribute mark_debug_string of trc_rdy : signal is "true";
  attribute mark_debug_string of trc_wr : signal is "true";
  attribute mark_debug_string of S_AXI_araddr : signal is "true";
  attribute mark_debug_string of S_AXI_arprot : signal is "true";
  attribute mark_debug_string of trc_addr : signal is "true";
  attribute mark_debug_string of trc_di : signal is "true";
  attribute mark_debug_string of trc_do : signal is "true";
begin
  S_AXI_bresp(1) <= \<const0>\;
  S_AXI_bresp(0) <= \<const0>\;
  S_AXI_bvalid <= \^s_axi_bvalid\;
  S_AXI_rdata(31) <= \<const0>\;
  S_AXI_rdata(30) <= \<const0>\;
  S_AXI_rdata(29) <= \<const0>\;
  S_AXI_rdata(28) <= \<const0>\;
  S_AXI_rdata(27) <= \<const0>\;
  S_AXI_rdata(26) <= \<const0>\;
  S_AXI_rdata(25) <= \<const0>\;
  S_AXI_rdata(24) <= \<const0>\;
  S_AXI_rdata(23) <= \<const0>\;
  S_AXI_rdata(22) <= \<const0>\;
  S_AXI_rdata(21) <= \<const0>\;
  S_AXI_rdata(20) <= \<const0>\;
  S_AXI_rdata(19) <= \<const0>\;
  S_AXI_rdata(18) <= \<const0>\;
  S_AXI_rdata(17) <= \<const0>\;
  S_AXI_rdata(16) <= \<const0>\;
  S_AXI_rdata(15 downto 0) <= \^trc_do\(15 downto 0);
  S_AXI_rresp(1) <= \<const0>\;
  S_AXI_rresp(0) <= \<const0>\;
  S_AXI_rvalid <= \^s_axi_rvalid\;
  S_AXI_wready <= \^s_axi_wready\;
  \^axi_aclk\ <= AXI_aclk;
  \^axi_aresetn\ <= AXI_aresetn;
  \^trc_do\(15 downto 0) <= trc_do(15 downto 0);
  trc_addr(16 downto 0) <= \^trc_addr\(16 downto 0);
  trc_clk <= \^axi_aclk\;
  trc_en <= \^trc_en\;
  trc_rst_n <= \^axi_aresetn\;
\FSM_sequential_cur_st[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => nxt_st(0),
      I1 => \FSM_sequential_cur_st[2]_i_4_n_0\,
      I2 => cur_st(2),
      I3 => \FSM_sequential_cur_st[2]_i_5_n_0\,
      I4 => cur_st(0),
      O => \FSM_sequential_cur_st[0]_i_1_n_0\
    );
\FSM_sequential_cur_st[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000080FFFF"
    )
        port map (
      I0 => S_AXI_arvalid,
      I1 => \^s_axi_bvalid\,
      I2 => S_AXI_bready,
      I3 => cur_st(1),
      I4 => cur_st(2),
      I5 => cur_st(0),
      O => nxt_st(0)
    );
\FSM_sequential_cur_st[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A305A5A3A30F0F0"
    )
        port map (
      I0 => cur_st(0),
      I1 => trc_rdy,
      I2 => cur_st(1),
      I3 => \FSM_sequential_cur_st[1]_i_2_n_0\,
      I4 => cur_st(2),
      I5 => \FSM_sequential_cur_st[2]_i_5_n_0\,
      O => \FSM_sequential_cur_st[1]_i_1_n_0\
    );
\FSM_sequential_cur_st[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => S_AXI_bready,
      I2 => cur_st(0),
      O => \FSM_sequential_cur_st[1]_i_2_n_0\
    );
\FSM_sequential_cur_st[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCCAF00"
    )
        port map (
      I0 => \FSM_sequential_cur_st[2]_i_2_n_0\,
      I1 => \FSM_sequential_cur_st[2]_i_3_n_0\,
      I2 => \FSM_sequential_cur_st[2]_i_4_n_0\,
      I3 => cur_st(2),
      I4 => \FSM_sequential_cur_st[2]_i_5_n_0\,
      O => \FSM_sequential_cur_st[2]_i_1_n_0\
    );
\FSM_sequential_cur_st[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => cur_st(0),
      I1 => S_AXI_arvalid,
      I2 => S_AXI_bready,
      I3 => \^s_axi_bvalid\,
      I4 => cur_st(1),
      O => \FSM_sequential_cur_st[2]_i_2_n_0\
    );
\FSM_sequential_cur_st[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => cur_st(1),
      I1 => cur_st(0),
      I2 => S_AXI_awvalid,
      O => \FSM_sequential_cur_st[2]_i_3_n_0\
    );
\FSM_sequential_cur_st[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => trc_rdy,
      I1 => cur_st(1),
      I2 => \^s_axi_bvalid\,
      I3 => S_AXI_bready,
      I4 => cur_st(0),
      O => \FSM_sequential_cur_st[2]_i_4_n_0\
    );
\FSM_sequential_cur_st[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBF8"
    )
        port map (
      I0 => S_AXI_wvalid,
      I1 => cur_st(1),
      I2 => cur_st(0),
      I3 => S_AXI_awvalid,
      I4 => S_AXI_arvalid,
      O => \FSM_sequential_cur_st[2]_i_5_n_0\
    );
\FSM_sequential_cur_st_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \FSM_sequential_cur_st[0]_i_1_n_0\,
      Q => cur_st(0),
      R => S_AXI_awready_i_1_n_0
    );
\FSM_sequential_cur_st_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \FSM_sequential_cur_st[1]_i_1_n_0\,
      Q => cur_st(1),
      R => S_AXI_awready_i_1_n_0
    );
\FSM_sequential_cur_st_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \FSM_sequential_cur_st[2]_i_1_n_0\,
      Q => cur_st(2),
      R => S_AXI_awready_i_1_n_0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
S_AXI_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \^trc_en\,
      Q => S_AXI_arready,
      R => S_AXI_awready_i_1_n_0
    );
S_AXI_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_aresetn\,
      O => S_AXI_awready_i_1_n_0
    );
S_AXI_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_st(1),
      I1 => cur_st(0),
      I2 => cur_st(2),
      O => S_AXI_awready_i_2_n_0
    );
S_AXI_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => S_AXI_awready_i_2_n_0,
      Q => S_AXI_awready,
      R => S_AXI_awready_i_1_n_0
    );
S_AXI_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202A20202020"
    )
        port map (
      I0 => \^axi_aresetn\,
      I1 => S_AXI_bready,
      I2 => \^s_axi_bvalid\,
      I3 => cur_st(1),
      I4 => cur_st(0),
      I5 => cur_st(2),
      O => S_AXI_bvalid_i_1_n_0
    );
S_AXI_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => S_AXI_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
S_AXI_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \^axi_aresetn\,
      I1 => \^s_axi_rvalid\,
      I2 => S_AXI_rready,
      I3 => S_AXI_rvalid_i_2_n_0,
      O => S_AXI_rvalid_i_1_n_0
    );
S_AXI_rvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => cur_st(2),
      I1 => cur_st(0),
      I2 => trc_rdy,
      I3 => cur_st(1),
      I4 => \^s_axi_rvalid\,
      O => S_AXI_rvalid_i_2_n_0
    );
S_AXI_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => S_AXI_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
S_AXI_wready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800882088"
    )
        port map (
      I0 => \^axi_aresetn\,
      I1 => \^s_axi_wready\,
      I2 => cur_st(1),
      I3 => S_AXI_wvalid,
      I4 => cur_st(0),
      I5 => cur_st(2),
      O => S_AXI_wready_i_1_n_0
    );
S_AXI_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => S_AXI_wready_i_1_n_0,
      Q => \^s_axi_wready\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_wr
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(15)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(6)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(14)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(13)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(12)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(10)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(9)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(8)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => trc_di(7)
    );
\trc_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(0),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(0),
      I4 => cur_st(0),
      I5 => \^trc_addr\(0),
      O => \trc_addr[0]_i_1_n_0\
    );
\trc_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(10),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(10),
      I4 => cur_st(0),
      I5 => \^trc_addr\(10),
      O => \trc_addr[10]_i_1_n_0\
    );
\trc_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(11),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(11),
      I4 => cur_st(0),
      I5 => \^trc_addr\(11),
      O => \trc_addr[11]_i_1_n_0\
    );
\trc_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(12),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(12),
      I4 => cur_st(0),
      I5 => \^trc_addr\(12),
      O => \trc_addr[12]_i_1_n_0\
    );
\trc_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(13),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(13),
      I4 => cur_st(0),
      I5 => \^trc_addr\(13),
      O => \trc_addr[13]_i_1_n_0\
    );
\trc_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(14),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(14),
      I4 => cur_st(0),
      I5 => \^trc_addr\(14),
      O => \trc_addr[14]_i_1_n_0\
    );
\trc_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(15),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(15),
      I4 => cur_st(0),
      I5 => \^trc_addr\(15),
      O => \trc_addr[15]_i_1_n_0\
    );
\trc_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(16),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(16),
      I4 => cur_st(0),
      I5 => \^trc_addr\(16),
      O => \trc_addr[16]_i_1_n_0\
    );
\trc_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(1),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(1),
      I4 => cur_st(0),
      I5 => \^trc_addr\(1),
      O => \trc_addr[1]_i_1_n_0\
    );
\trc_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(2),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(2),
      I4 => cur_st(0),
      I5 => \^trc_addr\(2),
      O => \trc_addr[2]_i_1_n_0\
    );
\trc_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(3),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(3),
      I4 => cur_st(0),
      I5 => \^trc_addr\(3),
      O => \trc_addr[3]_i_1_n_0\
    );
\trc_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(4),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(4),
      I4 => cur_st(0),
      I5 => \^trc_addr\(4),
      O => \trc_addr[4]_i_1_n_0\
    );
\trc_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(5),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(5),
      I4 => cur_st(0),
      I5 => \^trc_addr\(5),
      O => \trc_addr[5]_i_1_n_0\
    );
\trc_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(6),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(6),
      I4 => cur_st(0),
      I5 => \^trc_addr\(6),
      O => \trc_addr[6]_i_1_n_0\
    );
\trc_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(7),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(7),
      I4 => cur_st(0),
      I5 => \^trc_addr\(7),
      O => \trc_addr[7]_i_1_n_0\
    );
\trc_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(8),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(8),
      I4 => cur_st(0),
      I5 => \^trc_addr\(8),
      O => \trc_addr[8]_i_1_n_0\
    );
\trc_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => S_AXI_araddr(9),
      I1 => cur_st(2),
      I2 => cur_st(1),
      I3 => S_AXI_awaddr(9),
      I4 => cur_st(0),
      I5 => \^trc_addr\(9),
      O => \trc_addr[9]_i_1_n_0\
    );
\trc_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[0]_i_1_n_0\,
      Q => \^trc_addr\(0),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[10]_i_1_n_0\,
      Q => \^trc_addr\(10),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[11]_i_1_n_0\,
      Q => \^trc_addr\(11),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[12]_i_1_n_0\,
      Q => \^trc_addr\(12),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[13]_i_1_n_0\,
      Q => \^trc_addr\(13),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[14]_i_1_n_0\,
      Q => \^trc_addr\(14),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[15]_i_1_n_0\,
      Q => \^trc_addr\(15),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[16]_i_1_n_0\,
      Q => \^trc_addr\(16),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[1]_i_1_n_0\,
      Q => \^trc_addr\(1),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[2]_i_1_n_0\,
      Q => \^trc_addr\(2),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[3]_i_1_n_0\,
      Q => \^trc_addr\(3),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[4]_i_1_n_0\,
      Q => \^trc_addr\(4),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[5]_i_1_n_0\,
      Q => \^trc_addr\(5),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[6]_i_1_n_0\,
      Q => \^trc_addr\(6),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[7]_i_1_n_0\,
      Q => \^trc_addr\(7),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[8]_i_1_n_0\,
      Q => \^trc_addr\(8),
      R => S_AXI_awready_i_1_n_0
    );
\trc_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^axi_aclk\,
      CE => '1',
      D => \trc_addr[9]_i_1_n_0\,
      Q => \^trc_addr\(9),
      R => S_AXI_awready_i_1_n_0
    );
trc_en_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_st(1),
      I1 => cur_st(0),
      I2 => cur_st(2),
      O => \^trc_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x is
  port (
    gt_rxvalid_q_reg_0 : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pl_ltssm_state_q_reg[5]\ : out STD_LOGIC;
    pipe_rx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gt_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rx_phy_status_q_reg_0 : in STD_LOGIC;
    gt_rxelecidle_q_reg_0 : in STD_LOGIC;
    gt_rx_phy_status_q_reg_1 : in STD_LOGIC;
    gt_rxvalid_q_reg_1 : in STD_LOGIC;
    \gt_rx_status_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gt_rxdata_q_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gt_rx_status_q_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x : entity is "pcie_7x_0_gt_rx_valid_filter_7x";
end pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gt_rxcharisk_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt_rxvalid_q__0\ : STD_LOGIC;
  signal gt_rxvalid_q_i_3_n_0 : STD_LOGIC;
  signal gt_rxvalid_q_i_4_n_0 : STD_LOGIC;
  signal gt_rxvalid_q_n_0 : STD_LOGIC;
  signal \^gt_rxvalid_q_reg_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^pl_ltssm_state_q_reg[5]\ : STD_LOGIC;
  signal \reg_state_eios_det[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_state_eios_det[4]_i_4_n_0\ : STD_LOGIC;
  signal reg_symbol_after_eios : STD_LOGIC;
  signal state_eios_det : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal symbol_after_eios : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gt_rxvalid_q_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of pcie_block_i_i_32 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of pcie_block_i_i_33 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \reg_state_eios_det[1]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_state_eios_det[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_state_eios_det[4]_i_2\ : label is "soft_lutpair132";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \reg_state_eios_det_reg[0]\ : label is "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000";
  attribute FSM_ENCODED_STATES of \reg_state_eios_det_reg[1]\ : label is "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000";
  attribute FSM_ENCODED_STATES of \reg_state_eios_det_reg[2]\ : label is "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000";
  attribute FSM_ENCODED_STATES of \reg_state_eios_det_reg[3]\ : label is "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000";
  attribute FSM_ENCODED_STATES of \reg_state_eios_det_reg[4]\ : label is "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  gt_rxvalid_q_reg_0 <= \^gt_rxvalid_q_reg_0\;
  \pl_ltssm_state_q_reg[5]\ <= \^pl_ltssm_state_q_reg[5]\;
gt_rx_phy_status_q_reg: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => gt_rx_phy_status_q_reg_1,
      Q => pipe_rx0_phy_status,
      R => SR(0)
    );
\gt_rx_status_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gt_rx_status_q_reg[2]_1\(5),
      I1 => \gt_rx_status_q_reg[2]_1\(0),
      I2 => \gt_rx_status_q_reg[2]_1\(3),
      I3 => \gt_rx_status_q_reg[2]_1\(2),
      I4 => \gt_rx_status_q_reg[2]_1\(1),
      I5 => \gt_rx_status_q_reg[2]_1\(4),
      O => \^pl_ltssm_state_q_reg[5]\
    );
\gt_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rx_status_q_reg[2]_2\(0),
      Q => \gt_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\gt_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rx_status_q_reg[2]_2\(1),
      Q => \gt_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\gt_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rx_status_q_reg[2]_2\(2),
      Q => \gt_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\gt_rxcharisk_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => D(0),
      Q => \gt_rxcharisk_q_reg_n_0_[0]\,
      R => SR(0)
    );
\gt_rxcharisk_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => D(1),
      Q => p_1_in,
      R => SR(0)
    );
\gt_rxdata_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gt_rxdata_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\gt_rxdata_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\gt_rxdata_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\gt_rxdata_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\gt_rxdata_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\gt_rxdata_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\gt_rxdata_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gt_rxdata_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gt_rxdata_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gt_rxdata_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gt_rxdata_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gt_rxdata_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gt_rxdata_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gt_rxdata_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gt_rxdata_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxdata_q_reg[15]_0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
gt_rxelecidle_q_reg: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => gt_rxelecidle_q_reg_0,
      Q => pipe_rx0_elec_idle,
      R => SR(0)
    );
gt_rxvalid_q: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state_eios_det(0),
      I1 => state_eios_det(1),
      I2 => state_eios_det(2),
      I3 => state_eios_det(3),
      I4 => state_eios_det(4),
      O => gt_rxvalid_q_n_0
    );
gt_rxvalid_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => gt_rxvalid_q_reg_1,
      I1 => gt_rxvalid_q_i_3_n_0,
      I2 => \reg_state_eios_det[0]_i_3_n_0\,
      I3 => gt_rxvalid_q_i_4_n_0,
      I4 => gt_rxvalid_q_n_0,
      I5 => state_eios_det(0),
      O => \gt_rxvalid_q__0\
    );
gt_rxvalid_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^pl_ltssm_state_q_reg[5]\,
      I1 => state_eios_det(0),
      I2 => state_eios_det(4),
      I3 => state_eios_det(2),
      I4 => state_eios_det(1),
      I5 => state_eios_det(3),
      O => gt_rxvalid_q_i_3_n_0
    );
gt_rxvalid_q_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_eios_det(1),
      I1 => \reg_state_eios_det[4]_i_3_n_0\,
      O => gt_rxvalid_q_i_4_n_0
    );
gt_rxvalid_q_reg: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => \gt_rxvalid_q__0\,
      Q => \^gt_rxvalid_q_reg_0\,
      R => SR(0)
    );
pcie_block_i_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in,
      I1 => \^gt_rxvalid_q_reg_0\,
      I2 => symbol_after_eios,
      O => pipe_rx0_char_is_k(1)
    );
pcie_block_i_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gt_rxvalid_q_reg_0\,
      I1 => \gt_rxcharisk_q_reg_n_0_[0]\,
      O => pipe_rx0_char_is_k(0)
    );
\reg_state_eios_det[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => state_eios_det(0),
      I1 => \reg_state_eios_det[1]_i_2_n_0\,
      I2 => \reg_state_eios_det[0]_i_2_n_0\,
      I3 => state_eios_det(1),
      I4 => \reg_state_eios_det[4]_i_3_n_0\,
      I5 => \reg_state_eios_det[0]_i_3_n_0\,
      O => \p_1_in__0\(0)
    );
\reg_state_eios_det[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \reg_state_eios_det[3]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => \reg_state_eios_det[0]_i_2_n_0\
    );
\reg_state_eios_det[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFECCFE"
    )
        port map (
      I0 => state_eios_det(3),
      I1 => state_eios_det(4),
      I2 => state_eios_det(2),
      I3 => \reg_state_eios_det[4]_i_3_n_0\,
      I4 => \reg_state_eios_det[1]_i_3_n_0\,
      O => \reg_state_eios_det[0]_i_3_n_0\
    );
\reg_state_eios_det[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_eios_det(0),
      I1 => \reg_state_eios_det[1]_i_2_n_0\,
      O => \p_1_in__0\(1)
    );
\reg_state_eios_det[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \reg_state_eios_det[1]_i_3_n_0\,
      I1 => \reg_state_eios_det[1]_i_4_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \reg_state_eios_det[1]_i_2_n_0\
    );
\reg_state_eios_det[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \reg_state_eios_det[3]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => \reg_state_eios_det[1]_i_3_n_0\
    );
\reg_state_eios_det[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \gt_rxcharisk_q_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(1),
      O => \reg_state_eios_det[1]_i_4_n_0\
    );
\reg_state_eios_det[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => state_eios_det(0),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => \^q\(9),
      I4 => \reg_state_eios_det[3]_i_2_n_0\,
      O => \p_1_in__0\(2)
    );
\reg_state_eios_det[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \reg_state_eios_det[3]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \reg_state_eios_det[4]_i_3_n_0\,
      I5 => state_eios_det(2),
      O => \reg_state_eios_det[3]_i_1_n_0\
    );
\reg_state_eios_det[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => p_1_in,
      I4 => \^q\(13),
      I5 => \^q\(12),
      O => \reg_state_eios_det[3]_i_2_n_0\
    );
\reg_state_eios_det[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state_eios_det(2),
      I1 => state_eios_det(4),
      I2 => state_eios_det(3),
      I3 => state_eios_det(0),
      I4 => state_eios_det(1),
      O => \reg_state_eios_det[4]_i_1_n_0\
    );
\reg_state_eios_det[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => state_eios_det(3),
      I1 => state_eios_det(1),
      I2 => \reg_state_eios_det[4]_i_3_n_0\,
      O => \p_1_in__0\(4)
    );
\reg_state_eios_det[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \reg_state_eios_det[4]_i_4_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gt_rxcharisk_q_reg_n_0_[0]\,
      O => \reg_state_eios_det[4]_i_3_n_0\
    );
\reg_state_eios_det[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \reg_state_eios_det[4]_i_4_n_0\
    );
\reg_state_eios_det_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => \reg_state_eios_det[4]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => state_eios_det(0),
      S => SR(0)
    );
\reg_state_eios_det_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => \reg_state_eios_det[4]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => state_eios_det(1),
      R => SR(0)
    );
\reg_state_eios_det_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => \reg_state_eios_det[4]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => state_eios_det(2),
      R => SR(0)
    );
\reg_state_eios_det_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => \reg_state_eios_det[4]_i_1_n_0\,
      D => \reg_state_eios_det[3]_i_1_n_0\,
      Q => state_eios_det(3),
      R => SR(0)
    );
\reg_state_eios_det_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => \reg_state_eios_det[4]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => state_eios_det(4),
      R => SR(0)
    );
reg_symbol_after_eios_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \reg_state_eios_det[3]_i_1_n_0\,
      I1 => state_eios_det(3),
      I2 => state_eios_det(4),
      I3 => state_eios_det(0),
      I4 => state_eios_det(1),
      O => reg_symbol_after_eios
    );
reg_symbol_after_eios_reg: unisim.vcomponents.FDRE
     port map (
      C => gt_rx_phy_status_q_reg_0,
      CE => '1',
      D => reg_symbol_after_eios,
      Q => symbol_after_eios,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gt_wrapper is
  port (
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_phystatus : out STD_LOGIC;
    gt_rxcdrlock : out STD_LOGIC;
    pipe_rx0_chanisaligned : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resetovrd.reset_reg[4]\ : out STD_LOGIC;
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxratedone : out STD_LOGIC;
    gt_rxresetdone : out STD_LOGIC;
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : out STD_LOGIC;
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txoutclk_out : out STD_LOGIC;
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txratedone : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC;
    gt_txsyncdone : out STD_LOGIC;
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \resetovrd.reset_reg[4]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \resetovrd.reset_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxvalid_q_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC;
    drp_mux_en : in STD_LOGIC;
    drp_mux_we : in STD_LOGIC;
    user_eyescanreset : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_resetovrd : in STD_LOGIC;
    user_rxbufreset : in STD_LOGIC;
    user_rxcdrfreqreset : in STD_LOGIC;
    user_rxcdrreset : in STD_LOGIC;
    user_rxpcsreset : in STD_LOGIC;
    gt_rxpmareset_i : in STD_LOGIC;
    pipe_rx0_polarity : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    rxsyncallin : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    rdy_reg1_reg : in STD_LOGIC;
    oobclk : in STD_LOGIC;
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    sync_txdlyen : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    txsyncallin0 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_powerdown : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_compliance : in STD_LOGIC;
    pipe_tx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gt_rx_status_q_reg[2]\ : in STD_LOGIC;
    \gt_rx_status_q_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gt_wrapper : entity is "pcie_7x_0_gt_wrapper";
end pcie_7x_0_pcie_7x_0_gt_wrapper;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gt_wrapper is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt_rxsyncout : STD_LOGIC;
  signal gt_txsyncout : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_112\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_113\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_114\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_115\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_116\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_117\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_118\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_119\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_120\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_121\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_122\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_123\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_124\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_125\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_126\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_127\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_144\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_145\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_146\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_147\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_148\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_149\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_152\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_153\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_154\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_155\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_7\ : STD_LOGIC;
  signal \gtp_channel.gtpe2_channel_i_n_8\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt_rx_status_q[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gt_rx_status_q[1]_i_1\ : label is "soft_lutpair139";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtp_channel.gtpe2_channel_i\ : label is "PRIMITIVE";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
\gt_rx_status_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \gt_rx_status_q_reg[2]\,
      I2 => \gt_rx_status_q_reg[0]\,
      O => gt_rxvalid_q_reg(0)
    );
\gt_rx_status_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \gt_rx_status_q_reg[2]\,
      I2 => \gt_rx_status_q_reg[0]\,
      O => gt_rxvalid_q_reg(1)
    );
\gt_rx_status_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \gt_rx_status_q_reg[2]\,
      I2 => \gt_rx_status_q_reg[0]\,
      O => gt_rxvalid_q_reg(2)
    );
\gtp_channel.gtpe2_channel_i\: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 13,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000B01",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000100",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '1',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "1.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"010",
      TX_EIDLE_DEASSERT_DELAY => B"010",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => pipe_dmonitorout(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => CLK,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => drp_mux_en,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => drp_mux_we,
      EYESCANDATAERROR => pipe_eyescandataerror(0),
      EYESCANMODE => '0',
      EYESCANRESET => user_eyescanreset,
      EYESCANTRIGGER => '0',
      GTPRXN => pci_exp_rxn(0),
      GTPRXP => pci_exp_rxp(0),
      GTPTXN => pci_exp_txn(0),
      GTPTXP => pci_exp_txp(0),
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => rst_gtreset,
      GTTXRESET => rst_gtreset,
      LOOPBACK(2 downto 0) => pipe_loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => gt_phystatus,
      PLL0CLK => qpll_qplloutclk(0),
      PLL0REFCLK => qpll_qplloutrefclk(0),
      PLL1CLK => '0',
      PLL1REFCLK => '0',
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\,
      PMARSVDOUT1 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\,
      RESETOVRD => user_resetovrd,
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => user_rxbufreset,
      RXBUFSTATUS(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      RXBYTEISALIGNED => \gtp_channel.gtpe2_channel_i_n_7\,
      RXBYTEREALIGN => \gtp_channel.gtpe2_channel_i_n_8\,
      RXCDRFREQRESET => user_rxcdrfreqreset,
      RXCDRHOLD => '0',
      RXCDRLOCK => gt_rxcdrlock,
      RXCDROVRDEN => '0',
      RXCDRRESET => user_rxcdrreset,
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => pipe_rx0_chanisaligned,
      RXCHANREALIGN => \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(3) => \gtp_channel.gtpe2_channel_i_n_144\,
      RXCHARISCOMMA(2) => \gtp_channel.gtpe2_channel_i_n_145\,
      RXCHARISCOMMA(1) => \gtp_channel.gtpe2_channel_i_n_146\,
      RXCHARISCOMMA(0) => \gtp_channel.gtpe2_channel_i_n_147\,
      RXCHARISK(3) => \gtp_channel.gtpe2_channel_i_n_148\,
      RXCHARISK(2) => \gtp_channel.gtpe2_channel_i_n_149\,
      RXCHARISK(1 downto 0) => \resetovrd.reset_reg[4]_1\(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(3 downto 0) => B"0000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '1',
      RXCHBONDO(3) => \gtp_channel.gtpe2_channel_i_n_152\,
      RXCHBONDO(2) => \gtp_channel.gtpe2_channel_i_n_153\,
      RXCHBONDO(1) => \gtp_channel.gtpe2_channel_i_n_154\,
      RXCHBONDO(0) => \gtp_channel.gtpe2_channel_i_n_155\,
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => pipe_rxcommadet(0),
      RXCOMMADETEN => '1',
      RXCOMSASDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(31) => \gtp_channel.gtpe2_channel_i_n_112\,
      RXDATA(30) => \gtp_channel.gtpe2_channel_i_n_113\,
      RXDATA(29) => \gtp_channel.gtpe2_channel_i_n_114\,
      RXDATA(28) => \gtp_channel.gtpe2_channel_i_n_115\,
      RXDATA(27) => \gtp_channel.gtpe2_channel_i_n_116\,
      RXDATA(26) => \gtp_channel.gtpe2_channel_i_n_117\,
      RXDATA(25) => \gtp_channel.gtpe2_channel_i_n_118\,
      RXDATA(24) => \gtp_channel.gtpe2_channel_i_n_119\,
      RXDATA(23) => \gtp_channel.gtpe2_channel_i_n_120\,
      RXDATA(22) => \gtp_channel.gtpe2_channel_i_n_121\,
      RXDATA(21) => \gtp_channel.gtpe2_channel_i_n_122\,
      RXDATA(20) => \gtp_channel.gtpe2_channel_i_n_123\,
      RXDATA(19) => \gtp_channel.gtpe2_channel_i_n_124\,
      RXDATA(18) => \gtp_channel.gtpe2_channel_i_n_125\,
      RXDATA(17) => \gtp_channel.gtpe2_channel_i_n_126\,
      RXDATA(16) => \gtp_channel.gtpe2_channel_i_n_127\,
      RXDATA(15 downto 0) => \resetovrd.reset_reg[4]_0\(15 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 0) => pipe_rxdisperr(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => pipe_rxdlysresetdone(0),
      RXELECIDLE => \resetovrd.reset_reg[4]\,
      RXELECIDLEMODE(1 downto 0) => B"00",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\(2 downto 0),
      RXHEADERVALID => \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => '1',
      RXNOTINTABLE(3 downto 0) => pipe_rxnotintable(3 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2 downto 0) => B"000",
      RXPCOMMAALIGNEN => '1',
      RXPCSRESET => user_rxpcsreset,
      RXPD(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => pipe_rxphaligndone(0),
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => gt_rxpmareset_i,
      RXPMARESETDONE => pipe_rxpmaresetdone(0),
      RXPOLARITY => pipe_rx0_polarity,
      RXPRBSCNTRESET => pipe_rxprbscntreset,
      RXPRBSERR => pipe_rxprbserr(0),
      RXPRBSSEL(2 downto 0) => pipe_rxprbssel(2 downto 0),
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => gt_rxratedone,
      RXRATEMODE => '0',
      RXRESETDONE => gt_rxresetdone,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2 downto 0) => \^d\(2 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => pipe_rxsyncdone(0),
      RXSYNCIN => gt_rxsyncout,
      RXSYNCMODE => '1',
      RXSYNCOUT => gt_rxsyncout,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => rdy_reg1_reg,
      RXUSRCLK2 => rdy_reg1_reg,
      RXVALID => gt_rxvalid,
      SETERRSTATUS => '0',
      SIGVALIDCLK => oobclk,
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(3 downto 1) => B"000",
      TXCHARDISPMODE(0) => pipe_tx0_compliance,
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      TXCOMFINISH => \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => pipe_tx0_data(15 downto 0),
      TXDEEMPH => pipe_tx_deemph,
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3 downto 0) => B"1100",
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => sync_txdlyen,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => Q(0),
      TXDLYSRESETDONE => pipe_txdlysresetdone(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => pipe_tx0_elec_idle,
      TXGEARBOXREADY => \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => pipe_txinhibit(0),
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      TXOUTCLK => pipe_txoutclk_out,
      TXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => Q(2),
      TXPHALIGNDONE => pipe_txphaligndone(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => Q(1),
      TXPHINITDONE => pipe_txphinitdone(0),
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => pipe_txprbsforceerr,
      TXPRBSSEL(2 downto 0) => pipe_txprbssel(2 downto 0),
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => '0',
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => RXRATE(0),
      TXRATEDONE => gt_txratedone,
      TXRATEMODE => '0',
      TXRESETDONE => gt_txresetdone,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => txsyncallin0,
      TXSYNCDONE => gt_txsyncdone,
      TXSYNCIN => gt_txsyncout,
      TXSYNCMODE => '1',
      TXSYNCOUT => gt_txsyncout,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => rdy_reg1_reg,
      TXUSRCLK2 => rdy_reg1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gtp_pipe_drp is
  port (
    done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_mux_en : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_mux_we : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DRP_START0 : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_X160 : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gtp_pipe_drp : entity is "pcie_7x_0_gtp_pipe_drp";
end pcie_7x_0_pcie_7x_0_gtp_pipe_drp;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gtp_pipe_drp is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal di_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of do_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of do_reg1 : signal is "true";
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SHIFT_EXTRACT of do_reg2 : signal is "NO";
  attribute async_reg of do_reg2 : signal is "true";
  signal done0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal load_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \load_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal rdy_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rdy_reg1 : signal is "NO";
  attribute async_reg of rdy_reg1 : signal is "true";
  signal rdy_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rdy_reg2 : signal is "NO";
  attribute async_reg of rdy_reg2 : signal is "true";
  signal start_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of start_reg1 : signal is "NO";
  attribute async_reg of start_reg1 : signal is "true";
  signal start_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of start_reg2 : signal is "NO";
  attribute async_reg of start_reg2 : signal is "true";
  signal x16_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of x16_reg1 : signal is "NO";
  attribute async_reg of x16_reg1 : signal is "true";
  signal x16_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of x16_reg2 : signal is "NO";
  attribute async_reg of x16_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \do_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \do_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg1_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg1_reg[9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \do_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \do_reg2_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \do_reg2_reg[9]\ : label is "NO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt_ch_drp_rdy[0]_INST_0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_39\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_40\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_41\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_42\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_44\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_45\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_46\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_8\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1\ : label is "soft_lutpair140";
  attribute ASYNC_REG_boolean of rdy_reg1_reg : label is std.standard.true;
  attribute KEEP of rdy_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rdy_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rdy_reg2_reg : label is std.standard.true;
  attribute KEEP of rdy_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rdy_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of start_reg1_reg : label is std.standard.true;
  attribute KEEP of start_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of start_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of start_reg2_reg : label is std.standard.true;
  attribute KEEP of start_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of start_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of x16_reg1_reg : label is std.standard.true;
  attribute KEEP of x16_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of x16_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of x16_reg2_reg : label is std.standard.true;
  attribute KEEP of x16_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of x16_reg2_reg : label is "NO";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\di_reg[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x16_reg2,
      O => \di_reg[11]_i_1_n_0\
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(0),
      Q => di_reg(0),
      R => SR(0)
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(10),
      Q => di_reg(10),
      R => SR(0)
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \di_reg[11]_i_1_n_0\,
      Q => di_reg(11),
      R => SR(0)
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(12),
      Q => di_reg(12),
      R => SR(0)
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(13),
      Q => di_reg(13),
      R => SR(0)
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(14),
      Q => di_reg(14),
      R => SR(0)
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(15),
      Q => di_reg(15),
      R => SR(0)
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(1),
      Q => di_reg(1),
      R => SR(0)
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(2),
      Q => di_reg(2),
      R => SR(0)
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(3),
      Q => di_reg(3),
      R => SR(0)
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(4),
      Q => di_reg(4),
      R => SR(0)
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(5),
      Q => di_reg(5),
      R => SR(0)
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(6),
      Q => di_reg(6),
      R => SR(0)
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(7),
      Q => di_reg(7),
      R => SR(0)
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(8),
      Q => di_reg(8),
      R => SR(0)
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_reg2(9),
      Q => di_reg(9),
      R => SR(0)
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => SR(0)
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => SR(0)
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => SR(0)
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => SR(0)
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => SR(0)
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => SR(0)
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => SR(0)
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => SR(0)
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => SR(0)
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => SR(0)
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => SR(0)
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => SR(0)
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => SR(0)
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => SR(0)
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => SR(0)
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => SR(0)
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(0),
      Q => do_reg2(0),
      R => SR(0)
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(10),
      Q => do_reg2(10),
      R => SR(0)
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(11),
      Q => do_reg2(11),
      R => SR(0)
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(12),
      Q => do_reg2(12),
      R => SR(0)
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(13),
      Q => do_reg2(13),
      R => SR(0)
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(14),
      Q => do_reg2(14),
      R => SR(0)
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(15),
      Q => do_reg2(15),
      R => SR(0)
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(1),
      Q => do_reg2(1),
      R => SR(0)
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(2),
      Q => do_reg2(2),
      R => SR(0)
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(3),
      Q => do_reg2(3),
      R => SR(0)
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(4),
      Q => do_reg2(4),
      R => SR(0)
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(5),
      Q => do_reg2(5),
      R => SR(0)
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(6),
      Q => do_reg2(6),
      R => SR(0)
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(7),
      Q => do_reg2(7),
      R => SR(0)
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(8),
      Q => do_reg2(8),
      R => SR(0)
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => do_reg1(9),
      Q => do_reg2(9),
      R => SR(0)
    );
done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F001"
    )
        port map (
      I0 => start_reg2,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => done0
    );
done_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => done0,
      Q => done,
      S => SR(0)
    );
\fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152F157F152A157A"
    )
        port map (
      I0 => \^q\(2),
      I1 => rdy_reg2,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => load_cnt(0),
      I5 => start_reg2,
      O => fsm(0)
    );
\fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0333E020"
    )
        port map (
      I0 => load_cnt(0),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rdy_reg2,
      I4 => \^q\(1),
      O => fsm(1)
    );
\fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => rdy_reg2,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => fsm(2)
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(0),
      Q => \^q\(0),
      R => SR(0)
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(1),
      Q => \^q\(1),
      R => SR(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gt_ch_drp_rdy[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => gt_ch_drp_rdy(0)
    );
\gtp_channel.gtpe2_channel_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003E"
    )
        port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => drp_mux_en
    );
\gtp_channel.gtpe2_channel_i_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(11),
      O => DRPDI(11)
    );
\gtp_channel.gtpe2_channel_i_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(10),
      O => DRPDI(10)
    );
\gtp_channel.gtpe2_channel_i_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(9),
      O => DRPDI(9)
    );
\gtp_channel.gtpe2_channel_i_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(8),
      O => DRPDI(8)
    );
\gtp_channel.gtpe2_channel_i_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(7),
      O => DRPDI(7)
    );
\gtp_channel.gtpe2_channel_i_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(6),
      O => DRPDI(6)
    );
\gtp_channel.gtpe2_channel_i_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(5),
      O => DRPDI(5)
    );
\gtp_channel.gtpe2_channel_i_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(4),
      O => DRPDI(4)
    );
\gtp_channel.gtpe2_channel_i_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(3),
      O => DRPDI(3)
    );
\gtp_channel.gtpe2_channel_i_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(2),
      O => DRPDI(2)
    );
\gtp_channel.gtpe2_channel_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => ext_ch_gt_drpwe(0),
      O => drp_mux_we
    );
\gtp_channel.gtpe2_channel_i_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(1),
      O => DRPDI(1)
    );
\gtp_channel.gtpe2_channel_i_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(0),
      O => DRPDI(0)
    );
\gtp_channel.gtpe2_channel_i_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(8),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(8)
    );
\gtp_channel.gtpe2_channel_i_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(7),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(7)
    );
\gtp_channel.gtpe2_channel_i_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(6),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(6)
    );
\gtp_channel.gtpe2_channel_i_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(5),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(5)
    );
\gtp_channel.gtpe2_channel_i_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \addr_reg_reg_n_0_[4]\,
      O => DRPADDR(4)
    );
\gtp_channel.gtpe2_channel_i_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(3)
    );
\gtp_channel.gtpe2_channel_i_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(2),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(2)
    );
\gtp_channel.gtpe2_channel_i_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => DRPADDR(1)
    );
\gtp_channel.gtpe2_channel_i_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \addr_reg_reg_n_0_[4]\,
      O => DRPADDR(0)
    );
\gtp_channel.gtpe2_channel_i_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(15),
      O => DRPDI(15)
    );
\gtp_channel.gtpe2_channel_i_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(14),
      O => DRPDI(14)
    );
\gtp_channel.gtpe2_channel_i_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(13),
      O => DRPDI(13)
    );
\gtp_channel.gtpe2_channel_i_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => di_reg(12),
      O => DRPDI(12)
    );
\load_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \load_cnt[0]_i_1_n_0\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \load_cnt[0]_i_1_n_0\,
      Q => load_cnt(0),
      R => SR(0)
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => SR(0)
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdy_reg1,
      Q => rdy_reg2,
      R => SR(0)
    );
start_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DRP_START0,
      Q => start_reg1,
      R => SR(0)
    );
start_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_reg1,
      Q => start_reg2,
      R => SR(0)
    );
x16_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DRP_X160,
      Q => x16_reg1,
      R => SR(0)
    );
x16_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => x16_reg1,
      Q => x16_reg2,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gtp_pipe_rate is
  port (
    pclk_sel_reg_0 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DRP_X160 : out STD_LOGIC;
    DRP_START0 : out STD_LOGIC;
    \FSM_onehot_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_reg[0]_0\ : in STD_LOGIC;
    done : in STD_LOGIC;
    CLK : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txratedone : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC;
    gt_rxratedone : in STD_LOGIC;
    txsync_done : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \rate_in_reg1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gtp_pipe_rate : entity is "pcie_7x_0_gtp_pipe_rate";
end pcie_7x_0_pcie_7x_0_gtp_pipe_rate;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gtp_pipe_rate is
  signal \FSM_onehot_fsm[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[8]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drp_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of drp_done_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of drp_done_reg1 : signal is "true";
  signal drp_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of drp_done_reg2 : signal is "NO";
  attribute async_reg of drp_done_reg2 : signal is "true";
  signal fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \fsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_3_in_1 : STD_LOGIC;
  signal pclk_sel : STD_LOGIC;
  signal pclk_sel_i_1_n_0 : STD_LOGIC;
  signal \^pclk_sel_reg_0\ : STD_LOGIC;
  signal phystatus_i_1_n_0 : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of phystatus_reg1 : signal is "NO";
  attribute async_reg of phystatus_reg1 : signal is "true";
  signal phystatus_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of phystatus_reg2 : signal is "NO";
  attribute async_reg of phystatus_reg2 : signal is "true";
  signal phystatus_reg_n_0 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rate_in_reg1 : signal is "NO";
  attribute async_reg of rate_in_reg1 : signal is "true";
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rate_in_reg2 : signal is "NO";
  attribute async_reg of rate_in_reg2 : signal is "true";
  signal rate_out : STD_LOGIC;
  signal \rate_out[0]_i_1_n_0\ : STD_LOGIC;
  signal ratedone_i_1_n_0 : STD_LOGIC;
  signal ratedone_i_2_n_0 : STD_LOGIC;
  signal ratedone_reg_n_0 : STD_LOGIC;
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg1 : signal is "NO";
  attribute async_reg of rxpmaresetdone_reg1 : signal is "true";
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg2 : signal is "NO";
  attribute async_reg of rxpmaresetdone_reg2 : signal is "true";
  signal rxratedone_i_1_n_0 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxratedone_reg1 : signal is "NO";
  attribute async_reg of rxratedone_reg1 : signal is "true";
  signal rxratedone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxratedone_reg2 : signal is "NO";
  attribute async_reg of rxratedone_reg2 : signal is "true";
  signal rxratedone_reg_n_0 : STD_LOGIC;
  signal txdata_wait_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txratedone_i_1_n_0 : STD_LOGIC;
  signal txratedone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txratedone_reg1 : signal is "NO";
  attribute async_reg of txratedone_reg1 : signal is "true";
  signal txratedone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txratedone_reg2 : signal is "NO";
  attribute async_reg of txratedone_reg2 : signal is "true";
  signal txratedone_reg_n_0 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_done_reg1 : signal is "NO";
  attribute async_reg of txsync_done_reg1 : signal is "true";
  signal txsync_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_done_reg2 : signal is "NO";
  attribute async_reg of txsync_done_reg2 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[8]_i_2\ : label is "soft_lutpair146";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[10]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[11]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[12]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[5]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[6]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[7]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[8]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[9]\ : label is "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of drp_done_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of drp_done_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of drp_done_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of drp_done_reg2_reg : label is std.standard.true;
  attribute KEEP of drp_done_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of drp_done_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of phystatus_reg1_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of phystatus_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of phystatus_reg2_reg : label is std.standard.true;
  attribute KEEP of phystatus_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of phystatus_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of \rate_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_in_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_in_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_in_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_in_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_in_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_in_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_in_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of rxpmaresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxpmaresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxpmaresetdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxratedone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxratedone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxratedone_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of start_reg1_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_1\ : label is "soft_lutpair146";
  attribute ASYNC_REG_boolean of txratedone_reg1_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txratedone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txratedone_reg2_reg : label is std.standard.true;
  attribute KEEP of txratedone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txratedone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsync_done_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsync_done_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsync_done_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_done_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsync_done_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of x16_reg1_i_1 : label is "soft_lutpair149";
begin
  \FSM_onehot_fsm_reg[7]_0\(2 downto 0) <= \^fsm_onehot_fsm_reg[7]_0\(2 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  RXRATE(0) <= \^rxrate\(0);
  pclk_sel_reg_0 <= \^pclk_sel_reg_0\;
\FSM_onehot_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pclk_sel,
      I1 => drp_done_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      O => \FSM_onehot_fsm[0]_i_1__0_n_0\
    );
\FSM_onehot_fsm[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => p_3_in_1,
      I2 => p_2_in,
      O => \FSM_onehot_fsm[10]_i_1__0_n_0\
    );
\FSM_onehot_fsm[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ratedone_reg_n_0,
      I1 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I2 => p_3_in_1,
      I3 => drp_done_reg2,
      O => \FSM_onehot_fsm[11]_i_1__0_n_0\
    );
\FSM_onehot_fsm[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rate_out,
      I1 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I2 => rxpmaresetdone_reg2,
      O => \FSM_onehot_fsm[12]_i_1__0_n_0\
    );
\FSM_onehot_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      O => \FSM_onehot_fsm[1]_i_1__1_n_0\
    );
\FSM_onehot_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => drp_done_reg2,
      O => \FSM_onehot_fsm[2]_i_1__1_n_0\
    );
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => txdata_wait_cnt_reg(3),
      O => \FSM_onehot_fsm[3]_i_1_n_0\
    );
\FSM_onehot_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAAAEBAAAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_fsm_reg[7]_0\(1),
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(0),
      I4 => rate_in_reg2(0),
      I5 => \^fsm_onehot_fsm_reg[7]_0\(0),
      O => \FSM_onehot_fsm[4]_i_1__1_n_0\
    );
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txsync_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[6]\,
      O => \FSM_onehot_fsm[5]_i_1_n_0\
    );
\FSM_onehot_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I1 => \^fsm_onehot_fsm_reg[7]_0\(2),
      I2 => txsync_done_reg2,
      O => \FSM_onehot_fsm[6]_i_1__0_n_0\
    );
\FSM_onehot_fsm[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I1 => ratedone_reg_n_0,
      I2 => \^fsm_onehot_fsm_reg[7]_0\(2),
      I3 => txsync_done_reg2,
      O => \FSM_onehot_fsm[7]_i_1__0_n_0\
    );
\FSM_onehot_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_fsm[8]_i_2_n_0\,
      I1 => rate_in_reg1(1),
      I2 => rate_in_reg2(1),
      I3 => rate_in_reg1(0),
      I4 => rate_in_reg2(0),
      I5 => \^fsm_onehot_fsm_reg[7]_0\(0),
      O => \FSM_onehot_fsm[8]_i_1_n_0\
    );
\FSM_onehot_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(2),
      I4 => txdata_wait_cnt_reg(3),
      O => \FSM_onehot_fsm[8]_i_2_n_0\
    );
\FSM_onehot_fsm[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => rxpmaresetdone_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I2 => drp_done_reg2,
      I3 => p_2_in,
      O => \FSM_onehot_fsm[9]_i_1__0_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[0]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[10]_i_1__0_n_0\,
      Q => p_3_in_1,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[11]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[11]\,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[12]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[12]\,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[1]_i_1__1_n_0\,
      Q => p_0_in1_in,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[2]_i_1__1_n_0\,
      Q => rate_out,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1_n_0\,
      Q => pclk_sel,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[4]_i_1__1_n_0\,
      Q => \^fsm_onehot_fsm_reg[7]_0\(0),
      S => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[5]_i_1_n_0\,
      Q => \^fsm_onehot_fsm_reg[7]_0\(1),
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[6]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[6]\,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[7]_i_1__0_n_0\,
      Q => \^fsm_onehot_fsm_reg[7]_0\(2),
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[8]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[8]\,
      R => \fsm_reg[0]_0\
    );
\FSM_onehot_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[9]_i_1__0_n_0\,
      Q => p_2_in,
      R => \fsm_reg[0]_0\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => done,
      Q => drp_done_reg1,
      R => \fsm_reg[0]_0\
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \fsm_reg[0]_0\
    );
\fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC7040000"
    )
        port map (
      I0 => rxpmaresetdone_reg2,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => drp_done_reg2,
      I4 => \^q\(2),
      I5 => \fsm[0]_i_4_n_0\,
      O => \fsm[0]_i_2_n_0\
    );
\fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000150455551504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ratedone_reg_n_0,
      I3 => drp_done_reg2,
      I4 => \^q\(1),
      I5 => txsync_done_reg2,
      O => \fsm[0]_i_3_n_0\
    );
\fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000F53"
    )
        port map (
      I0 => \fsm[1]_i_4_n_0\,
      I1 => \fsm[0]_i_5_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => drp_done_reg2,
      O => \fsm[0]_i_4_n_0\
    );
\fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rate_in_reg1(1),
      I1 => rate_in_reg2(1),
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(0),
      O => \fsm[0]_i_5_n_0\
    );
\fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00FE0"
    )
        port map (
      I0 => \fsm[1]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => drp_done_reg2,
      O => \fsm[1]_i_2_n_0\
    );
\fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11405540"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ratedone_reg_n_0,
      I3 => \^q\(1),
      I4 => txsync_done_reg2,
      O => \fsm[1]_i_3_n_0\
    );
\fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => txdata_wait_cnt_reg(3),
      I1 => txdata_wait_cnt_reg(2),
      I2 => txdata_wait_cnt_reg(0),
      I3 => txdata_wait_cnt_reg(1),
      O => \fsm[1]_i_4_n_0\
    );
\fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"380B303030303030"
    )
        port map (
      I0 => txsync_done_reg2,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => drp_done_reg2,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fsm(2)
    );
\fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000AAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => drp_done_reg2,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => fsm(3)
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(0),
      Q => \^q\(0),
      R => \fsm_reg[0]_0\
    );
\fsm_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fsm[0]_i_2_n_0\,
      I1 => \fsm[0]_i_3_n_0\,
      O => fsm(0),
      S => \^q\(3)
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(1),
      Q => \^q\(1),
      R => \fsm_reg[0]_0\
    );
\fsm_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fsm[1]_i_2_n_0\,
      I1 => \fsm[1]_i_3_n_0\,
      O => fsm(1),
      S => \^q\(3)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(2),
      Q => \^q\(2),
      R => \fsm_reg[0]_0\
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => fsm(3),
      Q => \^q\(3),
      R => \fsm_reg[0]_0\
    );
pclk_sel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => pclk_sel,
      I3 => \^pclk_sel_reg_0\,
      O => pclk_sel_i_1_n_0
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => pclk_sel_i_1_n_0,
      Q => \^pclk_sel_reg_0\,
      R => \fsm_reg[0]_0\
    );
phystatus_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAAAA8"
    )
        port map (
      I0 => phystatus_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => p_3_in_1,
      I5 => phystatus_reg_n_0,
      O => phystatus_i_1_n_0
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phystatus_i_1_n_0,
      Q => phystatus_reg_n_0,
      R => \fsm_reg[0]_0\
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_phystatus,
      Q => phystatus_reg1,
      R => \fsm_reg[0]_0\
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \fsm_reg[0]_0\
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rate_in_reg1_reg[1]_0\(0),
      Q => rate_in_reg1(0),
      R => \fsm_reg[0]_0\
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rate_in_reg1_reg[1]_0\(1),
      Q => rate_in_reg1(1),
      R => \fsm_reg[0]_0\
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => \fsm_reg[0]_0\
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => \fsm_reg[0]_0\
    );
\rate_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => rate_in_reg2(0),
      I1 => rate_in_reg2(1),
      I2 => rate_out,
      I3 => \^rxrate\(0),
      O => \rate_out[0]_i_1_n_0\
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rate_out[0]_i_1_n_0\,
      Q => \^rxrate\(0),
      R => \fsm_reg[0]_0\
    );
ratedone_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
        port map (
      I0 => ratedone_i_2_n_0,
      I1 => txratedone_reg_n_0,
      I2 => phystatus_reg_n_0,
      I3 => rxratedone_reg_n_0,
      I4 => ratedone_reg_n_0,
      O => ratedone_i_1_n_0
    );
ratedone_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in_1,
      I1 => p_2_in,
      I2 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[12]\,
      O => ratedone_i_2_n_0
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ratedone_i_1_n_0,
      Q => ratedone_reg_n_0,
      R => \fsm_reg[0]_0\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \fsm_reg[0]_0\
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \fsm_reg[0]_0\
    );
rxratedone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAAAA8"
    )
        port map (
      I0 => rxratedone_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => p_3_in_1,
      I5 => rxratedone_reg_n_0,
      O => rxratedone_i_1_n_0
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxratedone_i_1_n_0,
      Q => rxratedone_reg_n_0,
      R => \fsm_reg[0]_0\
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_rxratedone,
      Q => rxratedone_reg1,
      R => \fsm_reg[0]_0\
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => \fsm_reg[0]_0\
    );
start_reg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I2 => p_2_in,
      O => DRP_START0
    );
\txdata_wait_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA00AA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I1 => txdata_wait_cnt_reg(3),
      I2 => txdata_wait_cnt_reg(2),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(1),
      O => \p_0_in__0\(0)
    );
\txdata_wait_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0606060"
    )
        port map (
      I0 => txdata_wait_cnt_reg(0),
      I1 => txdata_wait_cnt_reg(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I3 => txdata_wait_cnt_reg(2),
      I4 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0\(1)
    );
\txdata_wait_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA006A00"
    )
        port map (
      I0 => txdata_wait_cnt_reg(2),
      I1 => txdata_wait_cnt_reg(1),
      I2 => txdata_wait_cnt_reg(0),
      I3 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I4 => txdata_wait_cnt_reg(3),
      O => \p_0_in__0\(2)
    );
\txdata_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I1 => txdata_wait_cnt_reg(3),
      I2 => txdata_wait_cnt_reg(1),
      I3 => txdata_wait_cnt_reg(0),
      I4 => txdata_wait_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txdata_wait_cnt_reg(0),
      R => \fsm_reg[0]_0\
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txdata_wait_cnt_reg(1),
      R => \fsm_reg[0]_0\
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => txdata_wait_cnt_reg(2),
      R => \fsm_reg[0]_0\
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => txdata_wait_cnt_reg(3),
      R => \fsm_reg[0]_0\
    );
txratedone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAAAA8"
    )
        port map (
      I0 => txratedone_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => p_3_in_1,
      I5 => txratedone_reg_n_0,
      O => txratedone_i_1_n_0
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txratedone_i_1_n_0,
      Q => txratedone_reg_n_0,
      R => \fsm_reg[0]_0\
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_txratedone,
      Q => txratedone_reg1,
      R => \fsm_reg[0]_0\
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => \fsm_reg[0]_0\
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_done,
      Q => txsync_done_reg1,
      R => \fsm_reg[0]_0\
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \fsm_reg[0]_0\
    );
x16_reg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      O => DRP_X160
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gtp_pipe_reset is
  port (
    reset_n_reg2_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    pllreset_reg_0 : out STD_LOGIC;
    rxusrclk_rst_reg2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : out STD_LOGIC;
    rst_userrdy : out STD_LOGIC;
    SYNC_TXSYNC_START0 : out STD_LOGIC;
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rst_idle : out STD_LOGIC;
    mmcm_lock_reg1_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    qpll_qplllock : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_resetdone : in STD_LOGIC;
    dclk_rst_reg1_reg_0 : in STD_LOGIC;
    done : in STD_LOGIC;
    pipe_rxpmaresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_phystatus : in STD_LOGIC;
    txsync_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_rxcdrlock : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gtp_pipe_reset : entity is "pcie_7x_0_gtp_pipe_reset";
end pcie_7x_0_pcie_7x_0_gtp_pipe_reset;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gtp_pipe_reset is
  signal \FSM_onehot_fsm[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal RST_DRP_START0 : STD_LOGIC;
  signal RST_DRP_X160 : STD_LOGIC;
  signal \cfg_wait_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal cfg_wait_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dclk_rst_reg1 : STD_LOGIC;
  signal dclk_rst_reg1_2 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of drp_done_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of drp_done_reg1 : signal is "true";
  signal drp_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of drp_done_reg2 : signal is "NO";
  attribute async_reg of drp_done_reg2 : signal is "true";
  signal gtreset_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg1 : signal is "NO";
  attribute async_reg of mmcm_lock_reg1 : signal is "true";
  signal mmcm_lock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg2 : signal is "NO";
  attribute async_reg of mmcm_lock_reg2 : signal is "true";
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal phystatus_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of phystatus_reg1 : signal is "NO";
  attribute async_reg of phystatus_reg1 : signal is "true";
  signal phystatus_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of phystatus_reg2 : signal is "NO";
  attribute async_reg of phystatus_reg2 : signal is "true";
  signal \pipe_rst_fsm[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pipe_rst_fsm[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pipe_rst_fsm[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^pipe_rst_idle\ : STD_LOGIC;
  signal plllock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of plllock_reg1 : signal is "NO";
  attribute async_reg of plllock_reg1 : signal is "true";
  signal plllock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of plllock_reg2 : signal is "NO";
  attribute async_reg of plllock_reg2 : signal is "true";
  signal pllreset_i_2_n_0 : STD_LOGIC;
  signal \^pllreset_reg_0\ : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg1 : signal is "NO";
  attribute async_reg of rate_idle_reg1 : signal is "true";
  signal rate_idle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg2 : signal is "NO";
  attribute async_reg of rate_idle_reg2 : signal is "true";
  signal \^reset_n_reg2_reg\ : STD_LOGIC;
  signal resetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of resetdone_reg1 : signal is "NO";
  attribute async_reg of resetdone_reg1 : signal is "true";
  signal resetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of resetdone_reg2 : signal is "NO";
  attribute async_reg of resetdone_reg2 : signal is "true";
  signal \^rst_gtreset\ : STD_LOGIC;
  signal \^rst_userrdy\ : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg1 : signal is "NO";
  attribute async_reg of rxcdrlock_reg1 : signal is "true";
  signal rxcdrlock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg2 : signal is "NO";
  attribute async_reg of rxcdrlock_reg2 : signal is "true";
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg1 : signal is "NO";
  attribute async_reg of rxpmaresetdone_reg1 : signal is "true";
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxpmaresetdone_reg2 : signal is "NO";
  attribute async_reg of rxpmaresetdone_reg2 : signal is "true";
  signal rxusrclk_rst_reg1 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_done_reg1 : signal is "NO";
  attribute async_reg of txsync_done_reg1 : signal is "true";
  signal txsync_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_done_reg2 : signal is "NO";
  attribute async_reg of txsync_done_reg2 : signal is "true";
  signal userrdy : STD_LOGIC;
  signal userrdy_i_1_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[10]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[11]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[12]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[13]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[14]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[5]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[6]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[7]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[8]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[9]\ : label is "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RST_DRP_START_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of RST_DRP_X16_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[5]_i_2\ : label is "soft_lutpair136";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \drp_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \drp_done_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \drp_done_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \drp_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \drp_done_reg2_reg[0]\ : label is "NO";
  attribute SOFT_HLUTNM of gtreset_i_1 : label is "soft_lutpair137";
  attribute ASYNC_REG_boolean of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of \phystatus_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \phystatus_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \phystatus_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \phystatus_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \phystatus_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of plllock_reg1_reg : label is std.standard.true;
  attribute KEEP of plllock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of plllock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of plllock_reg2_reg : label is std.standard.true;
  attribute KEEP of plllock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of plllock_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of pllreset_i_2 : label is "soft_lutpair137";
  attribute ASYNC_REG_boolean of \rate_idle_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_idle_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_idle_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_idle_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_idle_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \resetdone_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \resetdone_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \resetdone_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \resetdone_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \resetdone_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxcdrlock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxcdrlock_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxcdrlock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxcdrlock_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxcdrlock_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxpmaresetdone_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxpmaresetdone_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxpmaresetdone_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxpmaresetdone_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxpmaresetdone_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txsync_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txsync_done_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txsync_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txsync_done_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txsync_done_reg2_reg[0]\ : label is "NO";
begin
  pipe_rst_idle <= \^pipe_rst_idle\;
  pllreset_reg_0 <= \^pllreset_reg_0\;
  reset_n_reg2_reg <= \^reset_n_reg2_reg\;
  rst_gtreset <= \^rst_gtreset\;
  rst_userrdy <= \^rst_userrdy\;
\FSM_onehot_fsm[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => \FSM_onehot_fsm[12]_i_2_n_0\,
      O => \FSM_onehot_fsm[0]_i_1_n_0\
    );
\FSM_onehot_fsm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[10]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[9]\,
      O => \FSM_onehot_fsm[10]_i_1_n_0\
    );
\FSM_onehot_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => resetdone_reg2,
      I1 => phystatus_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[13]\,
      I3 => txsync_done_reg2,
      I4 => p_2_in,
      O => \FSM_onehot_fsm[11]_i_1_n_0\
    );
\FSM_onehot_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \FSM_onehot_fsm[12]_i_2_n_0\,
      I1 => dclk_rst_reg1_2,
      I2 => plllock_reg2,
      I3 => resetdone_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[12]\,
      O => \FSM_onehot_fsm[12]_i_1_n_0\
    );
\FSM_onehot_fsm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cfg_wait_cnt_reg(4),
      I1 => cfg_wait_cnt_reg(3),
      I2 => cfg_wait_cnt_reg(5),
      I3 => cfg_wait_cnt_reg(0),
      I4 => cfg_wait_cnt_reg(1),
      I5 => cfg_wait_cnt_reg(2),
      O => \FSM_onehot_fsm[12]_i_2_n_0\
    );
\FSM_onehot_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => userrdy,
      I1 => mmcm_lock_reg2,
      I2 => resetdone_reg2,
      I3 => phystatus_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[13]\,
      O => \FSM_onehot_fsm[13]_i_1_n_0\
    );
\FSM_onehot_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => mmcm_lock_reg2,
      I1 => userrdy,
      I2 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I3 => drp_done_reg2,
      O => \FSM_onehot_fsm[14]_i_1_n_0\
    );
\FSM_onehot_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^pipe_rst_idle\,
      I1 => \FSM_onehot_fsm_reg_n_0_[7]\,
      I2 => txsync_done_reg2,
      O => \FSM_onehot_fsm[1]_i_1__0_n_0\
    );
\FSM_onehot_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I1 => rxpmaresetdone_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      O => \FSM_onehot_fsm[2]_i_1__0_n_0\
    );
\FSM_onehot_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rxpmaresetdone_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      O => \FSM_onehot_fsm[3]_i_1__1_n_0\
    );
\FSM_onehot_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => p_0_in0_in,
      I2 => rxpmaresetdone_reg2,
      I3 => \FSM_onehot_fsm_reg_n_0_[3]\,
      O => \FSM_onehot_fsm[4]_i_1__0_n_0\
    );
\FSM_onehot_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I2 => p_0_in0_in,
      O => \FSM_onehot_fsm[5]_i_1__0_n_0\
    );
\FSM_onehot_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => plllock_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[8]\,
      O => \FSM_onehot_fsm[6]_i_1_n_0\
    );
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => txsync_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[7]\,
      I2 => p_2_in,
      O => \FSM_onehot_fsm[7]_i_1_n_0\
    );
\FSM_onehot_fsm[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[10]\,
      I2 => plllock_reg2,
      I3 => \FSM_onehot_fsm_reg_n_0_[8]\,
      O => \FSM_onehot_fsm[8]_i_1__0_n_0\
    );
\FSM_onehot_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => plllock_reg2,
      I1 => resetdone_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I3 => drp_done_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[9]\,
      O => \FSM_onehot_fsm[9]_i_1_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[0]_i_1_n_0\,
      Q => dclk_rst_reg1_2,
      S => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[10]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[10]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[11]_i_1_n_0\,
      Q => p_2_in,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[12]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[12]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[13]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[13]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[14]_i_1_n_0\,
      Q => userrdy,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[1]_i_1__0_n_0\,
      Q => \^pipe_rst_idle\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[2]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[3]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[4]_i_1__0_n_0\,
      Q => p_0_in0_in,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[5]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[5]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[6]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[6]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[7]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[7]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[8]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[8]\,
      R => \^reset_n_reg2_reg\
    );
\FSM_onehot_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[9]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[9]\,
      R => \^reset_n_reg2_reg\
    );
RST_DRP_START_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \FSM_onehot_fsm_reg_n_0_[9]\,
      O => RST_DRP_START0
    );
RST_DRP_START_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RST_DRP_START0,
      Q => p_1_in,
      R => \^reset_n_reg2_reg\
    );
RST_DRP_X16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[10]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[9]\,
      O => RST_DRP_X160
    );
RST_DRP_X16_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RST_DRP_X160,
      Q => p_3_in,
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => \FSM_onehot_fsm[12]_i_2_n_0\,
      I2 => cfg_wait_cnt_reg(0),
      O => p_0_in(0)
    );
\cfg_wait_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => cfg_wait_cnt_reg(0),
      I2 => cfg_wait_cnt_reg(1),
      I3 => \FSM_onehot_fsm[12]_i_2_n_0\,
      O => p_0_in(1)
    );
\cfg_wait_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2888AAAA"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => cfg_wait_cnt_reg(2),
      I2 => cfg_wait_cnt_reg(1),
      I3 => cfg_wait_cnt_reg(0),
      I4 => \FSM_onehot_fsm[12]_i_2_n_0\,
      O => p_0_in(2)
    );
\cfg_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28888888AAAAAAAA"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => cfg_wait_cnt_reg(3),
      I2 => cfg_wait_cnt_reg(0),
      I3 => cfg_wait_cnt_reg(1),
      I4 => cfg_wait_cnt_reg(2),
      I5 => \FSM_onehot_fsm[12]_i_2_n_0\,
      O => p_0_in(3)
    );
\cfg_wait_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA006A00"
    )
        port map (
      I0 => cfg_wait_cnt_reg(4),
      I1 => \cfg_wait_cnt[5]_i_2_n_0\,
      I2 => cfg_wait_cnt_reg(3),
      I3 => dclk_rst_reg1_2,
      I4 => cfg_wait_cnt_reg(5),
      O => p_0_in(4)
    );
\cfg_wait_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => dclk_rst_reg1_2,
      I1 => cfg_wait_cnt_reg(5),
      I2 => \cfg_wait_cnt[5]_i_2_n_0\,
      I3 => cfg_wait_cnt_reg(3),
      I4 => cfg_wait_cnt_reg(4),
      O => p_0_in(5)
    );
\cfg_wait_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cfg_wait_cnt_reg(2),
      I1 => cfg_wait_cnt_reg(1),
      I2 => cfg_wait_cnt_reg(0),
      O => \cfg_wait_cnt[5]_i_2_n_0\
    );
\cfg_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => cfg_wait_cnt_reg(0),
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => cfg_wait_cnt_reg(1),
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => cfg_wait_cnt_reg(2),
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => cfg_wait_cnt_reg(3),
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => cfg_wait_cnt_reg(4),
      R => \^reset_n_reg2_reg\
    );
\cfg_wait_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => cfg_wait_cnt_reg(5),
      R => \^reset_n_reg2_reg\
    );
dclk_rst_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk_rst_reg1_reg_0,
      CE => '1',
      D => dclk_rst_reg1_2,
      Q => dclk_rst_reg1,
      R => '0'
    );
dclk_rst_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk_rst_reg1_reg_0,
      CE => '1',
      D => dclk_rst_reg1,
      Q => SR(0),
      R => '0'
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => done,
      Q => drp_done_reg1,
      R => \^reset_n_reg2_reg\
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => \^reset_n_reg2_reg\
    );
gtreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I2 => \^rst_gtreset\,
      O => gtreset_i_1_n_0
    );
gtreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtreset_i_1_n_0,
      Q => \^rst_gtreset\,
      R => \^reset_n_reg2_reg\
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1_reg_0,
      Q => mmcm_lock_reg1,
      R => \^reset_n_reg2_reg\
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \^reset_n_reg2_reg\
    );
\phystatus_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_phystatus,
      Q => phystatus_reg1,
      R => \^reset_n_reg2_reg\
    );
\phystatus_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => \^reset_n_reg2_reg\
    );
\pipe_rst_fsm[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => dclk_rst_reg1_2,
      I2 => p_0_in0_in,
      I3 => \pipe_rst_fsm[1]_INST_0_i_1_n_0\,
      I4 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I5 => \FSM_onehot_fsm_reg_n_0_[2]\,
      O => pipe_rst_fsm(0)
    );
\pipe_rst_fsm[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I3 => \pipe_rst_fsm[1]_INST_0_i_1_n_0\,
      I4 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I5 => \FSM_onehot_fsm_reg_n_0_[7]\,
      O => pipe_rst_fsm(1)
    );
\pipe_rst_fsm[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[9]\,
      I1 => userrdy,
      O => \pipe_rst_fsm[1]_INST_0_i_1_n_0\
    );
\pipe_rst_fsm[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_fsm_reg_n_0_[13]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[10]\,
      I3 => \pipe_rst_fsm[2]_INST_0_i_1_n_0\,
      I4 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I5 => \FSM_onehot_fsm_reg_n_0_[2]\,
      O => pipe_rst_fsm(2)
    );
\pipe_rst_fsm[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[7]\,
      O => \pipe_rst_fsm[2]_INST_0_i_1_n_0\
    );
\pipe_rst_fsm[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[13]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => userrdy,
      I3 => \pipe_rst_fsm[3]_INST_0_i_1_n_0\,
      I4 => p_0_in0_in,
      I5 => \FSM_onehot_fsm_reg_n_0_[5]\,
      O => pipe_rst_fsm(3)
    );
\pipe_rst_fsm[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_fsm_reg_n_0_[7]\,
      O => \pipe_rst_fsm[3]_INST_0_i_1_n_0\
    );
plllock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => qpll_qplllock(0),
      Q => plllock_reg1,
      R => \^reset_n_reg2_reg\
    );
plllock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => plllock_reg1,
      Q => plllock_reg2,
      R => \^reset_n_reg2_reg\
    );
pllreset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^reset_n_reg2_reg\
    );
pllreset_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[12]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[8]\,
      I2 => \^pllreset_reg_0\,
      O => pllreset_i_2_n_0
    );
pllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => pllreset_i_2_n_0,
      Q => \^pllreset_reg_0\,
      R => \^reset_n_reg2_reg\
    );
\rate_idle_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => rate_idle_reg1,
      R => \^reset_n_reg2_reg\
    );
\rate_idle_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => \^reset_n_reg2_reg\
    );
\resetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => user_resetdone,
      Q => resetdone_reg1,
      R => \^reset_n_reg2_reg\
    );
\resetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => resetdone_reg1,
      Q => resetdone_reg2,
      R => \^reset_n_reg2_reg\
    );
\rxcdrlock_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => user_rxcdrlock,
      Q => rxcdrlock_reg1,
      R => \^reset_n_reg2_reg\
    );
\rxcdrlock_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => \^reset_n_reg2_reg\
    );
\rxpmaresetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rxpmaresetdone(0),
      Q => rxpmaresetdone_reg1,
      R => \^reset_n_reg2_reg\
    );
\rxpmaresetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => \^reset_n_reg2_reg\
    );
rxusrclk_rst_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^pllreset_reg_0\,
      Q => rxusrclk_rst_reg1,
      R => '0'
    );
rxusrclk_rst_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxusrclk_rst_reg1,
      Q => rxusrclk_rst_reg2_reg_0(0),
      S => \^pllreset_reg_0\
    );
\txsync_done_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_done,
      Q => txsync_done_reg1,
      R => \^reset_n_reg2_reg\
    );
\txsync_done_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => \^reset_n_reg2_reg\
    );
txsync_start_reg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => Q(1),
      O => SYNC_TXSYNC_START0
    );
userrdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mmcm_lock_reg2,
      I1 => userrdy,
      I2 => \^rst_userrdy\,
      O => userrdy_i_1_n_0
    );
userrdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => userrdy_i_1_n_0,
      Q => \^rst_userrdy\,
      R => \^reset_n_reg2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pipe_clock is
  port (
    CLK : out STD_LOGIC;
    mmcm_i_0 : out STD_LOGIC;
    mmcm_i_1 : out STD_LOGIC;
    mmcm_i_i_1_0 : out STD_LOGIC;
    mmcm_i_2 : out STD_LOGIC;
    pipe_txoutclk_out : in STD_LOGIC;
    \pclk_sel_reg1_reg[0]_0\ : in STD_LOGIC;
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_mmcm_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pipe_clock : entity is "pcie_7x_0_pipe_clock";
end pcie_7x_0_pcie_7x_0_pipe_clock;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pipe_clock is
  signal \^clk\ : STD_LOGIC;
  signal RST0 : STD_LOGIC;
  signal S00 : STD_LOGIC;
  signal clk_125mhz : STD_LOGIC;
  signal clk_250mhz : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gen3_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gen3_reg1 : signal is "true";
  signal gen3_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of gen3_reg2 : signal is "NO";
  attribute async_reg of gen3_reg2 : signal is "true";
  signal mmcm_fb : STD_LOGIC;
  signal \^mmcm_i_i_1_0\ : STD_LOGIC;
  signal pclk_sel : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of pclk_sel : signal is std.standard.true;
  signal pclk_sel_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of pclk_sel_reg1 : signal is "NO";
  attribute async_reg of pclk_sel_reg1 : signal is "true";
  signal pclk_sel_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of pclk_sel_reg2 : signal is "NO";
  attribute async_reg of pclk_sel_reg2 : signal is "true";
  signal pclk_sel_slave_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of pclk_sel_slave_reg1 : signal is "NO";
  attribute async_reg of pclk_sel_slave_reg1 : signal is "true";
  signal pclk_sel_slave_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of pclk_sel_slave_reg2 : signal is "NO";
  attribute async_reg of pclk_sel_slave_reg2 : signal is "true";
  signal refclk : STD_LOGIC;
  signal userclk1 : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dclk_i_bufg.dclk_i\ : label is "PRIMITIVE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg2_reg : label is "NO";
  attribute BOX_TYPE of mmcm_i : label is "PRIMITIVE";
  attribute BOX_TYPE of \pclk_i1_bufgctrl.pclk_i1\ : label is "PRIMITIVE";
  attribute DONT_TOUCH of \pclk_i1_bufgctrl.pclk_i1\ : label is std.standard.true;
  attribute DONT_TOUCH of pclk_sel_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg : label is "yes";
  attribute ASYNC_REG_boolean of \pclk_sel_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \pclk_sel_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \pclk_sel_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \pclk_sel_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \pclk_sel_slave_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \pclk_sel_slave_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \pclk_sel_slave_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pclk_sel_slave_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \pclk_sel_slave_reg2_reg[0]\ : label is "NO";
  attribute BOX_TYPE of \txoutclk_i.txoutclk_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \userclk1_i1.usrclk1_i1\ : label is "PRIMITIVE";
begin
  CLK <= \^clk\;
  mmcm_i_i_1_0 <= \^mmcm_i_i_1_0\;
\dclk_i_bufg.dclk_i\: unisim.vcomponents.BUFG
     port map (
      I => clk_125mhz,
      O => mmcm_i_0
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      Q => gen3_reg1,
      R => RST0
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => RST0
    );
mmcm_i: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 16,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 16,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 20,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => mmcm_fb,
      CLKFBOUT => mmcm_fb,
      CLKFBOUTB => NLW_mmcm_i_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => refclk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_125mhz,
      CLKOUT0B => NLW_mmcm_i_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_250mhz,
      CLKOUT1B => NLW_mmcm_i_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => userclk1,
      CLKOUT2B => NLW_mmcm_i_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_i_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_i_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_i_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_i_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => \^mmcm_i_i_1_0\,
      PSCLK => '0',
      PSDONE => NLW_mmcm_i_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => RST0
    );
mmcm_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pipe_mmcm_rst_n,
      O => RST0
    );
\pclk_i1_bufgctrl.pclk_i1\: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => false,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => '1',
      CE1 => '1',
      I0 => clk_125mhz,
      I1 => clk_250mhz,
      IGNORE0 => '0',
      IGNORE1 => '0',
      O => \^clk\,
      S0 => S00,
      S1 => pclk_sel
    );
\pclk_i1_bufgctrl.pclk_i1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pclk_sel,
      O => S00
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => pclk_sel_reg2,
      Q => pclk_sel,
      R => RST0
    );
\pclk_sel_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \pclk_sel_reg1_reg[0]_0\,
      Q => pclk_sel_reg1,
      R => RST0
    );
\pclk_sel_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => RST0
    );
\pclk_sel_slave_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => int_pclk_sel_slave(0),
      Q => pclk_sel_slave_reg1,
      R => RST0
    );
\pclk_sel_slave_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => pclk_sel_slave_reg1,
      Q => pclk_sel_slave_reg2,
      R => RST0
    );
reg_clock_locked_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_i_i_1_0\,
      O => mmcm_i_2
    );
\txoutclk_i.txoutclk_i\: unisim.vcomponents.BUFG
     port map (
      I => pipe_txoutclk_out,
      O => refclk
    );
\userclk1_i1.usrclk1_i1\: unisim.vcomponents.BUFG
     port map (
      I => userclk1,
      O => mmcm_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pipe_sync is
  port (
    \out\ : out STD_LOGIC;
    txphaligndone_reg3_reg_0 : out STD_LOGIC;
    txphinitdone_reg2_reg_0 : out STD_LOGIC;
    txphinitdone_reg3_reg_0 : out STD_LOGIC;
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsync_done : out STD_LOGIC;
    sync_txdlyen : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxphaligndone_s_reg2_reg_0 : in STD_LOGIC;
    txsyncallin0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SYNC_TXSYNC_START0 : in STD_LOGIC;
    mmcm_lock_reg1_reg_0 : in STD_LOGIC;
    pipe_txdlysresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_TXPHINITDONE1 : in STD_LOGIC;
    rate_idle_reg1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_reg1_reg_0 : in STD_LOGIC;
    user_rxcdrlock : in STD_LOGIC;
    gt_txsyncdone : in STD_LOGIC;
    pipe_rxdlysresetdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxsyncdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pipe_sync : entity is "pcie_7x_0_pipe_sync";
end pcie_7x_0_pcie_7x_0_pipe_sync;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pipe_sync is
  signal \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gen3_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gen3_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gen3_reg1 : signal is "true";
  signal gen3_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of gen3_reg2 : signal is "NO";
  attribute async_reg of gen3_reg2 : signal is "true";
  signal mmcm_lock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg1 : signal is "NO";
  attribute async_reg of mmcm_lock_reg1 : signal is "true";
  signal mmcm_lock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg2 : signal is "NO";
  attribute async_reg of mmcm_lock_reg2 : signal is "true";
  signal rate_idle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg1 : signal is "NO";
  attribute async_reg of rate_idle_reg1 : signal is "true";
  signal rate_idle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg2 : signal is "NO";
  attribute async_reg of rate_idle_reg2 : signal is "true";
  signal rxcdrlock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg1 : signal is "NO";
  attribute async_reg of rxcdrlock_reg1 : signal is "true";
  signal rxcdrlock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg2 : signal is "NO";
  attribute async_reg of rxcdrlock_reg2 : signal is "true";
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxdlysresetdone_reg1 : signal is "NO";
  attribute async_reg of rxdlysresetdone_reg1 : signal is "true";
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxdlysresetdone_reg2 : signal is "NO";
  attribute async_reg of rxdlysresetdone_reg2 : signal is "true";
  signal rxelecidle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxelecidle_reg1 : signal is "NO";
  attribute async_reg of rxelecidle_reg1 : signal is "true";
  signal rxelecidle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxelecidle_reg2 : signal is "NO";
  attribute async_reg of rxelecidle_reg2 : signal is "true";
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxphaligndone_m_reg1 : signal is "NO";
  attribute async_reg of rxphaligndone_m_reg1 : signal is "true";
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxphaligndone_m_reg2 : signal is "NO";
  attribute async_reg of rxphaligndone_m_reg2 : signal is "true";
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxphaligndone_s_reg1 : signal is "NO";
  attribute async_reg of rxphaligndone_s_reg1 : signal is "true";
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxphaligndone_s_reg2 : signal is "NO";
  attribute async_reg of rxphaligndone_s_reg2 : signal is "true";
  signal rxsync_donem_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsync_donem_reg1 : signal is "NO";
  attribute async_reg of rxsync_donem_reg1 : signal is "true";
  signal rxsync_donem_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsync_donem_reg2 : signal is "NO";
  attribute async_reg of rxsync_donem_reg2 : signal is "true";
  signal rxsync_start_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsync_start_reg1 : signal is "NO";
  attribute async_reg of rxsync_start_reg1 : signal is "true";
  signal rxsync_start_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsync_start_reg2 : signal is "NO";
  attribute async_reg of rxsync_start_reg2 : signal is "true";
  signal rxsyncdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsyncdone_reg1 : signal is "NO";
  attribute async_reg of rxsyncdone_reg1 : signal is "true";
  signal rxsyncdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxsyncdone_reg2 : signal is "NO";
  attribute async_reg of rxsyncdone_reg2 : signal is "true";
  signal \^sync_txdlyen\ : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txdlysresetdone_reg1 : signal is "NO";
  attribute async_reg of txdlysresetdone_reg1 : signal is "true";
  signal txdlysresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txdlysresetdone_reg2 : signal is "NO";
  attribute async_reg of txdlysresetdone_reg2 : signal is "true";
  signal txdlysresetdone_reg3 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txdlysresetdone_reg3 : signal is "NO";
  attribute async_reg of txdlysresetdone_reg3 : signal is "true";
  signal txphaligndone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphaligndone_reg1 : signal is "NO";
  attribute async_reg of txphaligndone_reg1 : signal is "true";
  signal txphaligndone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphaligndone_reg2 : signal is "NO";
  attribute async_reg of txphaligndone_reg2 : signal is "true";
  signal txphaligndone_reg3 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphaligndone_reg3 : signal is "NO";
  attribute async_reg of txphaligndone_reg3 : signal is "true";
  signal txphinitdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphinitdone_reg1 : signal is "NO";
  attribute async_reg of txphinitdone_reg1 : signal is "true";
  signal txphinitdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphinitdone_reg2 : signal is "NO";
  attribute async_reg of txphinitdone_reg2 : signal is "true";
  signal txphinitdone_reg3 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txphinitdone_reg3 : signal is "NO";
  attribute async_reg of txphinitdone_reg3 : signal is "true";
  signal \^txsync_done\ : STD_LOGIC;
  signal \txsync_fsm.txdlyen_i_1_n_0\ : STD_LOGIC;
  signal \txsync_fsm.txsync_done_i_1_n_0\ : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_start_reg1 : signal is "NO";
  attribute async_reg of txsync_start_reg1 : signal is "true";
  signal txsync_start_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_start_reg2 : signal is "NO";
  attribute async_reg of txsync_start_reg2 : signal is "true";
  signal txsync_start_reg3 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsync_start_reg3 : signal is "NO";
  attribute async_reg of txsync_start_reg3 : signal is "true";
  signal txsyncdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsyncdone_reg1 : signal is "NO";
  attribute async_reg of txsyncdone_reg1 : signal is "true";
  signal txsyncdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsyncdone_reg2 : signal is "NO";
  attribute async_reg of txsyncdone_reg2 : signal is "true";
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txsyncdone_reg3 : signal is "NO";
  attribute async_reg of txsyncdone_reg3 : signal is "true";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[1]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[2]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[3]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[4]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[5]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_txsync_fsm.fsm_tx_reg[6]\ : label is "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_idle_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_idle_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxcdrlock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxcdrlock_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxdlysresetdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxdlysresetdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxdlysresetdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxelecidle_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of rxelecidle_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxelecidle_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxphaligndone_m_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxphaligndone_m_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxphaligndone_m_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_m_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxphaligndone_m_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxphaligndone_s_reg1_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxphaligndone_s_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxphaligndone_s_reg2_reg : label is std.standard.true;
  attribute KEEP of rxphaligndone_s_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxphaligndone_s_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsync_donem_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsync_donem_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsync_donem_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_donem_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsync_donem_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsync_start_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsync_start_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsync_start_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsyncdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxsyncdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxsyncdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txdlysresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txdlysresetdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txdlysresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txdlysresetdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txdlysresetdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txdlysresetdone_reg3_reg : label is "yes";
  attribute SHIFT_EXTRACT of txdlysresetdone_reg3_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphaligndone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphaligndone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphaligndone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphaligndone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphaligndone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphaligndone_reg3_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphaligndone_reg3_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphinitdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphinitdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphinitdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphinitdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txphinitdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txphinitdone_reg3_reg : label is "yes";
  attribute SHIFT_EXTRACT of txphinitdone_reg3_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsync_start_reg1_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsync_start_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsync_start_reg2_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsync_start_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsync_start_reg3_reg : label is std.standard.true;
  attribute KEEP of txsync_start_reg3_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsync_start_reg3_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsyncdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsyncdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsyncdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsyncdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txsyncdone_reg3_reg : label is std.standard.true;
  attribute KEEP of txsyncdone_reg3_reg : label is "yes";
  attribute SHIFT_EXTRACT of txsyncdone_reg3_reg : label is "NO";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \out\ <= txphaligndone_reg2;
  sync_txdlyen <= \^sync_txdlyen\;
  txphaligndone_reg3_reg_0 <= txphaligndone_reg3;
  txphinitdone_reg2_reg_0 <= txphinitdone_reg2;
  txphinitdone_reg3_reg_0 <= txphinitdone_reg3;
  txsync_done <= \^txsync_done\;
\FSM_onehot_txsync_fsm.fsm_tx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1DFF1D"
    )
        port map (
      I0 => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => txsync_start_reg2,
      I3 => \^q\(5),
      I4 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\,
      O => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => mmcm_lock_reg2,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => txsync_start_reg2,
      O => \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => txdlysresetdone_reg2,
      I1 => txdlysresetdone_reg3,
      I2 => \^q\(2),
      I3 => mmcm_lock_reg2,
      I4 => \^q\(1),
      O => \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\,
      I1 => \^q\(3),
      I2 => txdlysresetdone_reg2,
      I3 => txdlysresetdone_reg3,
      I4 => \^q\(2),
      O => \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\,
      I1 => \^q\(4),
      I2 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1\,
      I3 => txphinitdone_reg3,
      I4 => txphinitdone_reg2,
      I5 => \^q\(3),
      O => \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEA2A002A2A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0\,
      I2 => \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1\,
      I3 => txphaligndone_reg3,
      I4 => txphaligndone_reg2,
      I5 => \^q\(4),
      O => \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0\
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0\,
      Q => \^q\(0),
      S => rxphaligndone_s_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0\,
      Q => \^q\(1),
      R => rxphaligndone_s_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0\,
      Q => \^q\(2),
      R => rxphaligndone_s_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0\,
      Q => \^q\(3),
      R => rxphaligndone_s_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0\,
      Q => \^q\(4),
      R => rxphaligndone_s_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0\,
      Q => \^q\(5),
      R => rxphaligndone_s_reg2_reg_0
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => gen3_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1_reg_0,
      Q => mmcm_lock_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_idle_reg1_reg_0(0),
      Q => rate_idle_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => user_rxcdrlock,
      Q => rxcdrlock_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rxdlysresetdone(0),
      Q => rxdlysresetdone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxelecidle_reg1_reg_0,
      Q => rxelecidle_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rxphaligndone(0),
      Q => rxphaligndone_m_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxphaligndone_s_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxsync_donem_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
\rxsync_fsm_disable.fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => pipe_sync_fsm_rx(0),
      R => '0'
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxsync_start_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rxsyncdone(0),
      Q => rxsyncdone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_txdlysresetdone(0),
      Q => txdlysresetdone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => rxphaligndone_s_reg2_reg_0
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsyncallin0,
      Q => txphaligndone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => rxphaligndone_s_reg2_reg_0
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SYNC_TXPHINITDONE1,
      Q => txphinitdone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => rxphaligndone_s_reg2_reg_0
    );
\txsync_fsm.txdlyen_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0\,
      I2 => txsync_start_reg2,
      I3 => \^q\(0),
      I4 => \^sync_txdlyen\,
      O => \txsync_fsm.txdlyen_i_1_n_0\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txsync_fsm.txdlyen_i_1_n_0\,
      Q => \^sync_txdlyen\,
      R => rxphaligndone_s_reg2_reg_0
    );
\txsync_fsm.txsync_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222222202222"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\,
      I2 => \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0\,
      I3 => txsync_start_reg2,
      I4 => \^q\(0),
      I5 => \^txsync_done\,
      O => \txsync_fsm.txsync_done_i_1_n_0\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txsync_fsm.txsync_done_i_1_n_0\,
      Q => \^txsync_done\,
      R => rxphaligndone_s_reg2_reg_0
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SYNC_TXSYNC_START0,
      Q => txsync_start_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => rxphaligndone_s_reg2_reg_0
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_txsyncdone,
      Q => txsyncdone_reg1,
      R => rxphaligndone_s_reg2_reg_0
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => rxphaligndone_s_reg2_reg_0
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => rxphaligndone_s_reg2_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pipe_user is
  port (
    \out\ : out STD_LOGIC;
    txcompliance_reg2_reg_0 : out STD_LOGIC;
    oobclk : out STD_LOGIC;
    user_rxbufreset : out STD_LOGIC;
    user_rxpcsreset : out STD_LOGIC;
    user_eyescanreset : out STD_LOGIC;
    user_rxcdrfreqreset : out STD_LOGIC;
    user_rxcdrreset : out STD_LOGIC;
    gt_rxpmareset_i : out STD_LOGIC;
    user_resetovrd : out STD_LOGIC;
    user_resetdone : out STD_LOGIC;
    user_rxcdrlock : out STD_LOGIC;
    rate_idle_reg2_reg_0 : out STD_LOGIC;
    reg_clock_locked_reg : out STD_LOGIC;
    rate_idle_reg2_reg_1 : out STD_LOGIC;
    txcompliance_reg2_reg_1 : out STD_LOGIC;
    txcompliance_reg2_reg_2 : out STD_LOGIC;
    SYNC_TXPHINITDONE1 : out STD_LOGIC;
    rxsyncallin : out STD_LOGIC;
    txsyncallin0 : out STD_LOGIC;
    txelecidle_reg2_reg_0 : out STD_LOGIC;
    rxeq_adapt_done_reg2_reg_0 : in STD_LOGIC;
    pclk_sel_reg1_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC;
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_tx0_compliance : in STD_LOGIC;
    gt_rxcdrlock : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rst_idle : in STD_LOGIC;
    rate_done_reg1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_adapt_done : in STD_LOGIC;
    gt_rxvalid_q_reg : in STD_LOGIC;
    gt_rxvalid_q_reg_0 : in STD_LOGIC;
    reg_clock_locked : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\ : in STD_LOGIC;
    pipe_txphinitdone : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pipe_user : entity is "pcie_7x_0_pipe_user";
end pcie_7x_0_pcie_7x_0_pipe_user;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pipe_user is
  signal \FSM_onehot_resetovrd.fsm[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_resetovrd.fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \^gt_rxpmareset_i\ : STD_LOGIC;
  signal gt_rxvalid_q_i_5_n_0 : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \oobclk_div.oobclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \oobclk_div.oobclk_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \oobclk_div.oobclk_i_1_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of pclk_sel_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of pclk_sel_reg1 : signal is "true";
  signal pclk_sel_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of pclk_sel_reg2 : signal is "NO";
  attribute async_reg of pclk_sel_reg2 : signal is "true";
  signal rate_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_done_reg1 : signal is "NO";
  attribute async_reg of rate_done_reg1 : signal is "true";
  signal rate_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_done_reg2 : signal is "NO";
  attribute async_reg of rate_done_reg2 : signal is "true";
  signal rate_gen3_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_gen3_reg1 : signal is "NO";
  attribute async_reg of rate_gen3_reg1 : signal is "true";
  signal rate_gen3_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_gen3_reg2 : signal is "NO";
  attribute async_reg of rate_gen3_reg2 : signal is "true";
  signal rate_idle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg1 : signal is "NO";
  attribute async_reg of rate_idle_reg1 : signal is "true";
  signal rate_idle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_idle_reg2 : signal is "NO";
  attribute async_reg of rate_idle_reg2 : signal is "true";
  signal rate_rxsync_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_rxsync_reg1 : signal is "NO";
  attribute async_reg of rate_rxsync_reg1 : signal is "true";
  signal rate_rxsync_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rate_rxsync_reg2 : signal is "NO";
  attribute async_reg of rate_rxsync_reg2 : signal is "true";
  signal reset_cnt0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset[0]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[1]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[2]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[3]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[4]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[5]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[6]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[7]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset[7]_i_2_n_0\ : STD_LOGIC;
  signal \resetovrd.reset_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \resetovrd.reset_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset_reg_n_0_[7]\ : STD_LOGIC;
  signal resetovrd_start_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of resetovrd_start_reg1 : signal is "NO";
  attribute async_reg of resetovrd_start_reg1 : signal is "true";
  signal resetovrd_start_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of resetovrd_start_reg2 : signal is "NO";
  attribute async_reg of resetovrd_start_reg2 : signal is "true";
  signal rst_idle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rst_idle_reg1 : signal is "NO";
  attribute async_reg of rst_idle_reg1 : signal is "true";
  signal rst_idle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rst_idle_reg2 : signal is "NO";
  attribute async_reg of rst_idle_reg2 : signal is "true";
  signal rxcdrlock_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg1 : signal is "NO";
  attribute async_reg of rxcdrlock_reg1 : signal is "true";
  signal rxcdrlock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxcdrlock_reg2 : signal is "NO";
  attribute async_reg of rxcdrlock_reg2 : signal is "true";
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_adapt_done_reg1 : signal is "NO";
  attribute async_reg of rxeq_adapt_done_reg1 : signal is "true";
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_adapt_done_reg2 : signal is "NO";
  attribute async_reg of rxeq_adapt_done_reg2 : signal is "true";
  signal rxresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxresetdone_reg1 : signal is "NO";
  attribute async_reg of rxresetdone_reg1 : signal is "true";
  signal rxresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxresetdone_reg2 : signal is "NO";
  attribute async_reg of rxresetdone_reg2 : signal is "true";
  signal rxstatus_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxstatus_reg1 : signal is "NO";
  attribute async_reg of rxstatus_reg1 : signal is "true";
  signal rxstatus_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxstatus_reg2 : signal is "NO";
  attribute async_reg of rxstatus_reg2 : signal is "true";
  signal rxvalid_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxvalid_reg1 : signal is "NO";
  attribute async_reg of rxvalid_reg1 : signal is "true";
  signal rxvalid_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxvalid_reg2 : signal is "NO";
  attribute async_reg of rxvalid_reg2 : signal is "true";
  signal txcompliance_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txcompliance_reg1 : signal is "NO";
  attribute async_reg of txcompliance_reg1 : signal is "true";
  signal txcompliance_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txcompliance_reg2 : signal is "NO";
  attribute async_reg of txcompliance_reg2 : signal is "true";
  signal txelecidle_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txelecidle_reg1 : signal is "NO";
  attribute async_reg of txelecidle_reg1 : signal is "true";
  signal txelecidle_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txelecidle_reg2 : signal is "NO";
  attribute async_reg of txelecidle_reg2 : signal is "true";
  signal txresetdone_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txresetdone_reg1 : signal is "NO";
  attribute async_reg of txresetdone_reg1 : signal is "true";
  signal txresetdone_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of txresetdone_reg2 : signal is "NO";
  attribute async_reg of txresetdone_reg2 : signal is "true";
  signal \^user_eyescanreset\ : STD_LOGIC;
  signal \^user_rxbufreset\ : STD_LOGIC;
  signal \^user_rxcdrfreqreset\ : STD_LOGIC;
  signal \^user_rxcdrreset\ : STD_LOGIC;
  signal user_rxdfelpmreset : STD_LOGIC;
  signal \^user_rxpcsreset\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_resetovrd.fsm[1]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_onehot_resetovrd.fsm[2]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_resetovrd.fsm[3]_i_2\ : label is "soft_lutpair163";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_resetovrd.fsm_reg[0]\ : label is "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_resetovrd.fsm_reg[1]\ : label is "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_resetovrd.fsm_reg[2]\ : label is "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_resetovrd.fsm_reg[3]\ : label is "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1\ : label is "soft_lutpair171";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of pclk_sel_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of pclk_sel_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of pclk_sel_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of pclk_sel_reg2_reg : label is std.standard.true;
  attribute KEEP of pclk_sel_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of pclk_sel_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_done_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_done_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_done_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_gen3_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_gen3_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_gen3_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_gen3_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_idle_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_idle_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_idle_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_rxsync_reg1_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_rxsync_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rate_rxsync_reg2_reg : label is std.standard.true;
  attribute KEEP of rate_rxsync_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rate_rxsync_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of \resetovrd.reset[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \resetovrd.reset[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \resetovrd.reset[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \resetovrd.reset[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \resetovrd.reset[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \resetovrd.reset[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \resetovrd.reset[7]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \resetovrd.reset_cnt[7]_i_2\ : label is "soft_lutpair163";
  attribute ASYNC_REG_boolean of resetovrd_start_reg1_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of resetovrd_start_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of resetovrd_start_reg2_reg : label is std.standard.true;
  attribute KEEP of resetovrd_start_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of resetovrd_start_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rst_idle_reg1_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rst_idle_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rst_idle_reg2_reg : label is std.standard.true;
  attribute KEEP of rst_idle_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rst_idle_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxcdrlock_reg1_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxcdrlock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxcdrlock_reg2_reg : label is std.standard.true;
  attribute KEEP of rxcdrlock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxcdrlock_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_adapt_done_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_adapt_done_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_adapt_done_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_adapt_done_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_adapt_done_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxresetdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of rxresetdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxresetdone_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxstatus_reg1_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxstatus_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxstatus_reg2_reg : label is std.standard.true;
  attribute KEEP of rxstatus_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxstatus_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxvalid_reg1_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxvalid_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxvalid_reg2_reg : label is std.standard.true;
  attribute KEEP of rxvalid_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxvalid_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txcompliance_reg1_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txcompliance_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txcompliance_reg2_reg : label is std.standard.true;
  attribute KEEP of txcompliance_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txcompliance_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txelecidle_reg1_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txelecidle_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txelecidle_reg2_reg : label is std.standard.true;
  attribute KEEP of txelecidle_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txelecidle_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of txresetdone_reg1_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of txresetdone_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of txresetdone_reg2_reg : label is std.standard.true;
  attribute KEEP of txresetdone_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of txresetdone_reg2_reg : label is "NO";
begin
  gt_rxpmareset_i <= \^gt_rxpmareset_i\;
  \out\ <= txelecidle_reg2;
  txcompliance_reg2_reg_0 <= txcompliance_reg2;
  user_eyescanreset <= \^user_eyescanreset\;
  user_rxbufreset <= \^user_rxbufreset\;
  user_rxcdrfreqreset <= \^user_rxcdrfreqreset\;
  user_rxcdrreset <= \^user_rxcdrreset\;
  user_rxpcsreset <= \^user_rxpcsreset\;
\FSM_onehot_resetovrd.fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_eyescanreset\,
      I2 => \^user_rxpcsreset\,
      I3 => \^gt_rxpmareset_i\,
      I4 => \FSM_onehot_resetovrd.fsm[0]_i_2_n_0\,
      I5 => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      O => \FSM_onehot_resetovrd.fsm[0]_i_1_n_0\
    );
\FSM_onehot_resetovrd.fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^user_rxbufreset\,
      I1 => \^user_rxcdrfreqreset\,
      I2 => \resetovrd.reset_reg_n_0_[7]\,
      I3 => rxresetdone_reg2,
      I4 => \^user_rxcdrreset\,
      I5 => user_rxdfelpmreset,
      O => \FSM_onehot_resetovrd.fsm[0]_i_2_n_0\
    );
\FSM_onehot_resetovrd.fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => resetovrd_start_reg2,
      I1 => \FSM_onehot_resetovrd.fsm_reg_n_0_[1]\,
      I2 => \FSM_onehot_resetovrd.fsm[1]_i_2_n_0\,
      I3 => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      O => \FSM_onehot_resetovrd.fsm[1]_i_1_n_0\
    );
\FSM_onehot_resetovrd.fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^user_eyescanreset\,
      I1 => \^user_rxpcsreset\,
      I2 => \^gt_rxpmareset_i\,
      I3 => \FSM_onehot_resetovrd.fsm[0]_i_2_n_0\,
      O => \FSM_onehot_resetovrd.fsm[1]_i_2_n_0\
    );
\FSM_onehot_resetovrd.fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[3]\,
      I1 => \resetovrd.reset_cnt_reg\(5),
      I2 => \resetovrd.reset_cnt_reg\(4),
      I3 => \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\,
      I4 => \resetovrd.reset_cnt_reg\(6),
      I5 => \resetovrd.reset_cnt_reg\(7),
      O => \FSM_onehot_resetovrd.fsm[2]_i_1_n_0\
    );
\FSM_onehot_resetovrd.fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(3),
      I1 => \resetovrd.reset_cnt_reg\(0),
      I2 => \resetovrd.reset_cnt_reg\(1),
      I3 => \resetovrd.reset_cnt_reg\(2),
      O => \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\
    );
\FSM_onehot_resetovrd.fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\,
      I1 => \FSM_onehot_resetovrd.fsm_reg_n_0_[3]\,
      I2 => resetovrd_start_reg2,
      I3 => \FSM_onehot_resetovrd.fsm_reg_n_0_[1]\,
      O => \FSM_onehot_resetovrd.fsm[3]_i_1_n_0\
    );
\FSM_onehot_resetovrd.fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(7),
      I1 => \resetovrd.reset_cnt_reg\(6),
      I2 => \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\,
      I3 => \resetovrd.reset_cnt_reg\(4),
      I4 => \resetovrd.reset_cnt_reg\(5),
      O => \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\
    );
\FSM_onehot_resetovrd.fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_resetovrd.fsm[0]_i_1_n_0\,
      Q => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\FSM_onehot_resetovrd.fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_resetovrd.fsm[1]_i_1_n_0\,
      Q => \FSM_onehot_resetovrd.fsm_reg_n_0_[1]\,
      S => rxeq_adapt_done_reg2_reg_0
    );
\FSM_onehot_resetovrd.fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_resetovrd.fsm[2]_i_1_n_0\,
      Q => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\FSM_onehot_resetovrd.fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_resetovrd.fsm[3]_i_1_n_0\,
      Q => \FSM_onehot_resetovrd.fsm_reg_n_0_[3]\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\FSM_onehot_txsync_fsm.fsm_tx[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => txcompliance_reg2,
      I1 => txelecidle_reg2,
      I2 => \FSM_onehot_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\,
      O => txcompliance_reg2_reg_1
    );
\FSM_onehot_txsync_fsm.fsm_tx[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => txcompliance_reg2,
      I1 => txelecidle_reg2,
      I2 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]\,
      I3 => \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\,
      O => txcompliance_reg2_reg_2
    );
\FSM_onehot_txsync_fsm.fsm_tx[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      O => txelecidle_reg2_reg_0
    );
gt_rx_phy_status_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
        port map (
      I0 => rate_idle_reg2,
      I1 => rate_rxsync_reg2,
      I2 => gt_phystatus,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => rate_idle_reg2_reg_1
    );
gt_rxvalid_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFFFFFBFFF"
    )
        port map (
      I0 => gt_rxvalid_q_i_5_n_0,
      I1 => gt_rxvalid,
      I2 => rate_idle_reg2,
      I3 => rst_idle_reg2,
      I4 => gt_rxvalid_q_reg,
      I5 => gt_rxvalid_q_reg_0,
      O => rate_idle_reg2_reg_0
    );
gt_rxvalid_q_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rxvalid_cnt_reg(3),
      I1 => rxvalid_cnt_reg(0),
      I2 => rxvalid_cnt_reg(1),
      I3 => rxvalid_cnt_reg(2),
      O => gt_rxvalid_q_i_5_n_0
    );
\gtp_channel.gtpe2_channel_i_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[1]\,
      O => user_resetovrd
    );
\gtp_channel.gtpe2_channel_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pipe_rxphaligndone(0),
      I1 => txcompliance_reg2,
      I2 => txelecidle_reg2,
      O => rxsyncallin
    );
\gtp_channel.gtpe2_channel_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pipe_txphaligndone(0),
      I1 => txcompliance_reg2,
      I2 => txelecidle_reg2,
      O => txsyncallin0
    );
\oobclk_div.oobclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => oobclk_cnt(0),
      O => \oobclk_div.oobclk_cnt[0]_i_1_n_0\
    );
\oobclk_div.oobclk_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \oobclk_div.oobclk_cnt[1]_i_1_n_0\
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \oobclk_div.oobclk_cnt[0]_i_1_n_0\,
      Q => oobclk_cnt(0),
      R => rxeq_adapt_done_reg2_reg_0
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \oobclk_div.oobclk_cnt[1]_i_1_n_0\,
      Q => oobclk_cnt(1),
      R => rxeq_adapt_done_reg2_reg_0
    );
\oobclk_div.oobclk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \oobclk_div.oobclk_i_1_n_0\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \oobclk_div.oobclk_i_1_n_0\,
      Q => oobclk,
      R => rxeq_adapt_done_reg2_reg_0
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pclk_sel_reg1_reg_0,
      Q => pclk_sel_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
phy_rdy_n_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_clock_locked,
      I1 => rst_idle_reg2,
      O => reg_clock_locked_reg
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_done_reg1_reg_0(1),
      Q => rate_done_reg1,
      R => SR(0)
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => SR(0)
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rate_gen3_reg1,
      R => SR(0)
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => SR(0)
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_done_reg1_reg_0(0),
      Q => rate_idle_reg1,
      R => SR(0)
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => SR(0)
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rate_rxsync_reg1,
      R => SR(0)
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => SR(0)
    );
\resetdone_reg1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxresetdone_reg2,
      I1 => txresetdone_reg2,
      O => user_resetdone
    );
\resetovrd.reset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0B0F00"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\,
      I1 => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      I2 => rxeq_adapt_done_reg2_reg_0,
      I3 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I4 => \^gt_rxpmareset_i\,
      O => \resetovrd.reset[0]_i_1_n_0\
    );
\resetovrd.reset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^gt_rxpmareset_i\,
      O => \resetovrd.reset[1]_i_1_n_0\
    );
\resetovrd.reset[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_rxcdrreset\,
      O => \resetovrd.reset[2]_i_1_n_0\
    );
\resetovrd.reset[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_rxcdrfreqreset\,
      O => \resetovrd.reset[3]_i_1_n_0\
    );
\resetovrd.reset[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => user_rxdfelpmreset,
      O => \resetovrd.reset[4]_i_1_n_0\
    );
\resetovrd.reset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_eyescanreset\,
      O => \resetovrd.reset[5]_i_1_n_0\
    );
\resetovrd.reset[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_rxpcsreset\,
      O => \resetovrd.reset[6]_i_1_n_0\
    );
\resetovrd.reset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\,
      I1 => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      I2 => rxeq_adapt_done_reg2_reg_0,
      I3 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      O => \resetovrd.reset[7]_i_1_n_0\
    );
\resetovrd.reset[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[2]\,
      I1 => \^user_rxbufreset\,
      O => \resetovrd.reset[7]_i_2_n_0\
    );
\resetovrd.reset_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(0),
      O => reset_cnt0(0)
    );
\resetovrd.reset_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(0),
      I1 => \resetovrd.reset_cnt_reg\(1),
      O => \resetovrd.reset_cnt[1]_i_1_n_0\
    );
\resetovrd.reset_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(0),
      I1 => \resetovrd.reset_cnt_reg\(1),
      I2 => \resetovrd.reset_cnt_reg\(2),
      O => reset_cnt0(2)
    );
\resetovrd.reset_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(2),
      I1 => \resetovrd.reset_cnt_reg\(1),
      I2 => \resetovrd.reset_cnt_reg\(0),
      I3 => \resetovrd.reset_cnt_reg\(3),
      O => reset_cnt0(3)
    );
\resetovrd.reset_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(4),
      I1 => \resetovrd.reset_cnt_reg\(2),
      I2 => \resetovrd.reset_cnt_reg\(1),
      I3 => \resetovrd.reset_cnt_reg\(0),
      I4 => \resetovrd.reset_cnt_reg\(3),
      O => \resetovrd.reset_cnt[4]_i_1_n_0\
    );
\resetovrd.reset_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(5),
      I1 => \resetovrd.reset_cnt_reg\(3),
      I2 => \resetovrd.reset_cnt_reg\(0),
      I3 => \resetovrd.reset_cnt_reg\(1),
      I4 => \resetovrd.reset_cnt_reg\(2),
      I5 => \resetovrd.reset_cnt_reg\(4),
      O => reset_cnt0(5)
    );
\resetovrd.reset_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(6),
      I1 => \resetovrd.reset_cnt_reg\(5),
      I2 => \resetovrd.reset_cnt_reg\(4),
      I3 => \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\,
      O => reset_cnt0(6)
    );
\resetovrd.reset_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => \FSM_onehot_resetovrd.fsm_reg_n_0_[0]\,
      I1 => \FSM_onehot_resetovrd.fsm_reg_n_0_[3]\,
      I2 => rxeq_adapt_done_reg2_reg_0,
      I3 => \FSM_onehot_resetovrd.fsm[3]_i_2_n_0\,
      O => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \resetovrd.reset_cnt_reg\(7),
      I1 => \resetovrd.reset_cnt_reg\(6),
      I2 => \FSM_onehot_resetovrd.fsm[2]_i_2_n_0\,
      I3 => \resetovrd.reset_cnt_reg\(4),
      I4 => \resetovrd.reset_cnt_reg\(5),
      O => reset_cnt0(7)
    );
\resetovrd.reset_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(0),
      Q => \resetovrd.reset_cnt_reg\(0),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \resetovrd.reset_cnt[1]_i_1_n_0\,
      Q => \resetovrd.reset_cnt_reg\(1),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(2),
      Q => \resetovrd.reset_cnt_reg\(2),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(3),
      Q => \resetovrd.reset_cnt_reg\(3),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \resetovrd.reset_cnt[4]_i_1_n_0\,
      Q => \resetovrd.reset_cnt_reg\(4),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(5),
      Q => \resetovrd.reset_cnt_reg\(5),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(6),
      Q => \resetovrd.reset_cnt_reg\(6),
      S => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_cnt0(7),
      Q => \resetovrd.reset_cnt_reg\(7),
      R => \resetovrd.reset_cnt[7]_i_1_n_0\
    );
\resetovrd.reset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \resetovrd.reset[0]_i_1_n_0\,
      Q => \^gt_rxpmareset_i\,
      R => '0'
    );
\resetovrd.reset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[1]_i_1_n_0\,
      Q => \^user_rxcdrreset\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[2]_i_1_n_0\,
      Q => \^user_rxcdrfreqreset\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[3]_i_1_n_0\,
      Q => user_rxdfelpmreset,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[4]_i_1_n_0\,
      Q => \^user_eyescanreset\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[5]_i_1_n_0\,
      Q => \^user_rxpcsreset\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[6]_i_1_n_0\,
      Q => \^user_rxbufreset\,
      R => rxeq_adapt_done_reg2_reg_0
    );
\resetovrd.reset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \resetovrd.reset[7]_i_1_n_0\,
      D => \resetovrd.reset[7]_i_2_n_0\,
      Q => \resetovrd.reset_reg_n_0_[7]\,
      R => rxeq_adapt_done_reg2_reg_0
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => resetovrd_start_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_rst_idle,
      Q => rst_idle_reg1,
      R => SR(0)
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => SR(0)
    );
\rxcdrlock_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A0A"
    )
        port map (
      I0 => rxcdrlock_reg2,
      I1 => rxcdrlock_cnt_reg(2),
      I2 => rxcdrlock_cnt_reg(0),
      I3 => rxcdrlock_cnt_reg(1),
      I4 => rxcdrlock_cnt_reg(3),
      O => \p_0_in__1\(0)
    );
\rxcdrlock_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
        port map (
      I0 => rxcdrlock_reg2,
      I1 => rxcdrlock_cnt_reg(0),
      I2 => rxcdrlock_cnt_reg(1),
      I3 => rxcdrlock_cnt_reg(2),
      I4 => rxcdrlock_cnt_reg(3),
      O => \p_0_in__1\(1)
    );
\rxcdrlock_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCCC0000"
    )
        port map (
      I0 => rxcdrlock_cnt_reg(3),
      I1 => rxcdrlock_cnt_reg(2),
      I2 => rxcdrlock_cnt_reg(1),
      I3 => rxcdrlock_cnt_reg(0),
      I4 => rxcdrlock_reg2,
      O => \p_0_in__1\(2)
    );
\rxcdrlock_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => rxcdrlock_reg2,
      I1 => rxcdrlock_cnt_reg(3),
      I2 => rxcdrlock_cnt_reg(1),
      I3 => rxcdrlock_cnt_reg(0),
      I4 => rxcdrlock_cnt_reg(2),
      O => \p_0_in__1\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rxcdrlock_cnt_reg(0),
      R => rxeq_adapt_done_reg2_reg_0
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rxcdrlock_cnt_reg(1),
      R => rxeq_adapt_done_reg2_reg_0
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rxcdrlock_cnt_reg(2),
      R => rxeq_adapt_done_reg2_reg_0
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rxcdrlock_cnt_reg(3),
      R => rxeq_adapt_done_reg2_reg_0
    );
\rxcdrlock_reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => gt_rxcdrlock,
      I1 => rxcdrlock_cnt_reg(3),
      I2 => rxcdrlock_cnt_reg(1),
      I3 => rxcdrlock_cnt_reg(0),
      I4 => rxcdrlock_cnt_reg(2),
      O => user_rxcdrlock
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_rxcdrlock,
      Q => rxcdrlock_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_adapt_done,
      Q => rxeq_adapt_done_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_rxresetdone,
      Q => rxresetdone_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => rxstatus_reg1,
      R => SR(0)
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => SR(0)
    );
\rxvalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000FF0000"
    )
        port map (
      I0 => rxvalid_cnt_reg(3),
      I1 => rxvalid_cnt_reg(1),
      I2 => rxvalid_cnt_reg(2),
      I3 => rxstatus_reg2,
      I4 => rxvalid_reg2,
      I5 => rxvalid_cnt_reg(0),
      O => \p_0_in__2\(0)
    );
\rxvalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000F000F00000"
    )
        port map (
      I0 => rxvalid_cnt_reg(3),
      I1 => rxvalid_cnt_reg(2),
      I2 => rxvalid_reg2,
      I3 => rxstatus_reg2,
      I4 => rxvalid_cnt_reg(1),
      I5 => rxvalid_cnt_reg(0),
      O => \p_0_in__2\(1)
    );
\rxvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000BFC00000"
    )
        port map (
      I0 => rxvalid_cnt_reg(3),
      I1 => rxvalid_cnt_reg(0),
      I2 => rxvalid_cnt_reg(1),
      I3 => rxvalid_cnt_reg(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__2\(2)
    );
\rxvalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C440404040404040"
    )
        port map (
      I0 => rxstatus_reg2,
      I1 => rxvalid_reg2,
      I2 => rxvalid_cnt_reg(3),
      I3 => rxvalid_cnt_reg(0),
      I4 => rxvalid_cnt_reg(1),
      I5 => rxvalid_cnt_reg(2),
      O => \p_0_in__2\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => rxvalid_cnt_reg(0),
      R => SR(0)
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => rxvalid_cnt_reg(1),
      R => SR(0)
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => rxvalid_cnt_reg(2),
      R => SR(0)
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => rxvalid_cnt_reg(3),
      R => SR(0)
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_rxvalid,
      Q => rxvalid_reg1,
      R => SR(0)
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => SR(0)
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_tx0_compliance,
      Q => txcompliance_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pipe_tx0_elec_idle,
      Q => txelecidle_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
txphinitdone_reg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pipe_txphinitdone(0),
      I1 => txcompliance_reg2,
      I2 => txelecidle_reg2,
      O => SYNC_TXPHINITDONE1
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gt_txresetdone,
      Q => txresetdone_reg1,
      R => rxeq_adapt_done_reg2_reg_0
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => rxeq_adapt_done_reg2_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_qpll_reset is
  port (
    \FSM_onehot_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mmcm_lock_reg1_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    qpll_drp_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reg1_reg_1 : in STD_LOGIC;
    \rate_reg1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_qpll_reset : entity is "pcie_7x_0_qpll_reset";
end pcie_7x_0_pcie_7x_0_qpll_reset;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_qpll_reset is
  signal \FSM_onehot_fsm[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[7]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of cplllock_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of cplllock_reg1 : signal is "true";
  signal cplllock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of cplllock_reg2 : signal is "NO";
  attribute async_reg of cplllock_reg2 : signal is "true";
  signal drp_done_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of drp_done_reg1 : signal is "NO";
  attribute async_reg of drp_done_reg1 : signal is "true";
  signal drp_done_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of drp_done_reg2 : signal is "NO";
  attribute async_reg of drp_done_reg2 : signal is "true";
  signal mmcm_lock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg1 : signal is "NO";
  attribute async_reg of mmcm_lock_reg1 : signal is "true";
  signal mmcm_lock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of mmcm_lock_reg2 : signal is "NO";
  attribute async_reg of mmcm_lock_reg2 : signal is "true";
  signal qplllock_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qplllock_reg1 : signal is "NO";
  attribute async_reg of qplllock_reg1 : signal is "true";
  signal qplllock_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qplllock_reg2 : signal is "NO";
  attribute async_reg of qplllock_reg2 : signal is "true";
  signal qpllpd_in_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qpllpd_in_reg1 : signal is "NO";
  attribute async_reg of qpllpd_in_reg1 : signal is "true";
  signal qpllpd_in_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qpllpd_in_reg2 : signal is "NO";
  attribute async_reg of qpllpd_in_reg2 : signal is "true";
  signal qpllreset_in_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qpllreset_in_reg1 : signal is "NO";
  attribute async_reg of qpllreset_in_reg1 : signal is "true";
  signal qpllreset_in_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of qpllreset_in_reg2 : signal is "NO";
  attribute async_reg of qpllreset_in_reg2 : signal is "true";
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rate_reg1 : signal is "NO";
  attribute async_reg of rate_reg1 : signal is "true";
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rate_reg2 : signal is "NO";
  attribute async_reg of rate_reg2 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[7]_i_1\ : label is "soft_lutpair173";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[5]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[6]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[7]\ : label is "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \cplllock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \cplllock_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \cplllock_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \cplllock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \cplllock_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \cplllock_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \drp_done_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \drp_done_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \drp_done_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \drp_done_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \drp_done_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of mmcm_lock_reg1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of mmcm_lock_reg2_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of mmcm_lock_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of \pipe_qrst_fsm[0]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \pipe_qrst_fsm[1]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \pipe_qrst_fsm[3]_INST_0\ : label is "soft_lutpair172";
  attribute ASYNC_REG_boolean of \qplllock_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qplllock_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qplllock_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \qplllock_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qplllock_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qplllock_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \qpllpd_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qpllpd_in_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \qpllpd_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllpd_in_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qpllpd_in_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \qpllreset_in_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qpllreset_in_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \qpllreset_in_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \qpllreset_in_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \qpllreset_in_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rate_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rate_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rate_reg2_reg[1]\ : label is "NO";
begin
  \FSM_onehot_fsm_reg[7]_0\(1 downto 0) <= \^fsm_onehot_fsm_reg[7]_0\(1 downto 0);
\FSM_onehot_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => qplllock_reg2,
      I2 => cplllock_reg2,
      O => \FSM_onehot_fsm[0]_i_1__1_n_0\
    );
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0044"
    )
        port map (
      I0 => qplllock_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I2 => mmcm_lock_reg2,
      I3 => cplllock_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[1]\,
      O => \FSM_onehot_fsm[1]_i_1_n_0\
    );
\FSM_onehot_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => mmcm_lock_reg2,
      I1 => cplllock_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I3 => drp_done_reg2,
      I4 => \^fsm_onehot_fsm_reg[7]_0\(0),
      O => \FSM_onehot_fsm[2]_i_1_n_0\
    );
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^fsm_onehot_fsm_reg[7]_0\(0),
      I1 => drp_done_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[3]\,
      O => \FSM_onehot_fsm[3]_i_1_n_0\
    );
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drp_done_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => qplllock_reg2,
      I3 => \FSM_onehot_fsm_reg_n_0_[4]\,
      O => \FSM_onehot_fsm[4]_i_1_n_0\
    );
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I1 => qplllock_reg2,
      O => \FSM_onehot_fsm[5]_i_1_n_0\
    );
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I1 => \^fsm_onehot_fsm_reg[7]_0\(1),
      O => \FSM_onehot_fsm[7]_i_1_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[0]_i_1__1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[1]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[2]_i_1_n_0\,
      Q => \^fsm_onehot_fsm_reg[7]_0\(0),
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[3]\,
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[4]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[4]\,
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[5]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[5]\,
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm_reg_n_0_[5]\,
      Q => \FSM_onehot_fsm_reg_n_0_[6]\,
      R => mmcm_lock_reg1_reg_0
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[7]_i_1_n_0\,
      Q => \^fsm_onehot_fsm_reg[7]_0\(1),
      R => mmcm_lock_reg1_reg_0
    );
\cplllock_reg1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => cplllock_reg1,
      S => mmcm_lock_reg1_reg_0
    );
\cplllock_reg2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => cplllock_reg1,
      Q => cplllock_reg2,
      S => mmcm_lock_reg1_reg_0
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => qpll_drp_done(0),
      Q => drp_done_reg1,
      R => mmcm_lock_reg1_reg_0
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => mmcm_lock_reg1_reg_0
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1_reg_1,
      Q => mmcm_lock_reg1,
      R => mmcm_lock_reg1_reg_0
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => mmcm_lock_reg1_reg_0
    );
\pipe_qrst_fsm[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_fsm_reg[7]_0\(1),
      I1 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[3]\,
      O => pipe_qrst_fsm(0)
    );
\pipe_qrst_fsm[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[1]\,
      O => pipe_qrst_fsm(1)
    );
\pipe_qrst_fsm[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I2 => \^fsm_onehot_fsm_reg[7]_0\(0),
      I3 => \FSM_onehot_fsm_reg_n_0_[3]\,
      O => pipe_qrst_fsm(2)
    );
\pipe_qrst_fsm[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[6]\,
      O => pipe_qrst_fsm(3)
    );
\qplllock_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => qpll_qplllock(0),
      Q => qplllock_reg1,
      R => mmcm_lock_reg1_reg_0
    );
\qplllock_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => mmcm_lock_reg1_reg_0
    );
\qpllpd_in_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => qpllpd_in_reg1,
      R => mmcm_lock_reg1_reg_0
    );
\qpllpd_in_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => qpllpd_in_reg1,
      Q => qpllpd_in_reg2,
      R => mmcm_lock_reg1_reg_0
    );
\qpllreset_in_reg1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => qpllreset_in_reg1,
      S => mmcm_lock_reg1_reg_0
    );
\qpllreset_in_reg2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => qpllreset_in_reg1,
      Q => qpllreset_in_reg2,
      S => mmcm_lock_reg1_reg_0
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rate_reg1_reg[1]_0\(0),
      Q => rate_reg1(0),
      R => mmcm_lock_reg1_reg_0
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rate_reg1_reg[1]_0\(1),
      Q => rate_reg1(1),
      R => mmcm_lock_reg1_reg_0
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => mmcm_lock_reg1_reg_0
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => mmcm_lock_reg1_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_rxeq_scan is
  port (
    adapt_done_reg_0 : out STD_LOGIC;
    new_txcoeff_done_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxeq_new_txcoeff_req_0 : out STD_LOGIC;
    preset_done_reg_0 : in STD_LOGIC;
    rxeq_new_txcoeff_req : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxeq_preset_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeq_adapt_done_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxeq_adapt_done_reg_reg_0 : in STD_LOGIC;
    rxeq_adapt_done_reg_reg_1 : in STD_LOGIC;
    rxeq_adapt_done_reg : in STD_LOGIC;
    rxeq_adapt_done : in STD_LOGIC;
    \FSM_onehot_fsm_rx_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \preset_reg1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \txpreset_reg1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \txcoeff_reg1_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \fs_reg1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lf_reg1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_rxeq_scan : entity is "pcie_7x_0_rxeq_scan";
end pcie_7x_0_pcie_7x_0_rxeq_scan;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_rxeq_scan is
  signal \FSM_onehot_fsm[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx[6]_i_2_n_0\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal adapt_done_cnt_i_1_n_0 : STD_LOGIC;
  signal adapt_done_cnt_i_2_n_0 : STD_LOGIC;
  signal adapt_done_cnt_reg_n_0 : STD_LOGIC;
  signal converge_cnt : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal converge_cnt0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \converge_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \converge_cnt_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \converge_cnt_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \converge_cnt_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \converge_cnt_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \converge_cnt_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \converge_cnt_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \converge_cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \converge_cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \converge_cnt_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \converge_cnt_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \converge_cnt_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \converge_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of fs_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of fs_reg1 : signal is "true";
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of fs_reg2 : signal is "NO";
  attribute async_reg of fs_reg2 : signal is "true";
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of lf_reg1 : signal is "NO";
  attribute async_reg of lf_reg1 : signal is "true";
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of lf_reg2 : signal is "NO";
  attribute async_reg of lf_reg2 : signal is "true";
  signal new_txcoeff_done : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of new_txcoeff_req_reg1 : signal is "NO";
  attribute async_reg of new_txcoeff_req_reg1 : signal is "true";
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of new_txcoeff_req_reg2 : signal is "NO";
  attribute async_reg of new_txcoeff_req_reg2 : signal is "true";
  signal preset_done : STD_LOGIC;
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SHIFT_EXTRACT of preset_reg1 : signal is "NO";
  attribute async_reg of preset_reg1 : signal is "true";
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SHIFT_EXTRACT of preset_reg2 : signal is "NO";
  attribute async_reg of preset_reg2 : signal is "true";
  signal preset_valid_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of preset_valid_reg1 : signal is "NO";
  attribute async_reg of preset_valid_reg1 : signal is "true";
  signal preset_valid_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of preset_valid_reg2 : signal is "NO";
  attribute async_reg of preset_valid_reg2 : signal is "true";
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SHIFT_EXTRACT of txcoeff_reg1 : signal is "NO";
  attribute async_reg of txcoeff_reg1 : signal is "true";
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SHIFT_EXTRACT of txcoeff_reg2 : signal is "NO";
  attribute async_reg of txcoeff_reg2 : signal is "true";
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of txpreset_reg1 : signal is "NO";
  attribute async_reg of txpreset_reg1 : signal is "true";
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of txpreset_reg2 : signal is "NO";
  attribute async_reg of txpreset_reg2 : signal is "true";
  signal \NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_7\ : label is "soft_lutpair151";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[6]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \converge_cnt[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \converge_cnt[4]_i_1\ : label is "soft_lutpair150";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \fs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \fs_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \fs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \fs_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \fs_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \lf_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \lf_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \lf_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of new_txcoeff_req_reg1_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of new_txcoeff_req_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of new_txcoeff_req_reg2_reg : label is std.standard.true;
  attribute KEEP of new_txcoeff_req_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of new_txcoeff_req_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \preset_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \preset_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of preset_valid_reg1_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of preset_valid_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of preset_valid_reg2_reg : label is std.standard.true;
  attribute KEEP of preset_valid_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of preset_valid_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of rxeq_new_txcoeff_req_i_1 : label is "soft_lutpair152";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg1_reg[9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txcoeff_reg2_reg[9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txpreset_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txpreset_reg2_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FF01AAABFFFB"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I4 => preset_valid_reg2,
      I5 => new_txcoeff_req_reg2,
      O => \FSM_onehot_fsm[1]_i_1_n_0\
    );
\FSM_onehot_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => preset_valid_reg2,
      I1 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[1]\,
      O => \FSM_onehot_fsm[2]_i_1_n_0\
    );
\FSM_onehot_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \FSM_onehot_fsm[3]_i_2_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_2_n_0\,
      I2 => preset_valid_reg2,
      I3 => new_txcoeff_req_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[1]\,
      O => \FSM_onehot_fsm[3]_i_1__0_n_0\
    );
\FSM_onehot_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => adapt_done_cnt_reg_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \FSM_onehot_fsm_reg_n_0_[3]\,
      O => \FSM_onehot_fsm[3]_i_2_n_0\
    );
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55750000"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_2_n_0\,
      I1 => adapt_done_cnt_reg_n_0,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I5 => new_txcoeff_done,
      O => \FSM_onehot_fsm[4]_i_1_n_0\
    );
\FSM_onehot_fsm[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_13_n_0\,
      I1 => \converge_cnt_reg_n_0_[3]\,
      I2 => \converge_cnt_reg_n_0_[21]\,
      I3 => \converge_cnt_reg_n_0_[13]\,
      I4 => \converge_cnt_reg_n_0_[1]\,
      O => \FSM_onehot_fsm[4]_i_10_n_0\
    );
\FSM_onehot_fsm[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[15]\,
      I1 => \converge_cnt_reg_n_0_[20]\,
      I2 => \converge_cnt_reg_n_0_[21]\,
      I3 => \converge_cnt_reg_n_0_[3]\,
      O => \FSM_onehot_fsm[4]_i_11_n_0\
    );
\FSM_onehot_fsm[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_13_n_0\,
      I1 => \converge_cnt_reg_n_0_[14]\,
      I2 => \converge_cnt_reg_n_0_[13]\,
      I3 => \converge_cnt_reg_n_0_[0]\,
      I4 => \converge_cnt_reg_n_0_[2]\,
      O => \FSM_onehot_fsm[4]_i_12_n_0\
    );
\FSM_onehot_fsm[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[6]\,
      I1 => \converge_cnt_reg_n_0_[7]\,
      I2 => \converge_cnt_reg_n_0_[5]\,
      I3 => \converge_cnt_reg_n_0_[4]\,
      O => \FSM_onehot_fsm[4]_i_13_n_0\
    );
\FSM_onehot_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCFFFAFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7_n_0\,
      I5 => \FSM_onehot_fsm[4]_i_8_n_0\,
      O => \FSM_onehot_fsm[4]_i_2_n_0\
    );
\FSM_onehot_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_9_n_0\,
      I1 => \converge_cnt_reg_n_0_[10]\,
      I2 => \converge_cnt_reg_n_0_[8]\,
      I3 => \converge_cnt_reg_n_0_[15]\,
      I4 => \converge_cnt_reg_n_0_[0]\,
      I5 => \FSM_onehot_fsm[4]_i_10_n_0\,
      O => \FSM_onehot_fsm[4]_i_3_n_0\
    );
\FSM_onehot_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_11_n_0\,
      I1 => \converge_cnt_reg_n_0_[10]\,
      I2 => \converge_cnt_reg_n_0_[8]\,
      I3 => \converge_cnt_reg_n_0_[11]\,
      I4 => \converge_cnt_reg_n_0_[1]\,
      I5 => \FSM_onehot_fsm[4]_i_12_n_0\,
      O => \FSM_onehot_fsm[4]_i_4_n_0\
    );
\FSM_onehot_fsm[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[19]\,
      I1 => \converge_cnt_reg_n_0_[18]\,
      O => \FSM_onehot_fsm[4]_i_5_n_0\
    );
\FSM_onehot_fsm[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[9]\,
      I1 => \converge_cnt_reg_n_0_[12]\,
      O => \FSM_onehot_fsm[4]_i_6_n_0\
    );
\FSM_onehot_fsm[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \FSM_onehot_fsm[4]_i_7_n_0\
    );
\FSM_onehot_fsm[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[17]\,
      I1 => \converge_cnt_reg_n_0_[16]\,
      O => \FSM_onehot_fsm[4]_i_8_n_0\
    );
\FSM_onehot_fsm[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[20]\,
      I1 => \converge_cnt_reg_n_0_[11]\,
      I2 => \converge_cnt_reg_n_0_[14]\,
      I3 => \converge_cnt_reg_n_0_[2]\,
      O => \FSM_onehot_fsm[4]_i_9_n_0\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[1]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      S => preset_done_reg_0
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[2]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => preset_done_reg_0
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__0_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[3]\,
      R => preset_done_reg_0
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm[4]_i_1_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[4]\,
      R => preset_done_reg_0
    );
\FSM_onehot_fsm_rx[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => Q(0),
      I3 => rxeqscan_preset_done,
      I4 => Q(1),
      O => D(0)
    );
\FSM_onehot_fsm_rx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(3),
      I2 => \FSM_onehot_fsm_rx_reg[5]\(2),
      I3 => \FSM_onehot_fsm_rx_reg[5]\(1),
      I4 => \FSM_onehot_fsm_rx_reg[5]\(0),
      I5 => Q(2),
      O => D(1)
    );
\FSM_onehot_fsm_rx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => Q(4),
      I3 => Q(1),
      I4 => rxeqscan_preset_done,
      I5 => \FSM_onehot_fsm_rx[6]_i_2_n_0\,
      O => D(2)
    );
\FSM_onehot_fsm_rx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(3),
      O => \FSM_onehot_fsm_rx[6]_i_2_n_0\
    );
adapt_done_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AAAFFFF0800"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      I5 => adapt_done_cnt_i_2_n_0,
      O => adapt_done_cnt_i_1_n_0
    );
adapt_done_cnt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0101"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I3 => new_txcoeff_req_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[4]\,
      O => adapt_done_cnt_i_2_n_0
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => adapt_done_cnt_i_1_n_0,
      Q => adapt_done_cnt_reg_n_0,
      R => preset_done_reg_0
    );
adapt_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => adapt_done_cnt_reg_n_0,
      I3 => new_txcoeff_req_reg2,
      I4 => \FSM_onehot_fsm_reg_n_0_[4]\,
      O => adapt_done
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => adapt_done,
      Q => rxeqscan_adapt_done,
      R => preset_done_reg_0
    );
\converge_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(0),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(0)
    );
\converge_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(10),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(10)
    );
\converge_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(11),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(11)
    );
\converge_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(12),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(12)
    );
\converge_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(13),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(13)
    );
\converge_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(14),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(14)
    );
\converge_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(15),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(15)
    );
\converge_cnt[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(16),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(16)
    );
\converge_cnt[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(17),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(17)
    );
\converge_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(18),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(18)
    );
\converge_cnt[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(19),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(19)
    );
\converge_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(1),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(1)
    );
\converge_cnt[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(20),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(20)
    );
\converge_cnt[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(21),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(21)
    );
\converge_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(2),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(2)
    );
\converge_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(3),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(3)
    );
\converge_cnt[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \converge_cnt_reg_n_0_[0]\,
      O => \converge_cnt[3]_i_3_n_0\
    );
\converge_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(4),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(4)
    );
\converge_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(5),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(5)
    );
\converge_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(6),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(6)
    );
\converge_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(7),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(7)
    );
\converge_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(8),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(8)
    );
\converge_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => converge_cnt0(9),
      I1 => \FSM_onehot_fsm_reg_n_0_[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => adapt_done_cnt_reg_n_0,
      O => converge_cnt(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(0),
      Q => \converge_cnt_reg_n_0_[0]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(10),
      Q => \converge_cnt_reg_n_0_[10]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(11),
      Q => \converge_cnt_reg_n_0_[11]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \converge_cnt_reg[7]_i_2_n_0\,
      CO(3) => \converge_cnt_reg[11]_i_2_n_0\,
      CO(2) => \converge_cnt_reg[11]_i_2_n_1\,
      CO(1) => \converge_cnt_reg[11]_i_2_n_2\,
      CO(0) => \converge_cnt_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => converge_cnt0(11 downto 8),
      S(3) => \converge_cnt_reg_n_0_[11]\,
      S(2) => \converge_cnt_reg_n_0_[10]\,
      S(1) => \converge_cnt_reg_n_0_[9]\,
      S(0) => \converge_cnt_reg_n_0_[8]\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(12),
      Q => \converge_cnt_reg_n_0_[12]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(13),
      Q => \converge_cnt_reg_n_0_[13]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(14),
      Q => \converge_cnt_reg_n_0_[14]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(15),
      Q => \converge_cnt_reg_n_0_[15]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \converge_cnt_reg[11]_i_2_n_0\,
      CO(3) => \converge_cnt_reg[15]_i_2_n_0\,
      CO(2) => \converge_cnt_reg[15]_i_2_n_1\,
      CO(1) => \converge_cnt_reg[15]_i_2_n_2\,
      CO(0) => \converge_cnt_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => converge_cnt0(15 downto 12),
      S(3) => \converge_cnt_reg_n_0_[15]\,
      S(2) => \converge_cnt_reg_n_0_[14]\,
      S(1) => \converge_cnt_reg_n_0_[13]\,
      S(0) => \converge_cnt_reg_n_0_[12]\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(16),
      Q => \converge_cnt_reg_n_0_[16]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(17),
      Q => \converge_cnt_reg_n_0_[17]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(18),
      Q => \converge_cnt_reg_n_0_[18]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(19),
      Q => \converge_cnt_reg_n_0_[19]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \converge_cnt_reg[15]_i_2_n_0\,
      CO(3) => \converge_cnt_reg[19]_i_2_n_0\,
      CO(2) => \converge_cnt_reg[19]_i_2_n_1\,
      CO(1) => \converge_cnt_reg[19]_i_2_n_2\,
      CO(0) => \converge_cnt_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => converge_cnt0(19 downto 16),
      S(3) => \converge_cnt_reg_n_0_[19]\,
      S(2) => \converge_cnt_reg_n_0_[18]\,
      S(1) => \converge_cnt_reg_n_0_[17]\,
      S(0) => \converge_cnt_reg_n_0_[16]\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(1),
      Q => \converge_cnt_reg_n_0_[1]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(20),
      Q => \converge_cnt_reg_n_0_[20]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(21),
      Q => \converge_cnt_reg_n_0_[21]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \converge_cnt_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \converge_cnt_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => converge_cnt0(21 downto 20),
      S(3 downto 2) => B"00",
      S(1) => \converge_cnt_reg_n_0_[21]\,
      S(0) => \converge_cnt_reg_n_0_[20]\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(2),
      Q => \converge_cnt_reg_n_0_[2]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(3),
      Q => \converge_cnt_reg_n_0_[3]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \converge_cnt_reg[3]_i_2_n_0\,
      CO(2) => \converge_cnt_reg[3]_i_2_n_1\,
      CO(1) => \converge_cnt_reg[3]_i_2_n_2\,
      CO(0) => \converge_cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \converge_cnt_reg_n_0_[0]\,
      O(3 downto 0) => converge_cnt0(3 downto 0),
      S(3) => \converge_cnt_reg_n_0_[3]\,
      S(2) => \converge_cnt_reg_n_0_[2]\,
      S(1) => \converge_cnt_reg_n_0_[1]\,
      S(0) => \converge_cnt[3]_i_3_n_0\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(4),
      Q => \converge_cnt_reg_n_0_[4]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(5),
      Q => \converge_cnt_reg_n_0_[5]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(6),
      Q => \converge_cnt_reg_n_0_[6]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(7),
      Q => \converge_cnt_reg_n_0_[7]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \converge_cnt_reg[3]_i_2_n_0\,
      CO(3) => \converge_cnt_reg[7]_i_2_n_0\,
      CO(2) => \converge_cnt_reg[7]_i_2_n_1\,
      CO(1) => \converge_cnt_reg[7]_i_2_n_2\,
      CO(0) => \converge_cnt_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => converge_cnt0(7 downto 4),
      S(3) => \converge_cnt_reg_n_0_[7]\,
      S(2) => \converge_cnt_reg_n_0_[6]\,
      S(1) => \converge_cnt_reg_n_0_[5]\,
      S(0) => \converge_cnt_reg_n_0_[4]\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(8),
      Q => \converge_cnt_reg_n_0_[8]\,
      R => preset_done_reg_0
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => converge_cnt(9),
      Q => \converge_cnt_reg_n_0_[9]\,
      R => preset_done_reg_0
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(0),
      Q => fs_reg1(0),
      R => preset_done_reg_0
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(1),
      Q => fs_reg1(1),
      R => preset_done_reg_0
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(2),
      Q => fs_reg1(2),
      R => preset_done_reg_0
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(3),
      Q => fs_reg1(3),
      R => preset_done_reg_0
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(4),
      Q => fs_reg1(4),
      R => preset_done_reg_0
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \fs_reg1_reg[5]_0\(5),
      Q => fs_reg1(5),
      R => preset_done_reg_0
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => preset_done_reg_0
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => preset_done_reg_0
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => preset_done_reg_0
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => preset_done_reg_0
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => preset_done_reg_0
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => preset_done_reg_0
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(0),
      Q => lf_reg1(0),
      R => preset_done_reg_0
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(1),
      Q => lf_reg1(1),
      R => preset_done_reg_0
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(2),
      Q => lf_reg1(2),
      R => preset_done_reg_0
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(3),
      Q => lf_reg1(3),
      R => preset_done_reg_0
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(4),
      Q => lf_reg1(4),
      R => preset_done_reg_0
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lf_reg1_reg[5]_0\(5),
      Q => lf_reg1(5),
      R => preset_done_reg_0
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => preset_done_reg_0
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => preset_done_reg_0
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => preset_done_reg_0
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => preset_done_reg_0
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => preset_done_reg_0
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => preset_done_reg_0
    );
new_txcoeff_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[4]\,
      I1 => new_txcoeff_req_reg2,
      O => new_txcoeff_done
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => new_txcoeff_done,
      Q => rxeqscan_new_txcoeff_done,
      R => preset_done_reg_0
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_new_txcoeff_req,
      Q => new_txcoeff_req_reg1,
      R => preset_done_reg_0
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => preset_done_reg_0
    );
preset_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => preset_valid_reg2,
      I2 => \FSM_onehot_fsm_reg_n_0_[1]\,
      O => preset_done
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => preset_done,
      Q => rxeqscan_preset_done,
      R => preset_done_reg_0
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \preset_reg1_reg[2]_0\(0),
      Q => preset_reg1(0),
      R => preset_done_reg_0
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \preset_reg1_reg[2]_0\(1),
      Q => preset_reg1(1),
      R => preset_done_reg_0
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \preset_reg1_reg[2]_0\(2),
      Q => preset_reg1(2),
      R => preset_done_reg_0
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => preset_done_reg_0
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => preset_done_reg_0
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => preset_done_reg_0
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_preset_valid,
      Q => preset_valid_reg1,
      R => preset_done_reg_0
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => preset_done_reg_0
    );
rxeq_adapt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFFA8000000"
    )
        port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => rxeq_adapt_done_reg_reg_1,
      I2 => rxeqscan_adapt_done,
      I3 => Q(3),
      I4 => rxeq_adapt_done_reg,
      I5 => rxeq_adapt_done,
      O => new_txcoeff_done_reg_0
    );
rxeq_adapt_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF33AA00A800"
    )
        port map (
      I0 => rxeqscan_adapt_done,
      I1 => rxeq_adapt_done_reg_reg,
      I2 => rxeqscan_new_txcoeff_done,
      I3 => Q(3),
      I4 => rxeq_adapt_done_reg_reg_0,
      I5 => rxeq_adapt_done_reg_reg_1,
      O => adapt_done_reg_0
    );
rxeq_new_txcoeff_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => rxeqscan_new_txcoeff_done,
      O => rxeq_new_txcoeff_req_0
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(0),
      Q => txcoeff_reg1(0),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(10),
      Q => txcoeff_reg1(10),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(11),
      Q => txcoeff_reg1(11),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(12),
      Q => txcoeff_reg1(12),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(13),
      Q => txcoeff_reg1(13),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(14),
      Q => txcoeff_reg1(14),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(15),
      Q => txcoeff_reg1(15),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(16),
      Q => txcoeff_reg1(16),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(17),
      Q => txcoeff_reg1(17),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(1),
      Q => txcoeff_reg1(1),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(2),
      Q => txcoeff_reg1(2),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(3),
      Q => txcoeff_reg1(3),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(4),
      Q => txcoeff_reg1(4),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(5),
      Q => txcoeff_reg1(5),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(6),
      Q => txcoeff_reg1(6),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(7),
      Q => txcoeff_reg1(7),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(8),
      Q => txcoeff_reg1(8),
      R => preset_done_reg_0
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txcoeff_reg1_reg[17]_0\(9),
      Q => txcoeff_reg1(9),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => preset_done_reg_0
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => preset_done_reg_0
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txpreset_reg1_reg[3]_0\(0),
      Q => txpreset_reg1(0),
      R => preset_done_reg_0
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txpreset_reg1_reg[3]_0\(1),
      Q => txpreset_reg1(1),
      R => preset_done_reg_0
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txpreset_reg1_reg[3]_0\(2),
      Q => txpreset_reg1(2),
      R => preset_done_reg_0
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txpreset_reg1_reg[3]_0\(3),
      Q => txpreset_reg1(3),
      R => preset_done_reg_0
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => preset_done_reg_0
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => preset_done_reg_0
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => preset_done_reg_0
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => preset_done_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of pcie_7x_0_xpm_cdc_array_single : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of pcie_7x_0_xpm_cdc_array_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_cdc_array_single : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of pcie_7x_0_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of pcie_7x_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of pcie_7x_0_xpm_cdc_array_single : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of pcie_7x_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end pcie_7x_0_xpm_cdc_array_single;

architecture STRUCTURE of pcie_7x_0_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
begin
  dest_out(3 downto 0) <= \syncstages_ff[2]\(3 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\src_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(3),
      Q => async_path_bit(3),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \pcie_7x_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
begin
  dest_out(2 downto 0) <= \syncstages_ff[2]\(2 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of pcie_7x_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of pcie_7x_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of pcie_7x_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of pcie_7x_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of pcie_7x_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of pcie_7x_0_xpm_cdc_gray : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of pcie_7x_0_xpm_cdc_gray : entity is "GRAY";
end pcie_7x_0_xpm_cdc_gray;

architecture STRUCTURE of pcie_7x_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair48";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__4\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__4\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__4\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair58";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__5\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__5\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__5\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair61";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__6\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__6\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__6\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair45";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair38";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__parameterized2__4\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__parameterized2__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair116";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__parameterized2__5\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__parameterized2__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair117";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ : entity is "GRAY";
end \pcie_7x_0_xpm_cdc_gray__parameterized2__6\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_gray__parameterized2__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair37";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of pcie_7x_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of pcie_7x_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of pcie_7x_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of pcie_7x_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of pcie_7x_0_xpm_cdc_single : entity is "SINGLE";
end pcie_7x_0_xpm_cdc_single;

architecture STRUCTURE of pcie_7x_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie_7x_0_xpm_cdc_single__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie_7x_0_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \pcie_7x_0_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie_7x_0_xpm_cdc_single__2\ : entity is "SINGLE";
end \pcie_7x_0_xpm_cdc_single__2\;

architecture STRUCTURE of \pcie_7x_0_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of pcie_7x_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of pcie_7x_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of pcie_7x_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of pcie_7x_0_xpm_memory_base : entity is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of pcie_7x_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of pcie_7x_0_xpm_memory_base : entity is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of pcie_7x_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of pcie_7x_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of pcie_7x_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of pcie_7x_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of pcie_7x_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of pcie_7x_0_xpm_memory_base : entity is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of pcie_7x_0_xpm_memory_base : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of pcie_7x_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of pcie_7x_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of pcie_7x_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of pcie_7x_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of pcie_7x_0_xpm_memory_base : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of pcie_7x_0_xpm_memory_base : entity is 16;
end pcie_7x_0_xpm_memory_base;

architecture STRUCTURE of pcie_7x_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_a.douta_reg0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\ : label is 0;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is 10;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\ : label is 10;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is 11;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\ : label is 11;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\ : label is 12;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\ : label is 13;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\ : label is 14;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is 15;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\ : label is 15;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is 1;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\ : label is 1;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is 2;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\ : label is 2;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\ : label is 3;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is 4;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\ : label is 4;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is 5;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\ : label is 5;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\ : label is 6;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\ : label is 7;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is 8;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\ : label is 8;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is "RAM16X1D";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is 3;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\ : label is 9;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_a.douta_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(0),
      Q => \gen_rd_a.douta_reg\(0),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(10),
      Q => \gen_rd_a.douta_reg\(10),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(11),
      Q => \gen_rd_a.douta_reg\(11),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(12),
      Q => \gen_rd_a.douta_reg\(12),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(13),
      Q => \gen_rd_a.douta_reg\(13),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(14),
      Q => \gen_rd_a.douta_reg\(14),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(15),
      Q => \gen_rd_a.douta_reg\(15),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(1),
      Q => \gen_rd_a.douta_reg\(1),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(2),
      Q => \gen_rd_a.douta_reg\(2),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(3),
      Q => \gen_rd_a.douta_reg\(3),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(4),
      Q => \gen_rd_a.douta_reg\(4),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(5),
      Q => \gen_rd_a.douta_reg\(5),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(6),
      Q => \gen_rd_a.douta_reg\(6),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(7),
      Q => \gen_rd_a.douta_reg\(7),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(8),
      Q => \gen_rd_a.douta_reg\(8),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(9),
      Q => \gen_rd_a.douta_reg\(9),
      R => '0'
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(0),
      Q => douta(0),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(10),
      Q => douta(10),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(11),
      Q => douta(11),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(12),
      Q => douta(12),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(13),
      Q => douta(13),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(14),
      Q => douta(14),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(15),
      Q => douta(15),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(1),
      Q => douta(1),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(2),
      Q => douta(2),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(3),
      Q => douta(3),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(4),
      Q => douta(4),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(5),
      Q => douta(5),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(6),
      Q => douta(6),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(7),
      Q => douta(7),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(8),
      Q => douta(8),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(9),
      Q => douta(9),
      R => rsta
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(0),
      DPO => \gen_rd_b.doutb_reg0\(0),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(0),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(10),
      DPO => \gen_rd_b.doutb_reg0\(10),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(10),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(11),
      DPO => \gen_rd_b.doutb_reg0\(11),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(11),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(12),
      DPO => \gen_rd_b.doutb_reg0\(12),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(12),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(13),
      DPO => \gen_rd_b.doutb_reg0\(13),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(13),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(14),
      DPO => \gen_rd_b.doutb_reg0\(14),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(14),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(15),
      DPO => \gen_rd_b.doutb_reg0\(15),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(15),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(1),
      DPO => \gen_rd_b.doutb_reg0\(1),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(1),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(2),
      DPO => \gen_rd_b.doutb_reg0\(2),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(2),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(3),
      DPO => \gen_rd_b.doutb_reg0\(3),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(3),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(4),
      DPO => \gen_rd_b.doutb_reg0\(4),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(4),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(5),
      DPO => \gen_rd_b.doutb_reg0\(5),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(5),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(6),
      DPO => \gen_rd_b.doutb_reg0\(6),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(6),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(7),
      DPO => \gen_rd_b.doutb_reg0\(7),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(7),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(8),
      DPO => \gen_rd_b.doutb_reg0\(8),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(8),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => dina(9),
      DPO => \gen_rd_b.doutb_reg0\(9),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \gen_rd_a.douta_reg0\(9),
      WCLK => clka,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \pcie_7x_0_xpm_memory_base__parameterized0\ : entity is 16;
end \pcie_7x_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_a.douta_reg0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\ : label is 0;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\ : label is 10;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\ : label is 10;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\ : label is 11;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\ : label is 11;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\ : label is 12;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\ : label is 13;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\ : label is 13;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\ : label is 14;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\ : label is 15;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\ : label is 15;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\ : label is 1;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\ : label is 1;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\ : label is 2;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\ : label is 2;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\ : label is 3;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\ : label is 3;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\ : label is 4;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\ : label is 4;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\ : label is 5;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\ : label is 5;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\ : label is 6;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\ : label is 7;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\ : label is 8;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\ : label is 8;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\ : label is 9;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_a.douta_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(0),
      Q => \gen_rd_a.douta_reg\(0),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(10),
      Q => \gen_rd_a.douta_reg\(10),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(11),
      Q => \gen_rd_a.douta_reg\(11),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(12),
      Q => \gen_rd_a.douta_reg\(12),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(13),
      Q => \gen_rd_a.douta_reg\(13),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(14),
      Q => \gen_rd_a.douta_reg\(14),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(15),
      Q => \gen_rd_a.douta_reg\(15),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(1),
      Q => \gen_rd_a.douta_reg\(1),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(2),
      Q => \gen_rd_a.douta_reg\(2),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(3),
      Q => \gen_rd_a.douta_reg\(3),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(4),
      Q => \gen_rd_a.douta_reg\(4),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(5),
      Q => \gen_rd_a.douta_reg\(5),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(6),
      Q => \gen_rd_a.douta_reg\(6),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(7),
      Q => \gen_rd_a.douta_reg\(7),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(8),
      Q => \gen_rd_a.douta_reg\(8),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => \gen_rd_a.douta_reg0\(9),
      Q => \gen_rd_a.douta_reg\(9),
      R => '0'
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(0),
      Q => douta(0),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(10),
      Q => douta(10),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(11),
      Q => douta(11),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(12),
      Q => douta(12),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(13),
      Q => douta(13),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(14),
      Q => douta(14),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(15),
      Q => douta(15),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(1),
      Q => douta(1),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(2),
      Q => douta(2),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(3),
      Q => douta(3),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(4),
      Q => douta(4),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(5),
      Q => douta(5),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(6),
      Q => douta(6),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(7),
      Q => douta(7),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(8),
      Q => douta(8),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regcea,
      D => \gen_rd_a.douta_reg\(9),
      Q => douta(9),
      R => rsta
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(0),
      DPO => \gen_rd_b.doutb_reg0\(0),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(0),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(10),
      DPO => \gen_rd_b.doutb_reg0\(10),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(10),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(11),
      DPO => \gen_rd_b.doutb_reg0\(11),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(11),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(12),
      DPO => \gen_rd_b.doutb_reg0\(12),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(12),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(13),
      DPO => \gen_rd_b.doutb_reg0\(13),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(13),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(14),
      DPO => \gen_rd_b.doutb_reg0\(14),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(14),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(15),
      DPO => \gen_rd_b.doutb_reg0\(15),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(15),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(1),
      DPO => \gen_rd_b.doutb_reg0\(1),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(1),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(2),
      DPO => \gen_rd_b.doutb_reg0\(2),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(2),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(3),
      DPO => \gen_rd_b.doutb_reg0\(3),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(3),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(4),
      DPO => \gen_rd_b.doutb_reg0\(4),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(4),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(5),
      DPO => \gen_rd_b.doutb_reg0\(5),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(5),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(6),
      DPO => \gen_rd_b.doutb_reg0\(6),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(6),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(7),
      DPO => \gen_rd_b.doutb_reg0\(7),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(7),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(8),
      DPO => \gen_rd_b.doutb_reg0\(8),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(8),
      WCLK => clka,
      WE => p_0_in
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(9),
      DPO => \gen_rd_b.doutb_reg0\(9),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \gen_rd_a.douta_reg0\(9),
      WCLK => clka,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \pcie_7x_0_xpm_memory_base__parameterized1\ : entity is 16;
end \pcie_7x_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 15;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 15;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 4) => addra(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 4) => addrb(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end pcie_7x_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => RD_PNTR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => WR_PNTR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_dclk_o,
      CLKBWRCLK => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\,
      DIADI(15 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(15 downto 0),
      DIBDI(15 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => p_20_out,
      WEBWE(2) => p_20_out,
      WEBWE(1) => p_20_out,
      WEBWE(0) => p_20_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      I2 => rx_fifo_wr_en,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"100000",
      ADDRARDADDR(9 downto 6) => RD_PNTR(3 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 10) => B"100000",
      ADDRBWRADDR(9 downto 6) => WR_PNTR(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\,
      CLKBWRCLK => s_dclk_o,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(31 downto 0),
      DIBDI(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => D(63 downto 32),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB_I,
      ENBWREN => ENA_I_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => p_20_out,
      WEBWE(6) => p_20_out,
      WEBWE(5) => p_20_out,
      WEBWE(4) => p_20_out,
      WEBWE(3) => p_20_out,
      WEBWE(2) => p_20_out,
      WEBWE(1) => p_20_out,
      WEBWE(0) => p_20_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33\ : entity is "blk_mem_gen_prim_wrapper";
end \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"100000",
      ADDRARDADDR(9 downto 6) => RD_PNTR(3 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 10) => B"100000",
      ADDRBWRADDR(9 downto 6) => WR_PNTR(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\,
      CLKBWRCLK => s_dclk_o,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => Q(31 downto 0),
      DIBDI(31 downto 0) => Q(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => D(63 downto 32),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => p_20_out,
      WEBWE(6) => p_20_out,
      WEBWE(5) => p_20_out,
      WEBWE(4) => p_20_out,
      WEBWE(3) => p_20_out,
      WEBWE(2) => p_20_out,
      WEBWE(1) => p_20_out,
      WEBWE(0) => p_20_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_dmem is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[31]_0\ : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_13_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[31]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[31]_2\ : in STD_LOGIC;
    \gpr1.dout_i_reg[31]_3\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_dmem : entity is "dmem";
end pcie_7x_0_dmem;

architecture STRUCTURE of pcie_7x_0_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_30_30_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_31_31_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_30_30_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_31_31_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_30_30_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_31_31_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_30_30_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_31_31_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_63_0_2 : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_63_0_2 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_12_14 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_12_14 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_12_14 : label is 63;
  attribute ram_offset of RAM_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of RAM_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_15_17 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_15_17 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_15_17 : label is 63;
  attribute ram_offset of RAM_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of RAM_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_18_20 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_18_20 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_18_20 : label is 63;
  attribute ram_offset of RAM_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of RAM_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_21_23 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_21_23 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_21_23 : label is 63;
  attribute ram_offset of RAM_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of RAM_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_24_26 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_24_26 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_24_26 : label is 63;
  attribute ram_offset of RAM_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of RAM_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_27_29 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_27_29 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_27_29 : label is 63;
  attribute ram_offset of RAM_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of RAM_reg_0_63_27_29 : label is 29;
  attribute ram_addr_begin of RAM_reg_0_63_30_30 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_30_30 : label is 63;
  attribute ram_offset of RAM_reg_0_63_30_30 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_30_30 : label is 30;
  attribute ram_slice_end of RAM_reg_0_63_30_30 : label is 30;
  attribute ram_addr_begin of RAM_reg_0_63_31_31 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_31_31 : label is 63;
  attribute ram_offset of RAM_reg_0_63_31_31 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_31_31 : label is 31;
  attribute ram_slice_end of RAM_reg_0_63_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_3_5 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_3_5 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_3_5 : label is 63;
  attribute ram_offset of RAM_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_6_8 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_6_8 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_6_8 : label is 63;
  attribute ram_offset of RAM_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of RAM_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_9_11 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_0_63_9_11 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_9_11 : label is 63;
  attribute ram_offset of RAM_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of RAM_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_0_2 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_0_2 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_0_2 : label is 191;
  attribute ram_offset of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_12_14 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_12_14 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_12_14 : label is 191;
  attribute ram_offset of RAM_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of RAM_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_15_17 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_15_17 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_15_17 : label is 191;
  attribute ram_offset of RAM_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of RAM_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_18_20 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_18_20 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_18_20 : label is 191;
  attribute ram_offset of RAM_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of RAM_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_21_23 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_21_23 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_21_23 : label is 191;
  attribute ram_offset of RAM_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of RAM_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_24_26 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_24_26 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_24_26 : label is 191;
  attribute ram_offset of RAM_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of RAM_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_27_29 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_27_29 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_27_29 : label is 191;
  attribute ram_offset of RAM_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of RAM_reg_128_191_27_29 : label is 29;
  attribute ram_addr_begin of RAM_reg_128_191_30_30 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_30_30 : label is 191;
  attribute ram_offset of RAM_reg_128_191_30_30 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_30_30 : label is 30;
  attribute ram_slice_end of RAM_reg_128_191_30_30 : label is 30;
  attribute ram_addr_begin of RAM_reg_128_191_31_31 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_31_31 : label is 191;
  attribute ram_offset of RAM_reg_128_191_31_31 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_31_31 : label is 31;
  attribute ram_slice_end of RAM_reg_128_191_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_3_5 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_3_5 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_3_5 : label is 191;
  attribute ram_offset of RAM_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_6_8 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_6_8 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_6_8 : label is 191;
  attribute ram_offset of RAM_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of RAM_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_9_11 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_128_191_9_11 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_9_11 : label is 191;
  attribute ram_offset of RAM_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of RAM_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_0_2 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_0_2 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_0_2 : label is 255;
  attribute ram_offset of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_12_14 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_12_14 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_12_14 : label is 255;
  attribute ram_offset of RAM_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of RAM_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_15_17 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_15_17 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_15_17 : label is 255;
  attribute ram_offset of RAM_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of RAM_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_18_20 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_18_20 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_18_20 : label is 255;
  attribute ram_offset of RAM_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of RAM_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_21_23 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_21_23 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_21_23 : label is 255;
  attribute ram_offset of RAM_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of RAM_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_24_26 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_24_26 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_24_26 : label is 255;
  attribute ram_offset of RAM_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of RAM_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_27_29 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_27_29 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_27_29 : label is 255;
  attribute ram_offset of RAM_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of RAM_reg_192_255_27_29 : label is 29;
  attribute ram_addr_begin of RAM_reg_192_255_30_30 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_30_30 : label is 255;
  attribute ram_offset of RAM_reg_192_255_30_30 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_30_30 : label is 30;
  attribute ram_slice_end of RAM_reg_192_255_30_30 : label is 30;
  attribute ram_addr_begin of RAM_reg_192_255_31_31 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_31_31 : label is 255;
  attribute ram_offset of RAM_reg_192_255_31_31 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_31_31 : label is 31;
  attribute ram_slice_end of RAM_reg_192_255_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_3_5 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_3_5 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_3_5 : label is 255;
  attribute ram_offset of RAM_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_6_8 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_6_8 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_6_8 : label is 255;
  attribute ram_offset of RAM_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of RAM_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_9_11 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_192_255_9_11 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_9_11 : label is 255;
  attribute ram_offset of RAM_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of RAM_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_0_2 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_0_2 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_0_2 : label is 127;
  attribute ram_offset of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_12_14 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_12_14 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_12_14 : label is 127;
  attribute ram_offset of RAM_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of RAM_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_15_17 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_15_17 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_15_17 : label is 127;
  attribute ram_offset of RAM_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of RAM_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_18_20 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_18_20 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_18_20 : label is 127;
  attribute ram_offset of RAM_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of RAM_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_21_23 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_21_23 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_21_23 : label is 127;
  attribute ram_offset of RAM_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of RAM_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_24_26 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_24_26 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_24_26 : label is 127;
  attribute ram_offset of RAM_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of RAM_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_27_29 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_27_29 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_27_29 : label is 127;
  attribute ram_offset of RAM_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of RAM_reg_64_127_27_29 : label is 29;
  attribute ram_addr_begin of RAM_reg_64_127_30_30 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_30_30 : label is 127;
  attribute ram_offset of RAM_reg_64_127_30_30 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_30_30 : label is 30;
  attribute ram_slice_end of RAM_reg_64_127_30_30 : label is 30;
  attribute ram_addr_begin of RAM_reg_64_127_31_31 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_31_31 : label is 127;
  attribute ram_offset of RAM_reg_64_127_31_31 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_31_31 : label is 31;
  attribute ram_slice_end of RAM_reg_64_127_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_3_5 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_3_5 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_3_5 : label is 127;
  attribute ram_offset of RAM_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_6_8 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_6_8 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_6_8 : label is 127;
  attribute ram_offset of RAM_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of RAM_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_9_11 : label is 8192;
  attribute RTL_RAM_NAME of RAM_reg_64_127_9_11 : label is "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_9_11 : label is 127;
  attribute ram_offset of RAM_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of RAM_reg_64_127_9_11 : label is 11;
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(12),
      DIB => Q(13),
      DIC => Q(14),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(15),
      DIB => Q(16),
      DIC => Q(17),
      DID => '0',
      DOA => RAM_reg_0_63_15_17_n_0,
      DOB => RAM_reg_0_63_15_17_n_1,
      DOC => RAM_reg_0_63_15_17_n_2,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(18),
      DIB => Q(19),
      DIC => Q(20),
      DID => '0',
      DOA => RAM_reg_0_63_18_20_n_0,
      DOB => RAM_reg_0_63_18_20_n_1,
      DOC => RAM_reg_0_63_18_20_n_2,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(21),
      DIB => Q(22),
      DIC => Q(23),
      DID => '0',
      DOA => RAM_reg_0_63_21_23_n_0,
      DOB => RAM_reg_0_63_21_23_n_1,
      DOC => RAM_reg_0_63_21_23_n_2,
      DOD => NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(24),
      DIB => Q(25),
      DIC => Q(26),
      DID => '0',
      DOA => RAM_reg_0_63_24_26_n_0,
      DOB => RAM_reg_0_63_24_26_n_1,
      DOC => RAM_reg_0_63_24_26_n_2,
      DOD => NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(27),
      DIB => Q(28),
      DIC => Q(29),
      DID => '0',
      DOA => RAM_reg_0_63_27_29_n_0,
      DOB => RAM_reg_0_63_27_29_n_1,
      DOC => RAM_reg_0_63_27_29_n_2,
      DOD => NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(30),
      DPO => RAM_reg_0_63_30_30_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(31),
      DPO => RAM_reg_0_63_31_31_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_0\
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(12),
      DIB => Q(13),
      DIC => Q(14),
      DID => '0',
      DOA => RAM_reg_128_191_12_14_n_0,
      DOB => RAM_reg_128_191_12_14_n_1,
      DOC => RAM_reg_128_191_12_14_n_2,
      DOD => NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(15),
      DIB => Q(16),
      DIC => Q(17),
      DID => '0',
      DOA => RAM_reg_128_191_15_17_n_0,
      DOB => RAM_reg_128_191_15_17_n_1,
      DOC => RAM_reg_128_191_15_17_n_2,
      DOD => NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(18),
      DIB => Q(19),
      DIC => Q(20),
      DID => '0',
      DOA => RAM_reg_128_191_18_20_n_0,
      DOB => RAM_reg_128_191_18_20_n_1,
      DOC => RAM_reg_128_191_18_20_n_2,
      DOD => NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(21),
      DIB => Q(22),
      DIC => Q(23),
      DID => '0',
      DOA => RAM_reg_128_191_21_23_n_0,
      DOB => RAM_reg_128_191_21_23_n_1,
      DOC => RAM_reg_128_191_21_23_n_2,
      DOD => NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(24),
      DIB => Q(25),
      DIC => Q(26),
      DID => '0',
      DOA => RAM_reg_128_191_24_26_n_0,
      DOB => RAM_reg_128_191_24_26_n_1,
      DOC => RAM_reg_128_191_24_26_n_2,
      DOD => NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(27),
      DIB => Q(28),
      DIC => Q(29),
      DID => '0',
      DOA => RAM_reg_128_191_27_29_n_0,
      DOB => RAM_reg_128_191_27_29_n_1,
      DOC => RAM_reg_128_191_27_29_n_2,
      DOD => NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(30),
      DPO => RAM_reg_128_191_30_30_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(31),
      DPO => RAM_reg_128_191_31_31_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => RAM_reg_128_191_6_8_n_0,
      DOB => RAM_reg_128_191_6_8_n_1,
      DOC => RAM_reg_128_191_6_8_n_2,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => RAM_reg_128_191_9_11_n_0,
      DOB => RAM_reg_128_191_9_11_n_1,
      DOC => RAM_reg_128_191_9_11_n_2,
      DOD => NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_2\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(12),
      DIB => Q(13),
      DIC => Q(14),
      DID => '0',
      DOA => RAM_reg_192_255_12_14_n_0,
      DOB => RAM_reg_192_255_12_14_n_1,
      DOC => RAM_reg_192_255_12_14_n_2,
      DOD => NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(15),
      DIB => Q(16),
      DIC => Q(17),
      DID => '0',
      DOA => RAM_reg_192_255_15_17_n_0,
      DOB => RAM_reg_192_255_15_17_n_1,
      DOC => RAM_reg_192_255_15_17_n_2,
      DOD => NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(18),
      DIB => Q(19),
      DIC => Q(20),
      DID => '0',
      DOA => RAM_reg_192_255_18_20_n_0,
      DOB => RAM_reg_192_255_18_20_n_1,
      DOC => RAM_reg_192_255_18_20_n_2,
      DOD => NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(21),
      DIB => Q(22),
      DIC => Q(23),
      DID => '0',
      DOA => RAM_reg_192_255_21_23_n_0,
      DOB => RAM_reg_192_255_21_23_n_1,
      DOC => RAM_reg_192_255_21_23_n_2,
      DOD => NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(24),
      DIB => Q(25),
      DIC => Q(26),
      DID => '0',
      DOA => RAM_reg_192_255_24_26_n_0,
      DOB => RAM_reg_192_255_24_26_n_1,
      DOC => RAM_reg_192_255_24_26_n_2,
      DOD => NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(27),
      DIB => Q(28),
      DIC => Q(29),
      DID => '0',
      DOA => RAM_reg_192_255_27_29_n_0,
      DOB => RAM_reg_192_255_27_29_n_1,
      DOC => RAM_reg_192_255_27_29_n_2,
      DOD => NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(30),
      DPO => RAM_reg_192_255_30_30_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(31),
      DPO => RAM_reg_192_255_31_31_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => RAM_reg_192_255_6_8_n_0,
      DOB => RAM_reg_192_255_6_8_n_1,
      DOC => RAM_reg_192_255_6_8_n_2,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => RAM_reg_192_255_9_11_n_0,
      DOB => RAM_reg_192_255_9_11_n_1,
      DOC => RAM_reg_192_255_9_11_n_2,
      DOD => NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_3\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(12),
      DIB => Q(13),
      DIC => Q(14),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(15),
      DIB => Q(16),
      DIC => Q(17),
      DID => '0',
      DOA => RAM_reg_64_127_15_17_n_0,
      DOB => RAM_reg_64_127_15_17_n_1,
      DOC => RAM_reg_64_127_15_17_n_2,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(18),
      DIB => Q(19),
      DIC => Q(20),
      DID => '0',
      DOA => RAM_reg_64_127_18_20_n_0,
      DOB => RAM_reg_64_127_18_20_n_1,
      DOC => RAM_reg_64_127_18_20_n_2,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(21),
      DIB => Q(22),
      DIC => Q(23),
      DID => '0',
      DOA => RAM_reg_64_127_21_23_n_0,
      DOB => RAM_reg_64_127_21_23_n_1,
      DOC => RAM_reg_64_127_21_23_n_2,
      DOD => NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(24),
      DIB => Q(25),
      DIC => Q(26),
      DID => '0',
      DOA => RAM_reg_64_127_24_26_n_0,
      DOB => RAM_reg_64_127_24_26_n_1,
      DOC => RAM_reg_64_127_24_26_n_2,
      DOD => NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(27),
      DIB => Q(28),
      DIC => Q(29),
      DID => '0',
      DOA => RAM_reg_64_127_27_29_n_0,
      DOB => RAM_reg_64_127_27_29_n_1,
      DOC => RAM_reg_64_127_27_29_n_2,
      DOD => NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(30),
      DPO => RAM_reg_64_127_30_30_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => p_13_out(0),
      A1 => p_13_out(1),
      A2 => p_13_out(2),
      A3 => p_13_out(3),
      A4 => p_13_out(4),
      A5 => p_13_out(5),
      D => Q(31),
      DPO => RAM_reg_64_127_31_31_n_0,
      DPRA0 => p_0_out_0(0),
      DPRA1 => p_0_out_0(1),
      DPRA2 => p_0_out_0(2),
      DPRA3 => p_0_out_0(3),
      DPRA4 => p_0_out_0(4),
      DPRA5 => p_0_out_0(5),
      SPO => NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRB(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRC(5 downto 0) => p_0_out_0(5 downto 0),
      ADDRD(5 downto 0) => p_13_out(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => s_dclk_o,
      WE => \gpr1.dout_i_reg[31]_1\
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => p_0_out(0)
    );
\gpr1.dout_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_1,
      I1 => RAM_reg_128_191_9_11_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_9_11_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_9_11_n_1,
      O => p_0_out(10)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_2,
      I1 => RAM_reg_128_191_9_11_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_9_11_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_9_11_n_2,
      O => p_0_out(11)
    );
\gpr1.dout_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_0,
      I1 => RAM_reg_128_191_12_14_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_12_14_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_12_14_n_0,
      O => p_0_out(12)
    );
\gpr1.dout_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_1,
      I1 => RAM_reg_128_191_12_14_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_12_14_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_12_14_n_1,
      O => p_0_out(13)
    );
\gpr1.dout_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_2,
      I1 => RAM_reg_128_191_12_14_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_12_14_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_12_14_n_2,
      O => p_0_out(14)
    );
\gpr1.dout_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_0,
      I1 => RAM_reg_128_191_15_17_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_15_17_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_15_17_n_0,
      O => p_0_out(15)
    );
\gpr1.dout_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_1,
      I1 => RAM_reg_128_191_15_17_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_15_17_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_15_17_n_1,
      O => p_0_out(16)
    );
\gpr1.dout_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_2,
      I1 => RAM_reg_128_191_15_17_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_15_17_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_15_17_n_2,
      O => p_0_out(17)
    );
\gpr1.dout_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_0,
      I1 => RAM_reg_128_191_18_20_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_18_20_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_18_20_n_0,
      O => p_0_out(18)
    );
\gpr1.dout_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_1,
      I1 => RAM_reg_128_191_18_20_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_18_20_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_18_20_n_1,
      O => p_0_out(19)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => p_0_out(1)
    );
\gpr1.dout_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_2,
      I1 => RAM_reg_128_191_18_20_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_18_20_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_18_20_n_2,
      O => p_0_out(20)
    );
\gpr1.dout_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_0,
      I1 => RAM_reg_128_191_21_23_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_21_23_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_21_23_n_0,
      O => p_0_out(21)
    );
\gpr1.dout_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_1,
      I1 => RAM_reg_128_191_21_23_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_21_23_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_21_23_n_1,
      O => p_0_out(22)
    );
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_2,
      I1 => RAM_reg_128_191_21_23_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_21_23_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_21_23_n_2,
      O => p_0_out(23)
    );
\gpr1.dout_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_0,
      I1 => RAM_reg_128_191_24_26_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_24_26_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_24_26_n_0,
      O => p_0_out(24)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_1,
      I1 => RAM_reg_128_191_24_26_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_24_26_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_24_26_n_1,
      O => p_0_out(25)
    );
\gpr1.dout_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_2,
      I1 => RAM_reg_128_191_24_26_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_24_26_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_24_26_n_2,
      O => p_0_out(26)
    );
\gpr1.dout_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_0,
      I1 => RAM_reg_128_191_27_29_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_27_29_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_27_29_n_0,
      O => p_0_out(27)
    );
\gpr1.dout_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_1,
      I1 => RAM_reg_128_191_27_29_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_27_29_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_27_29_n_1,
      O => p_0_out(28)
    );
\gpr1.dout_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_2,
      I1 => RAM_reg_128_191_27_29_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_27_29_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_27_29_n_2,
      O => p_0_out(29)
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_0_2_n_2,
      O => p_0_out(2)
    );
\gpr1.dout_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_30_30_n_0,
      I1 => RAM_reg_128_191_30_30_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_30_30_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_30_30_n_0,
      O => p_0_out(30)
    );
\gpr1.dout_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_31_31_n_0,
      I1 => RAM_reg_128_191_31_31_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_31_31_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_31_31_n_0,
      O => p_0_out(31)
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_3_5_n_0,
      O => p_0_out(3)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_3_5_n_1,
      O => p_0_out(4)
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_3_5_n_2,
      O => p_0_out(5)
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_0,
      I1 => RAM_reg_128_191_6_8_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_6_8_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_6_8_n_0,
      O => p_0_out(6)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_1,
      I1 => RAM_reg_128_191_6_8_n_1,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_6_8_n_1,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_6_8_n_1,
      O => p_0_out(7)
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_2,
      I1 => RAM_reg_128_191_6_8_n_2,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_6_8_n_2,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_6_8_n_2,
      O => p_0_out(8)
    );
\gpr1.dout_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_0,
      I1 => RAM_reg_128_191_9_11_n_0,
      I2 => p_0_out_0(7),
      I3 => RAM_reg_64_127_9_11_n_0,
      I4 => p_0_out_0(6),
      I5 => RAM_reg_0_63_9_11_n_0,
      O => p_0_out(9)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]_0\,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_cmd_decode is
  port (
    axi_rd_done_ff : out STD_LOGIC;
    rd_cmd_fifo_read_en : out STD_LOGIC;
    axi_rd : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_done : in STD_LOGIC;
    axi_tx_reg_0 : in STD_LOGIC;
    axi_rd_busy : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_cmd_decode : entity is "jtag_axi_v1_2_9_cmd_decode";
end pcie_7x_0_jtag_axi_v1_2_9_cmd_decode;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_cmd_decode is
  signal \^axi_rd\ : STD_LOGIC;
  signal \^axi_rd_done_ff\ : STD_LOGIC;
  signal \axi_tx_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cmd_fifo_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_cmd_fifo_read_en\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "AXI_TRANSACTION:10,READ_CMD_FIFO:01";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "AXI_TRANSACTION:10,READ_CMD_FIFO:01";
begin
  axi_rd <= \^axi_rd\;
  axi_rd_done_ff <= \^axi_rd_done_ff\;
  rd_cmd_fifo_read_en <= \^rd_cmd_fifo_read_en\;
axi_tx_done_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => axi_rd_done,
      Q => \^axi_rd_done_ff\,
      R => SR(0)
    );
\axi_tx_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00000400"
    )
        port map (
      I0 => axi_rd_busy,
      I1 => \out\,
      I2 => rd_axi_en_exec_ff4,
      I3 => state(0),
      I4 => state(1),
      I5 => \^axi_rd\,
      O => \axi_tx_i_1__0_n_0\
    );
axi_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \axi_tx_i_1__0_n_0\,
      Q => \^axi_rd\,
      R => SR(0)
    );
\rd_cmd_fifo_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0004FF00000400"
    )
        port map (
      I0 => axi_rd_busy,
      I1 => \out\,
      I2 => rd_axi_en_exec_ff4,
      I3 => state(0),
      I4 => state(1),
      I5 => \^rd_cmd_fifo_read_en\,
      O => \rd_cmd_fifo_i_1__0_n_0\
    );
rd_cmd_fifo_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \rd_cmd_fifo_i_1__0_n_0\,
      Q => \^rd_cmd_fifo_read_en\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFF0F0000"
    )
        port map (
      I0 => axi_rd_done,
      I1 => \^axi_rd_done_ff\,
      I2 => E(0),
      I3 => axi_rd_busy,
      I4 => state(0),
      I5 => state(1),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF111100F00000"
    )
        port map (
      I0 => \^axi_rd_done_ff\,
      I1 => axi_rd_done,
      I2 => E(0),
      I3 => axi_rd_busy,
      I4 => state(0),
      I5 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15 is
  port (
    axi_tx_done_ff_reg_0 : out STD_LOGIC;
    wr_cmd_fifo_read_en : out STD_LOGIC;
    axi_wr : out STD_LOGIC;
    axi_tx_done_ff_reg_1 : out STD_LOGIC;
    axi_tx_done_ff_reg_2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_wr_done : in STD_LOGIC;
    axi_tx_reg_0 : in STD_LOGIC;
    axi_wr_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_sts_flag_reg : in STD_LOGIC;
    cmd_valid_wr_ch : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    axi_wr_busy : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15 : entity is "jtag_axi_v1_2_9_cmd_decode";
end pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15 is
  signal \^axi_tx_done_ff_reg_0\ : STD_LOGIC;
  signal axi_tx_i_1_n_0 : STD_LOGIC;
  signal \^axi_wr\ : STD_LOGIC;
  signal rd_cmd_fifo_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_cmd_fifo_read_en\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "AXI_TRANSACTION:10,READ_CMD_FIFO:01";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "AXI_TRANSACTION:10,READ_CMD_FIFO:01";
begin
  axi_tx_done_ff_reg_0 <= \^axi_tx_done_ff_reg_0\;
  axi_wr <= \^axi_wr\;
  wr_cmd_fifo_read_en <= \^wr_cmd_fifo_read_en\;
axi_tx_done_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => axi_wr_done,
      Q => \^axi_tx_done_ff_reg_0\,
      R => SR(0)
    );
axi_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00000400"
    )
        port map (
      I0 => axi_wr_busy,
      I1 => \out\,
      I2 => wr_axi_en_exec_ff4,
      I3 => state(0),
      I4 => state(1),
      I5 => \^axi_wr\,
      O => axi_tx_i_1_n_0
    );
axi_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => axi_tx_i_1_n_0,
      Q => \^axi_wr\,
      R => SR(0)
    );
rd_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0004FF00000400"
    )
        port map (
      I0 => axi_wr_busy,
      I1 => \out\,
      I2 => wr_axi_en_exec_ff4,
      I3 => state(0),
      I4 => state(1),
      I5 => \^wr_cmd_fifo_read_en\,
      O => rd_cmd_fifo_i_1_n_0
    );
rd_cmd_fifo_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => rd_cmd_fifo_i_1_n_0,
      Q => \^wr_cmd_fifo_read_en\,
      R => SR(0)
    );
\s_axi_wr_resp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040FF4000"
    )
        port map (
      I0 => \^axi_tx_done_ff_reg_0\,
      I1 => axi_wr_done,
      I2 => axi_wr_resp(0),
      I3 => wr_sts_flag_reg,
      I4 => cmd_valid_wr_ch,
      I5 => cmd_valid_wr_ch_d,
      O => axi_tx_done_ff_reg_1
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFF0F0000"
    )
        port map (
      I0 => axi_wr_done,
      I1 => \^axi_tx_done_ff_reg_0\,
      I2 => cmd_valid_wr_ch,
      I3 => axi_wr_busy,
      I4 => state(0),
      I5 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF111100F00000"
    )
        port map (
      I0 => \^axi_tx_done_ff_reg_0\,
      I1 => axi_wr_done,
      I2 => cmd_valid_wr_ch,
      I3 => axi_wr_busy,
      I4 => state(0),
      I5 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_tx_reg_0,
      CE => '1',
      D => \state[1]_i_2_n_0\,
      Q => state(1),
      R => SR(0)
    );
wr_sts_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BFFFBF00"
    )
        port map (
      I0 => \^axi_tx_done_ff_reg_0\,
      I1 => axi_wr_done,
      I2 => axi_wr_resp(0),
      I3 => wr_sts_flag_reg,
      I4 => cmd_valid_wr_ch,
      I5 => cmd_valid_wr_ch_d,
      O => axi_tx_done_ff_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_read_axilite is
  port (
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rd_done : out STD_LOGIC;
    rx_fifo_wr_en : out STD_LOGIC;
    axi_rd_busy : out STD_LOGIC;
    axi_rready_reg_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_fifo_data_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    axi_rd_done_ff : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    axi_rd : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cmd_fifo_data_out_ff_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_read_axilite : entity is "jtag_axi_v1_2_9_read_axilite";
end pcie_7x_0_jtag_axi_v1_2_9_read_axilite;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_read_axilite is
  signal axi_arvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rd_busy\ : STD_LOGIC;
  signal axi_rd_busy_i_1_n_0 : STD_LOGIC;
  signal \^axi_rd_done\ : STD_LOGIC;
  signal axi_rd_done_i_1_n_0 : STD_LOGIC;
  signal \^axi_rd_resp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_rd_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rd_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal axi_rready_i_1_n_0 : STD_LOGIC;
  signal \^axi_rready_reg_0\ : STD_LOGIC;
  signal cmd_fifo_data_out_ff : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg : string;
  attribute async_reg of cmd_fifo_data_out_ff : signal is "true";
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^rx_fifo_wr_en\ : STD_LOGIC;
  signal rx_fifo_wr_en_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[10]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[11]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[12]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[13]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[14]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[15]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[16]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[17]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[18]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[19]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[20]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[21]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[22]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[23]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[24]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[25]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[26]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[27]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[28]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[29]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[30]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[31]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[32]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[32]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[33]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[33]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[34]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[34]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[35]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[35]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[36]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[36]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[37]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[37]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[38]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[38]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[39]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[39]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[40]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[40]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[41]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[41]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[42]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[42]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[43]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[43]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[44]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[44]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[45]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[45]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[46]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[46]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[47]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[47]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[48]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[48]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[49]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[49]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[50]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[50]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[51]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[51]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[52]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[52]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[53]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[53]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[54]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[54]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[55]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[55]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[56]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[56]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[57]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[57]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[58]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[58]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[59]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[59]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[5]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[60]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[60]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[61]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[61]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[62]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[62]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[63]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[63]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[6]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[7]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[8]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[9]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[9]\ : label is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001";
begin
  axi_rd_busy <= \^axi_rd_busy\;
  axi_rd_done <= \^axi_rd_done\;
  axi_rd_resp(1 downto 0) <= \^axi_rd_resp\(1 downto 0);
  axi_rready_reg_0 <= \^axi_rready_reg_0\;
  m_axi_araddr(31 downto 0) <= cmd_fifo_data_out_ff(63 downto 32);
  m_axi_arvalid <= \^m_axi_arvalid\;
  rx_fifo_wr_en <= \^rx_fifo_wr_en\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rx_fifo_wr_en\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => p_20_out
    );
axi_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEECFFF00220000"
    )
        port map (
      I0 => axi_rd,
      I1 => state(2),
      I2 => m_axi_arready,
      I3 => state(1),
      I4 => state(0),
      I5 => \^m_axi_arvalid\,
      O => axi_arvalid_i_1_n_0
    );
axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_arvalid_i_1_n_0,
      Q => \^m_axi_arvalid\,
      R => SR(0)
    );
axi_rd_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFF02023000"
    )
        port map (
      I0 => axi_rd,
      I1 => state(1),
      I2 => state(2),
      I3 => m_axi_rvalid,
      I4 => state(0),
      I5 => \^axi_rd_busy\,
      O => axi_rd_busy_i_1_n_0
    );
axi_rd_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_rd_busy_i_1_n_0,
      Q => \^axi_rd_busy\,
      R => SR(0)
    );
axi_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAF03F000A0000"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => axi_rd,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => \^axi_rd_done\,
      O => axi_rd_done_i_1_n_0
    );
axi_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_rd_done_i_1_n_0,
      Q => \^axi_rd_done\,
      R => SR(0)
    );
\axi_rd_resp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rvalid,
      I2 => \^axi_rready_reg_0\,
      I3 => \^axi_rd_resp\(0),
      O => \axi_rd_resp[0]_i_1_n_0\
    );
\axi_rd_resp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rvalid,
      I2 => \^axi_rready_reg_0\,
      I3 => \^axi_rd_resp\(1),
      O => \axi_rd_resp[1]_i_1_n_0\
    );
\axi_rd_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \axi_rd_resp[0]_i_1_n_0\,
      Q => \^axi_rd_resp\(0),
      R => SR(0)
    );
\axi_rd_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \axi_rd_resp[1]_i_1_n_0\,
      Q => \^axi_rd_resp\(1),
      R => SR(0)
    );
axi_rready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF5FFF500400040"
    )
        port map (
      I0 => state(0),
      I1 => m_axi_arready,
      I2 => state(1),
      I3 => state(2),
      I4 => m_axi_rvalid,
      I5 => \^axi_rready_reg_0\,
      O => axi_rready_i_1_n_0
    );
axi_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_rready_i_1_n_0,
      Q => \^axi_rready_reg_0\,
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(0),
      Q => cmd_fifo_data_out_ff(0),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(10),
      Q => cmd_fifo_data_out_ff(10),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(11),
      Q => cmd_fifo_data_out_ff(11),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(12),
      Q => cmd_fifo_data_out_ff(12),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(13),
      Q => cmd_fifo_data_out_ff(13),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(14),
      Q => cmd_fifo_data_out_ff(14),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(15),
      Q => cmd_fifo_data_out_ff(15),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(16),
      Q => cmd_fifo_data_out_ff(16),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(17),
      Q => cmd_fifo_data_out_ff(17),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(18),
      Q => cmd_fifo_data_out_ff(18),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(19),
      Q => cmd_fifo_data_out_ff(19),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(1),
      Q => cmd_fifo_data_out_ff(1),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(20),
      Q => cmd_fifo_data_out_ff(20),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(21),
      Q => cmd_fifo_data_out_ff(21),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(22),
      Q => cmd_fifo_data_out_ff(22),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(23),
      Q => cmd_fifo_data_out_ff(23),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(24),
      Q => cmd_fifo_data_out_ff(24),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(25),
      Q => cmd_fifo_data_out_ff(25),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(26),
      Q => cmd_fifo_data_out_ff(26),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(27),
      Q => cmd_fifo_data_out_ff(27),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(28),
      Q => cmd_fifo_data_out_ff(28),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(29),
      Q => cmd_fifo_data_out_ff(29),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(2),
      Q => cmd_fifo_data_out_ff(2),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(30),
      Q => cmd_fifo_data_out_ff(30),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(31),
      Q => cmd_fifo_data_out_ff(31),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(32),
      Q => cmd_fifo_data_out_ff(32),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(33),
      Q => cmd_fifo_data_out_ff(33),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(34),
      Q => cmd_fifo_data_out_ff(34),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(35),
      Q => cmd_fifo_data_out_ff(35),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(36),
      Q => cmd_fifo_data_out_ff(36),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(37),
      Q => cmd_fifo_data_out_ff(37),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(38),
      Q => cmd_fifo_data_out_ff(38),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(39),
      Q => cmd_fifo_data_out_ff(39),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(3),
      Q => cmd_fifo_data_out_ff(3),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(40),
      Q => cmd_fifo_data_out_ff(40),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(41),
      Q => cmd_fifo_data_out_ff(41),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(42),
      Q => cmd_fifo_data_out_ff(42),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(43),
      Q => cmd_fifo_data_out_ff(43),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(44),
      Q => cmd_fifo_data_out_ff(44),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(45),
      Q => cmd_fifo_data_out_ff(45),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(46),
      Q => cmd_fifo_data_out_ff(46),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(47),
      Q => cmd_fifo_data_out_ff(47),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(48),
      Q => cmd_fifo_data_out_ff(48),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(49),
      Q => cmd_fifo_data_out_ff(49),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(4),
      Q => cmd_fifo_data_out_ff(4),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(50),
      Q => cmd_fifo_data_out_ff(50),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(51),
      Q => cmd_fifo_data_out_ff(51),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(52),
      Q => cmd_fifo_data_out_ff(52),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(53),
      Q => cmd_fifo_data_out_ff(53),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(54),
      Q => cmd_fifo_data_out_ff(54),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(55),
      Q => cmd_fifo_data_out_ff(55),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(56),
      Q => cmd_fifo_data_out_ff(56),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(57),
      Q => cmd_fifo_data_out_ff(57),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(58),
      Q => cmd_fifo_data_out_ff(58),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(59),
      Q => cmd_fifo_data_out_ff(59),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(5),
      Q => cmd_fifo_data_out_ff(5),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(60),
      Q => cmd_fifo_data_out_ff(60),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(61),
      Q => cmd_fifo_data_out_ff(61),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(62),
      Q => cmd_fifo_data_out_ff(62),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(63),
      Q => cmd_fifo_data_out_ff(63),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(6),
      Q => cmd_fifo_data_out_ff(6),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(7),
      Q => cmd_fifo_data_out_ff(7),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(8),
      Q => cmd_fifo_data_out_ff(8),
      R => SR(0)
    );
\cmd_fifo_data_out_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_rd,
      D => \cmd_fifo_data_out_ff_reg[63]_0\(9),
      Q => cmd_fifo_data_out_ff(9),
      R => SR(0)
    );
\rd_cmd_fifo_data_out_qid[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rd_done\,
      I1 => axi_rd_done_ff,
      O => E(0)
    );
\rx_fifo_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(0),
      Q => \rx_fifo_data_o_reg[31]_0\(0),
      R => '0'
    );
\rx_fifo_data_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(10),
      Q => \rx_fifo_data_o_reg[31]_0\(10),
      R => '0'
    );
\rx_fifo_data_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(11),
      Q => \rx_fifo_data_o_reg[31]_0\(11),
      R => '0'
    );
\rx_fifo_data_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(12),
      Q => \rx_fifo_data_o_reg[31]_0\(12),
      R => '0'
    );
\rx_fifo_data_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(13),
      Q => \rx_fifo_data_o_reg[31]_0\(13),
      R => '0'
    );
\rx_fifo_data_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(14),
      Q => \rx_fifo_data_o_reg[31]_0\(14),
      R => '0'
    );
\rx_fifo_data_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(15),
      Q => \rx_fifo_data_o_reg[31]_0\(15),
      R => '0'
    );
\rx_fifo_data_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(16),
      Q => \rx_fifo_data_o_reg[31]_0\(16),
      R => '0'
    );
\rx_fifo_data_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(17),
      Q => \rx_fifo_data_o_reg[31]_0\(17),
      R => '0'
    );
\rx_fifo_data_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(18),
      Q => \rx_fifo_data_o_reg[31]_0\(18),
      R => '0'
    );
\rx_fifo_data_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(19),
      Q => \rx_fifo_data_o_reg[31]_0\(19),
      R => '0'
    );
\rx_fifo_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(1),
      Q => \rx_fifo_data_o_reg[31]_0\(1),
      R => '0'
    );
\rx_fifo_data_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(20),
      Q => \rx_fifo_data_o_reg[31]_0\(20),
      R => '0'
    );
\rx_fifo_data_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(21),
      Q => \rx_fifo_data_o_reg[31]_0\(21),
      R => '0'
    );
\rx_fifo_data_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(22),
      Q => \rx_fifo_data_o_reg[31]_0\(22),
      R => '0'
    );
\rx_fifo_data_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(23),
      Q => \rx_fifo_data_o_reg[31]_0\(23),
      R => '0'
    );
\rx_fifo_data_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(24),
      Q => \rx_fifo_data_o_reg[31]_0\(24),
      R => '0'
    );
\rx_fifo_data_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(25),
      Q => \rx_fifo_data_o_reg[31]_0\(25),
      R => '0'
    );
\rx_fifo_data_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(26),
      Q => \rx_fifo_data_o_reg[31]_0\(26),
      R => '0'
    );
\rx_fifo_data_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(27),
      Q => \rx_fifo_data_o_reg[31]_0\(27),
      R => '0'
    );
\rx_fifo_data_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(28),
      Q => \rx_fifo_data_o_reg[31]_0\(28),
      R => '0'
    );
\rx_fifo_data_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(29),
      Q => \rx_fifo_data_o_reg[31]_0\(29),
      R => '0'
    );
\rx_fifo_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(2),
      Q => \rx_fifo_data_o_reg[31]_0\(2),
      R => '0'
    );
\rx_fifo_data_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(30),
      Q => \rx_fifo_data_o_reg[31]_0\(30),
      R => '0'
    );
\rx_fifo_data_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(31),
      Q => \rx_fifo_data_o_reg[31]_0\(31),
      R => '0'
    );
\rx_fifo_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(3),
      Q => \rx_fifo_data_o_reg[31]_0\(3),
      R => '0'
    );
\rx_fifo_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(4),
      Q => \rx_fifo_data_o_reg[31]_0\(4),
      R => '0'
    );
\rx_fifo_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(5),
      Q => \rx_fifo_data_o_reg[31]_0\(5),
      R => '0'
    );
\rx_fifo_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(6),
      Q => \rx_fifo_data_o_reg[31]_0\(6),
      R => '0'
    );
\rx_fifo_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(7),
      Q => \rx_fifo_data_o_reg[31]_0\(7),
      R => '0'
    );
\rx_fifo_data_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(8),
      Q => \rx_fifo_data_o_reg[31]_0\(8),
      R => '0'
    );
\rx_fifo_data_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_axi_rvalid,
      D => m_axi_rdata(9),
      Q => \rx_fifo_data_o_reg[31]_0\(9),
      R => '0'
    );
rx_fifo_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB0008"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \^rx_fifo_wr_en\,
      O => rx_fifo_wr_en_i_1_n_0
    );
rx_fifo_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rx_fifo_wr_en_i_1_n_0,
      Q => \^rx_fifo_wr_en\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCF050"
    )
        port map (
      I0 => axi_rd,
      I1 => m_axi_rvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F3A0"
    )
        port map (
      I0 => axi_rd,
      I1 => m_axi_arready,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => \state[1]_i_1__0_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF50C00"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_axi_arready,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => state(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb is
  port (
    xsdb_drdy_xsdb_rxfifo : out STD_LOGIC;
    rst_xsdbfifo_large_reg : out STD_LOGIC;
    rx_fifo_rd : out STD_LOGIC;
    \s_daddr_i_reg[5]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[0]_0\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \select\ : in STD_LOGIC;
    xsdb_den_status : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rx_fifo_rden_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dwe_i : in STD_LOGIC;
    \rx_fifo_datain_ff_reg[0]_0\ : in STD_LOGIC;
    s_den_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb : entity is "jtag_axi_v1_2_9_rxfifo2xsdb";
end pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb is
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal rx_fifo_datain_ff : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_fifo_rden_i : STD_LOGIC;
  signal rx_fifo_rden_reg : STD_LOGIC;
  signal rx_fifo_rden_reg_i_2_n_0 : STD_LOGIC;
  signal rx_fifo_rden_reg_i_3_n_0 : STD_LOGIC;
  signal \^s_daddr_i_reg[5]\ : STD_LOGIC;
  signal select_i_2_n_0 : STD_LOGIC;
  signal \shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \xsdb2read_cmdfifo/\ : STD_LOGIC;
  signal xsdb_drdy_i : STD_LOGIC;
  signal xsdb_drdy_i0 : STD_LOGIC;
  signal xsdb_rden : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of select_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shift_reg[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \shift_reg[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \shift_reg[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \shift_reg[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shift_reg[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shift_reg[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shift_reg[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shift_reg[16]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \shift_reg[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \shift_reg[18]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \shift_reg[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \shift_reg[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \shift_reg[20]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \shift_reg[21]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \shift_reg[22]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \shift_reg[23]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \shift_reg[24]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \shift_reg[25]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \shift_reg[26]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \shift_reg[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \shift_reg[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shift_reg[29]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shift_reg[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \shift_reg[30]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shift_reg[31]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shift_reg[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \shift_reg[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \shift_reg[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \shift_reg[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \shift_reg[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \shift_reg[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \shift_reg[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of xsdb_drdy_i_i_1 : label is "soft_lutpair69";
begin
  \s_daddr_i_reg[5]\ <= \^s_daddr_i_reg[5]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040004000"
    )
        port map (
      I0 => select_i_2_n_0,
      I1 => rx_fifo_rden_reg_i_3_n_0,
      I2 => rx_fifo_rden_reg_i_2_n_0,
      I3 => \^s_daddr_i_reg[5]\,
      I4 => ram_empty_fb_i_reg,
      I5 => ram_empty_fb_i_reg_0,
      O => rx_fifo_rd
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11112202"
    )
        port map (
      I0 => xsdb_rden,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(1),
      I3 => count(2),
      I4 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12123000"
    )
        port map (
      I0 => xsdb_rden,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(1),
      I3 => count(2),
      I4 => count(0),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13203300"
    )
        port map (
      I0 => xsdb_rden,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(1),
      I3 => count(2),
      I4 => count(0),
      O => \count[2]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => '0'
    );
\rx_fifo_datain_ff[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg_0(2),
      I1 => rx_fifo_rden_reg_reg_0(1),
      I2 => rx_fifo_rden_reg_reg_0(0),
      I3 => s_dwe_i,
      I4 => \rx_fifo_datain_ff_reg[0]_0\,
      I5 => \^s_daddr_i_reg[5]\,
      O => xsdb_rden
    );
\rx_fifo_datain_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(0),
      Q => rx_fifo_datain_ff(0),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(10),
      Q => rx_fifo_datain_ff(10),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(11),
      Q => rx_fifo_datain_ff(11),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(12),
      Q => rx_fifo_datain_ff(12),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(13),
      Q => rx_fifo_datain_ff(13),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(14),
      Q => rx_fifo_datain_ff(14),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(15),
      Q => rx_fifo_datain_ff(15),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(16),
      Q => rx_fifo_datain_ff(16),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(17),
      Q => rx_fifo_datain_ff(17),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(18),
      Q => rx_fifo_datain_ff(18),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(19),
      Q => rx_fifo_datain_ff(19),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(1),
      Q => rx_fifo_datain_ff(1),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(20),
      Q => rx_fifo_datain_ff(20),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(21),
      Q => rx_fifo_datain_ff(21),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(22),
      Q => rx_fifo_datain_ff(22),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(23),
      Q => rx_fifo_datain_ff(23),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(24),
      Q => rx_fifo_datain_ff(24),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(25),
      Q => rx_fifo_datain_ff(25),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(26),
      Q => rx_fifo_datain_ff(26),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(27),
      Q => rx_fifo_datain_ff(27),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(28),
      Q => rx_fifo_datain_ff(28),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(29),
      Q => rx_fifo_datain_ff(29),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(2),
      Q => rx_fifo_datain_ff(2),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(30),
      Q => rx_fifo_datain_ff(30),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(31),
      Q => rx_fifo_datain_ff(31),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(3),
      Q => rx_fifo_datain_ff(3),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(4),
      Q => rx_fifo_datain_ff(4),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(5),
      Q => rx_fifo_datain_ff(5),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(6),
      Q => rx_fifo_datain_ff(6),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(7),
      Q => rx_fifo_datain_ff(7),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(8),
      Q => rx_fifo_datain_ff(8),
      R => \shift_reg_reg[0]_0\
    );
\rx_fifo_datain_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_rden,
      D => D(9),
      Q => rx_fifo_datain_ff(9),
      R => \shift_reg_reg[0]_0\
    );
rx_fifo_rden_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^s_daddr_i_reg[5]\,
      I1 => rx_fifo_rden_reg_i_2_n_0,
      I2 => rx_fifo_rden_reg_i_3_n_0,
      I3 => count(1),
      I4 => count(0),
      I5 => count(2),
      O => rx_fifo_rden_i
    );
rx_fifo_rden_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040004"
    )
        port map (
      I0 => s_dwe_i,
      I1 => rx_fifo_rden_reg_reg_0(1),
      I2 => rx_fifo_rden_reg_reg_0(2),
      I3 => rx_fifo_rden_reg_reg_0(5),
      I4 => rx_fifo_rden_reg_reg_0(4),
      I5 => rx_fifo_rden_reg_reg_0(3),
      O => rx_fifo_rden_reg_i_2_n_0
    );
rx_fifo_rden_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg_0(2),
      I1 => rx_fifo_rden_reg_reg_0(1),
      I2 => rx_fifo_rden_reg_reg_0(0),
      O => rx_fifo_rden_reg_i_3_n_0
    );
rx_fifo_rden_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rx_fifo_rden_i,
      Q => rx_fifo_rden_reg,
      R => \shift_reg_reg[0]_0\
    );
select_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545054"
    )
        port map (
      I0 => \shift_reg_reg[0]_0\,
      I1 => \select\,
      I2 => xsdb_den_status,
      I3 => xsdb_rden,
      I4 => select_i_2_n_0,
      O => rst_xsdbfifo_large_reg
    );
select_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => count(2),
      I1 => count(0),
      I2 => count(1),
      O => select_i_2_n_0
    );
\shift_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(0),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[16]\,
      O => \shift_reg[0]_i_1_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(10),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[26]\,
      O => \shift_reg[10]_i_1_n_0\
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(11),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[27]\,
      O => \shift_reg[11]_i_1_n_0\
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(12),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[28]\,
      O => \shift_reg[12]_i_1_n_0\
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(13),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[29]\,
      O => \shift_reg[13]_i_1_n_0\
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(14),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[30]\,
      O => \shift_reg[14]_i_1_n_0\
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(15),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[31]\,
      O => \shift_reg[15]_i_1_n_0\
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(16),
      O => \shift_reg[16]_i_1_n_0\
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(17),
      O => \shift_reg[17]_i_1_n_0\
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(18),
      O => \shift_reg[18]_i_1_n_0\
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(19),
      O => \shift_reg[19]_i_1_n_0\
    );
\shift_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(1),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[17]\,
      O => \shift_reg[1]_i_1_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(20),
      O => \shift_reg[20]_i_1_n_0\
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(21),
      O => \shift_reg[21]_i_1_n_0\
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(22),
      O => \shift_reg[22]_i_1_n_0\
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(23),
      O => \shift_reg[23]_i_1_n_0\
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(24),
      O => \shift_reg[24]_i_1_n_0\
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(25),
      O => \shift_reg[25]_i_1_n_0\
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(26),
      O => \shift_reg[26]_i_1_n_0\
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(27),
      O => \shift_reg[27]_i_1_n_0\
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(28),
      O => \shift_reg[28]_i_1_n_0\
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(29),
      O => \shift_reg[29]_i_1_n_0\
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(2),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[18]\,
      O => \shift_reg[2]_i_1_n_0\
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(30),
      O => \shift_reg[30]_i_1_n_0\
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => xsdb_drdy_i,
      O => \shift_reg[31]_i_1_n_0\
    );
\shift_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg,
      I1 => rx_fifo_datain_ff(31),
      O => \shift_reg[31]_i_2_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(3),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[19]\,
      O => \shift_reg[3]_i_1_n_0\
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(4),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[20]\,
      O => \shift_reg[4]_i_1_n_0\
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(5),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[21]\,
      O => \shift_reg[5]_i_1_n_0\
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(6),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[22]\,
      O => \shift_reg[6]_i_1_n_0\
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(7),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[23]\,
      O => \shift_reg[7]_i_1_n_0\
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(8),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[24]\,
      O => \shift_reg[8]_i_1_n_0\
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_fifo_datain_ff(9),
      I1 => rx_fifo_rden_reg,
      I2 => \shift_reg_reg_n_0_[25]\,
      O => \shift_reg[9]_i_1_n_0\
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[0]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[0]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[10]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[10]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[11]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[11]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[12]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[12]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[13]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[13]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[14]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[14]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[15]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[15]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[16]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[16]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[17]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[17]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[18]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[18]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[19]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[19]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[1]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[1]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[20]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[20]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[21]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[21]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[22]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[22]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[23]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[23]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[24]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[24]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[25]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[25]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[26]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[26]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[27]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[27]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[28]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[28]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[29]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[29]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[2]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[2]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[30]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[30]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[31]_i_2_n_0\,
      Q => \shift_reg_reg_n_0_[31]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[3]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[3]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[4]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[4]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[5]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[5]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[6]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[6]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[7]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[7]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[8]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[8]\,
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \shift_reg[31]_i_1_n_0\,
      D => \shift_reg[9]_i_1_n_0\,
      Q => \shift_reg_reg_n_0_[9]\,
      R => \shift_reg_reg[0]_0\
    );
\xsdb_dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\xsdb_dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\xsdb_dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[11]\,
      Q => Q(11),
      R => '0'
    );
\xsdb_dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[12]\,
      Q => Q(12),
      R => '0'
    );
\xsdb_dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[13]\,
      Q => Q(13),
      R => '0'
    );
\xsdb_dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[14]\,
      Q => Q(14),
      R => '0'
    );
\xsdb_dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[15]\,
      Q => Q(15),
      R => '0'
    );
\xsdb_dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\xsdb_dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\xsdb_dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\xsdb_dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\xsdb_dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\xsdb_dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\xsdb_dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\xsdb_dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\xsdb_dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => \shift_reg_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
\xsdb_drdy_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \shift_reg_reg[0]_0\,
      O => \xsdb2read_cmdfifo/\
    );
xsdb_drdy_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg_0(5),
      I1 => rx_fifo_rden_reg_reg_0(7),
      I2 => rx_fifo_rden_reg_reg_0(6),
      I3 => s_den_i,
      I4 => rx_fifo_rden_reg_reg_0(4),
      O => \^s_daddr_i_reg[5]\
    );
xsdb_drdy_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => xsdb_rden,
      I1 => count(2),
      I2 => count(0),
      I3 => count(1),
      I4 => rx_fifo_rden_reg,
      O => xsdb_drdy_i0
    );
xsdb_drdy_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => xsdb_drdy_i0,
      Q => xsdb_drdy_i,
      R => \shift_reg_reg[0]_0\
    );
xsdb_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \xsdb2read_cmdfifo/\,
      D => xsdb_drdy_i,
      Q => xsdb_drdy_xsdb_rxfifo,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_write_axilite is
  port (
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wr_done : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_fifo_read_en : out STD_LOGIC;
    axi_wr_busy : out STD_LOGIC;
    axi_bready_ff_reg_0 : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    axi_wr_done_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_wr_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    axi_wr_done_ff : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    axi_wr : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_fifo_data_out_ff_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_write_axilite : entity is "jtag_axi_v1_2_9_write_axilite";
end pcie_7x_0_jtag_axi_v1_2_9_write_axilite;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_write_axilite is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_awvalid_i_2_n_0 : STD_LOGIC;
  signal axi_awvalid_i_3_n_0 : STD_LOGIC;
  signal axi_awvalid_i_4_n_0 : STD_LOGIC;
  signal axi_bready_ff_i_1_n_0 : STD_LOGIC;
  signal axi_bready_ff_i_2_n_0 : STD_LOGIC;
  signal axi_bready_ff_i_3_n_0 : STD_LOGIC;
  signal \^axi_bready_ff_reg_0\ : STD_LOGIC;
  signal \^axi_wr_busy\ : STD_LOGIC;
  signal axi_wr_busy_i_1_n_0 : STD_LOGIC;
  signal axi_wr_busy_i_2_n_0 : STD_LOGIC;
  signal \^axi_wr_done\ : STD_LOGIC;
  signal axi_wr_done_i_1_n_0 : STD_LOGIC;
  signal axi_wr_done_i_2_n_0 : STD_LOGIC;
  signal axi_wr_done_i_3_n_0 : STD_LOGIC;
  signal axi_wr_done_i_4_n_0 : STD_LOGIC;
  signal \^axi_wr_resp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_wr_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_wr_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal axi_wvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wvalid_i_2_n_0 : STD_LOGIC;
  signal cmd_fifo_data_out_ff : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg : string;
  attribute async_reg of cmd_fifo_data_out_ff : signal is "true";
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state[5]_i_1_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^tx_fifo_read_en\ : STD_LOGIC;
  signal tx_fifo_read_en_i_1_n_0 : STD_LOGIC;
  signal tx_fifo_read_en_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_bready_ff_i_3 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of axi_wr_busy_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of axi_wr_done_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of axi_wr_done_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of axi_wvalid_i_2 : label is "soft_lutpair24";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[10]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[11]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[12]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[13]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[14]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[15]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[16]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[17]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[18]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[19]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[20]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[21]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[22]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[23]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[24]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[25]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[26]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[27]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[28]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[29]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[30]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[31]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[32]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[32]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[33]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[33]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[34]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[34]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[35]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[35]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[36]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[36]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[37]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[37]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[38]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[38]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[39]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[39]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[40]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[40]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[41]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[41]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[42]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[42]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[43]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[43]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[44]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[44]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[45]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[45]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[46]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[46]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[47]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[47]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[48]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[48]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[49]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[49]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[50]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[50]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[51]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[51]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[52]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[52]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[53]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[53]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[54]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[54]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[55]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[55]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[56]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[56]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[57]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[57]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[58]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[58]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[59]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[59]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[5]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[60]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[60]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[61]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[61]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[62]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[62]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[63]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[63]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[6]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[7]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[8]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \cmd_fifo_data_out_ff_reg[9]\ : label is std.standard.true;
  attribute KEEP of \cmd_fifo_data_out_ff_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state[1]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state[5]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[5]_i_4\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001";
begin
  SR(0) <= \^sr\(0);
  axi_bready_ff_reg_0 <= \^axi_bready_ff_reg_0\;
  axi_wr_busy <= \^axi_wr_busy\;
  axi_wr_done <= \^axi_wr_done\;
  axi_wr_resp(1 downto 0) <= \^axi_wr_resp\(1 downto 0);
  m_axi_awaddr(31 downto 0) <= cmd_fifo_data_out_ff(63 downto 32);
  m_axi_awvalid <= \^m_axi_awvalid\;
  m_axi_wvalid <= \^m_axi_wvalid\;
  tx_fifo_read_en <= \^tx_fifo_read_en\;
axi_awvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^sr\(0)
    );
axi_awvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF0FBFB50F05050"
    )
        port map (
      I0 => axi_awvalid_i_3_n_0,
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(4),
      I4 => axi_awvalid_i_4_n_0,
      I5 => \^m_axi_awvalid\,
      O => axi_awvalid_i_2_n_0
    );
axi_awvalid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(5),
      I3 => state(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => state(2),
      O => axi_awvalid_i_3_n_0
    );
axi_awvalid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000101100000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => m_axi_awready,
      I5 => state(5),
      O => axi_awvalid_i_4_n_0
    );
axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_awvalid_i_2_n_0,
      Q => \^m_axi_awvalid\,
      R => \^sr\(0)
    );
axi_bready_ff_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5777AAAA0000"
    )
        port map (
      I0 => axi_bready_ff_i_2_n_0,
      I1 => state(0),
      I2 => state(5),
      I3 => m_axi_bvalid,
      I4 => axi_bready_ff_i_3_n_0,
      I5 => \^axi_bready_ff_reg_0\,
      O => axi_bready_ff_i_1_n_0
    );
axi_bready_ff_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => axi_bready_ff_i_2_n_0
    );
axi_bready_ff_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC0C8C0"
    )
        port map (
      I0 => state(2),
      I1 => m_axi_awready,
      I2 => state(3),
      I3 => m_axi_wready,
      I4 => state(4),
      O => axi_bready_ff_i_3_n_0
    );
axi_bready_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_bready_ff_i_1_n_0,
      Q => \^axi_bready_ff_reg_0\,
      R => \^sr\(0)
    );
axi_wr_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFF000022C0"
    )
        port map (
      I0 => axi_wr,
      I1 => state(5),
      I2 => m_axi_bvalid,
      I3 => state(0),
      I4 => axi_wr_busy_i_2_n_0,
      I5 => \^axi_wr_busy\,
      O => axi_wr_busy_i_1_n_0
    );
axi_wr_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(2),
      O => axi_wr_busy_i_2_n_0
    );
axi_wr_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_wr_busy_i_1_n_0,
      Q => \^axi_wr_busy\,
      R => \^sr\(0)
    );
axi_wr_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABB8A8A8A88"
    )
        port map (
      I0 => axi_wr_done_i_2_n_0,
      I1 => axi_wr_done_i_3_n_0,
      I2 => axi_awvalid_i_3_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => p_1_in(1),
      I5 => \^axi_wr_done\,
      O => axi_wr_done_i_1_n_0
    );
axi_wr_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => state(5),
      O => axi_wr_done_i_2_n_0
    );
axi_wr_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300030230"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => axi_wr_done_i_4_n_0,
      I2 => state(2),
      I3 => state(5),
      I4 => state(3),
      I5 => state(4),
      O => axi_wr_done_i_3_n_0
    );
axi_wr_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      O => axi_wr_done_i_4_n_0
    );
axi_wr_done_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_wr_done_i_1_n_0,
      Q => \^axi_wr_done\,
      R => \^sr\(0)
    );
\axi_wr_resp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => m_axi_bresp(0),
      I1 => m_axi_bvalid,
      I2 => \^axi_bready_ff_reg_0\,
      I3 => \^axi_wr_resp\(0),
      O => \axi_wr_resp[0]_i_1_n_0\
    );
\axi_wr_resp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => m_axi_bresp(1),
      I1 => m_axi_bvalid,
      I2 => \^axi_bready_ff_reg_0\,
      I3 => \^axi_wr_resp\(1),
      O => \axi_wr_resp[1]_i_1_n_0\
    );
\axi_wr_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \axi_wr_resp[0]_i_1_n_0\,
      Q => \^axi_wr_resp\(0),
      R => \^sr\(0)
    );
\axi_wr_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \axi_wr_resp[1]_i_1_n_0\,
      Q => \^axi_wr_resp\(1),
      R => \^sr\(0)
    );
axi_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFF50505050"
    )
        port map (
      I0 => axi_awvalid_i_3_n_0,
      I1 => state(3),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(0),
      I4 => axi_wvalid_i_2_n_0,
      I5 => \^m_axi_wvalid\,
      O => axi_wvalid_i_1_n_0
    );
axi_wvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1064"
    )
        port map (
      I0 => state(2),
      I1 => state(5),
      I2 => m_axi_wready,
      I3 => state(4),
      O => axi_wvalid_i_2_n_0
    );
axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => axi_wvalid_i_1_n_0,
      Q => \^m_axi_wvalid\,
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(0),
      Q => cmd_fifo_data_out_ff(0),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(10),
      Q => cmd_fifo_data_out_ff(10),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(11),
      Q => cmd_fifo_data_out_ff(11),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(12),
      Q => cmd_fifo_data_out_ff(12),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(13),
      Q => cmd_fifo_data_out_ff(13),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(14),
      Q => cmd_fifo_data_out_ff(14),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(15),
      Q => cmd_fifo_data_out_ff(15),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(16),
      Q => cmd_fifo_data_out_ff(16),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(17),
      Q => cmd_fifo_data_out_ff(17),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(18),
      Q => cmd_fifo_data_out_ff(18),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(19),
      Q => cmd_fifo_data_out_ff(19),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(1),
      Q => cmd_fifo_data_out_ff(1),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(20),
      Q => cmd_fifo_data_out_ff(20),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(21),
      Q => cmd_fifo_data_out_ff(21),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(22),
      Q => cmd_fifo_data_out_ff(22),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(23),
      Q => cmd_fifo_data_out_ff(23),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(24),
      Q => cmd_fifo_data_out_ff(24),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(25),
      Q => cmd_fifo_data_out_ff(25),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(26),
      Q => cmd_fifo_data_out_ff(26),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(27),
      Q => cmd_fifo_data_out_ff(27),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(28),
      Q => cmd_fifo_data_out_ff(28),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(29),
      Q => cmd_fifo_data_out_ff(29),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(2),
      Q => cmd_fifo_data_out_ff(2),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(30),
      Q => cmd_fifo_data_out_ff(30),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(31),
      Q => cmd_fifo_data_out_ff(31),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(32),
      Q => cmd_fifo_data_out_ff(32),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(33),
      Q => cmd_fifo_data_out_ff(33),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(34),
      Q => cmd_fifo_data_out_ff(34),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(35),
      Q => cmd_fifo_data_out_ff(35),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(36),
      Q => cmd_fifo_data_out_ff(36),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(37),
      Q => cmd_fifo_data_out_ff(37),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(38),
      Q => cmd_fifo_data_out_ff(38),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(39),
      Q => cmd_fifo_data_out_ff(39),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(3),
      Q => cmd_fifo_data_out_ff(3),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(40),
      Q => cmd_fifo_data_out_ff(40),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(41),
      Q => cmd_fifo_data_out_ff(41),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(42),
      Q => cmd_fifo_data_out_ff(42),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(43),
      Q => cmd_fifo_data_out_ff(43),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(44),
      Q => cmd_fifo_data_out_ff(44),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(45),
      Q => cmd_fifo_data_out_ff(45),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(46),
      Q => cmd_fifo_data_out_ff(46),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(47),
      Q => cmd_fifo_data_out_ff(47),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(48),
      Q => cmd_fifo_data_out_ff(48),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(49),
      Q => cmd_fifo_data_out_ff(49),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(4),
      Q => cmd_fifo_data_out_ff(4),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(50),
      Q => cmd_fifo_data_out_ff(50),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(51),
      Q => cmd_fifo_data_out_ff(51),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(52),
      Q => cmd_fifo_data_out_ff(52),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(53),
      Q => cmd_fifo_data_out_ff(53),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(54),
      Q => cmd_fifo_data_out_ff(54),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(55),
      Q => cmd_fifo_data_out_ff(55),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(56),
      Q => cmd_fifo_data_out_ff(56),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(57),
      Q => cmd_fifo_data_out_ff(57),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(58),
      Q => cmd_fifo_data_out_ff(58),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(59),
      Q => cmd_fifo_data_out_ff(59),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(5),
      Q => cmd_fifo_data_out_ff(5),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(60),
      Q => cmd_fifo_data_out_ff(60),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(61),
      Q => cmd_fifo_data_out_ff(61),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(62),
      Q => cmd_fifo_data_out_ff(62),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(63),
      Q => cmd_fifo_data_out_ff(63),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(6),
      Q => cmd_fifo_data_out_ff(6),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(7),
      Q => cmd_fifo_data_out_ff(7),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(8),
      Q => cmd_fifo_data_out_ff(8),
      R => \^sr\(0)
    );
\cmd_fifo_data_out_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => axi_wr,
      D => Q(9),
      Q => cmd_fifo_data_out_ff(9),
      R => \^sr\(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => axi_wr,
      I1 => state(0),
      I2 => state(5),
      I3 => m_axi_bvalid,
      O => p_1_in(0)
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => axi_wr,
      O => p_1_in(1)
    );
\state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(2),
      I1 => m_axi_awready,
      O => p_1_in(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => m_axi_wready,
      I1 => state(2),
      I2 => m_axi_awready,
      O => p_1_in(4)
    );
\state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => axi_bready_ff_i_2_n_0,
      I1 => \state[5]_i_3_n_0\,
      I2 => state(4),
      I3 => m_axi_wready,
      I4 => state(3),
      I5 => m_axi_awready,
      O => \state[5]_i_1_n_0\
    );
\state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => state(4),
      I2 => state(3),
      I3 => state(5),
      I4 => m_axi_bvalid,
      O => p_1_in(5)
    );
\state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFECC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => state(5),
      I2 => m_axi_awready,
      I3 => state(2),
      I4 => state(0),
      I5 => \state_reg_n_0_[1]\,
      O => \state[5]_i_3_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_awready,
      I1 => state(2),
      I2 => m_axi_wready,
      O => \state[5]_i_4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => p_1_in(0),
      Q => state(0),
      S => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => p_1_in(1),
      Q => \state_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => \state_reg_n_0_[1]\,
      Q => state(2),
      R => \^sr\(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => p_1_in(3),
      Q => state(3),
      R => \^sr\(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => p_1_in(4),
      Q => state(4),
      R => \^sr\(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \state[5]_i_1_n_0\,
      D => p_1_in(5),
      Q => state(5),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(0),
      Q => m_axi_wdata(0),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(10),
      Q => m_axi_wdata(10),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(11),
      Q => m_axi_wdata(11),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(12),
      Q => m_axi_wdata(12),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(13),
      Q => m_axi_wdata(13),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(14),
      Q => m_axi_wdata(14),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(15),
      Q => m_axi_wdata(15),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(16),
      Q => m_axi_wdata(16),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(17),
      Q => m_axi_wdata(17),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(18),
      Q => m_axi_wdata(18),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(19),
      Q => m_axi_wdata(19),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(1),
      Q => m_axi_wdata(1),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(20),
      Q => m_axi_wdata(20),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(21),
      Q => m_axi_wdata(21),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(22),
      Q => m_axi_wdata(22),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(23),
      Q => m_axi_wdata(23),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(24),
      Q => m_axi_wdata(24),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(25),
      Q => m_axi_wdata(25),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(26),
      Q => m_axi_wdata(26),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(27),
      Q => m_axi_wdata(27),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(28),
      Q => m_axi_wdata(28),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(29),
      Q => m_axi_wdata(29),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(2),
      Q => m_axi_wdata(2),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(30),
      Q => m_axi_wdata(30),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(31),
      Q => m_axi_wdata(31),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(3),
      Q => m_axi_wdata(3),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(4),
      Q => m_axi_wdata(4),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(5),
      Q => m_axi_wdata(5),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(6),
      Q => m_axi_wdata(6),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(7),
      Q => m_axi_wdata(7),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(8),
      Q => m_axi_wdata(8),
      R => \^sr\(0)
    );
\tx_fifo_data_out_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \tx_fifo_data_out_ff_reg[31]_0\(9),
      Q => m_axi_wdata(9),
      R => \^sr\(0)
    );
tx_fifo_read_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEF222A2220"
    )
        port map (
      I0 => axi_bready_ff_i_3_n_0,
      I1 => axi_awvalid_i_3_n_0,
      I2 => state(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => tx_fifo_read_en_i_2_n_0,
      I5 => \^tx_fifo_read_en\,
      O => tx_fifo_read_en_i_1_n_0
    );
tx_fifo_read_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100161600001616"
    )
        port map (
      I0 => state(5),
      I1 => state(3),
      I2 => state(4),
      I3 => m_axi_awready,
      I4 => state(2),
      I5 => m_axi_wready,
      O => tx_fifo_read_en_i_2_n_0
    );
tx_fifo_read_en_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => tx_fifo_read_en_i_1_n_0,
      Q => \^tx_fifo_read_en\,
      R => \^sr\(0)
    );
\wr_cmd_fifo_data_out_qid[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_wr_done\,
      I1 => axi_wr_done_ff,
      O => axi_wr_done_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo is
  port (
    xsdb_drdy_xsdb_txfifo : out STD_LOGIC;
    tx_fifo_wr : out STD_LOGIC;
    \s_daddr_i_reg[3]\ : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    \tx_fifo_dataout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_reg_reg[0]_0\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    s_dwe_i : in STD_LOGIC;
    \shift_reg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_reg_reg[0]_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo : entity is "jtag_axi_v1_2_9_xsdb2txfifo";
end pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo is
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \^s_daddr_i_reg[3]\ : STD_LOGIC;
  signal shift_en : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_dataout[31]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal tx_fifowr_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair89";
begin
  \s_daddr_i_reg[3]\ <= \^s_daddr_i_reg[3]\;
  tx_fifo_wr <= \^tx_fifo_wr\;
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11112022"
    )
        port map (
      I0 => shift_en,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(2),
      I3 => count(1),
      I4 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11223000"
    )
        port map (
      I0 => shift_en,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(2),
      I3 => count(1),
      I4 => count(0),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12303030"
    )
        port map (
      I0 => shift_en,
      I1 => \shift_reg_reg[0]_0\,
      I2 => count(2),
      I3 => count(1),
      I4 => count(0),
      O => \count[2]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => '0'
    );
\gic0.gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => \out\,
      O => p_20_out
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(16),
      Q => shift_reg(0),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(26),
      Q => shift_reg(10),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(27),
      Q => shift_reg(11),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(28),
      Q => shift_reg(12),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(29),
      Q => shift_reg(13),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(30),
      Q => shift_reg(14),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(31),
      Q => shift_reg(15),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(0),
      Q => shift_reg(16),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(1),
      Q => shift_reg(17),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(2),
      Q => shift_reg(18),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(3),
      Q => shift_reg(19),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(17),
      Q => shift_reg(1),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(4),
      Q => shift_reg(20),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(5),
      Q => shift_reg(21),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(6),
      Q => shift_reg(22),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(7),
      Q => shift_reg(23),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(8),
      Q => shift_reg(24),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(9),
      Q => shift_reg(25),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(10),
      Q => shift_reg(26),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(11),
      Q => shift_reg(27),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(12),
      Q => shift_reg(28),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(13),
      Q => shift_reg(29),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(18),
      Q => shift_reg(2),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(14),
      Q => shift_reg(30),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => Q(15),
      Q => shift_reg(31),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(19),
      Q => shift_reg(3),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(20),
      Q => shift_reg(4),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(21),
      Q => shift_reg(5),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(22),
      Q => shift_reg(6),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(23),
      Q => shift_reg(7),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(24),
      Q => shift_reg(8),
      R => \shift_reg_reg[0]_0\
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => shift_en,
      D => shift_reg(25),
      Q => shift_reg(9),
      R => \shift_reg_reg[0]_0\
    );
\tx_fifo_dataout[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \shift_reg_reg[0]_0\,
      I1 => count(0),
      I2 => count(2),
      I3 => count(1),
      O => \tx_fifo_dataout[31]_i_1_n_0\
    );
\tx_fifo_dataout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(0),
      Q => \tx_fifo_dataout_reg[31]_0\(0),
      R => '0'
    );
\tx_fifo_dataout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(10),
      Q => \tx_fifo_dataout_reg[31]_0\(10),
      R => '0'
    );
\tx_fifo_dataout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(11),
      Q => \tx_fifo_dataout_reg[31]_0\(11),
      R => '0'
    );
\tx_fifo_dataout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(12),
      Q => \tx_fifo_dataout_reg[31]_0\(12),
      R => '0'
    );
\tx_fifo_dataout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(13),
      Q => \tx_fifo_dataout_reg[31]_0\(13),
      R => '0'
    );
\tx_fifo_dataout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(14),
      Q => \tx_fifo_dataout_reg[31]_0\(14),
      R => '0'
    );
\tx_fifo_dataout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(15),
      Q => \tx_fifo_dataout_reg[31]_0\(15),
      R => '0'
    );
\tx_fifo_dataout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(16),
      Q => \tx_fifo_dataout_reg[31]_0\(16),
      R => '0'
    );
\tx_fifo_dataout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(17),
      Q => \tx_fifo_dataout_reg[31]_0\(17),
      R => '0'
    );
\tx_fifo_dataout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(18),
      Q => \tx_fifo_dataout_reg[31]_0\(18),
      R => '0'
    );
\tx_fifo_dataout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(19),
      Q => \tx_fifo_dataout_reg[31]_0\(19),
      R => '0'
    );
\tx_fifo_dataout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(1),
      Q => \tx_fifo_dataout_reg[31]_0\(1),
      R => '0'
    );
\tx_fifo_dataout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(20),
      Q => \tx_fifo_dataout_reg[31]_0\(20),
      R => '0'
    );
\tx_fifo_dataout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(21),
      Q => \tx_fifo_dataout_reg[31]_0\(21),
      R => '0'
    );
\tx_fifo_dataout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(22),
      Q => \tx_fifo_dataout_reg[31]_0\(22),
      R => '0'
    );
\tx_fifo_dataout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(23),
      Q => \tx_fifo_dataout_reg[31]_0\(23),
      R => '0'
    );
\tx_fifo_dataout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(24),
      Q => \tx_fifo_dataout_reg[31]_0\(24),
      R => '0'
    );
\tx_fifo_dataout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(25),
      Q => \tx_fifo_dataout_reg[31]_0\(25),
      R => '0'
    );
\tx_fifo_dataout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(26),
      Q => \tx_fifo_dataout_reg[31]_0\(26),
      R => '0'
    );
\tx_fifo_dataout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(27),
      Q => \tx_fifo_dataout_reg[31]_0\(27),
      R => '0'
    );
\tx_fifo_dataout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(28),
      Q => \tx_fifo_dataout_reg[31]_0\(28),
      R => '0'
    );
\tx_fifo_dataout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(29),
      Q => \tx_fifo_dataout_reg[31]_0\(29),
      R => '0'
    );
\tx_fifo_dataout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(2),
      Q => \tx_fifo_dataout_reg[31]_0\(2),
      R => '0'
    );
\tx_fifo_dataout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(30),
      Q => \tx_fifo_dataout_reg[31]_0\(30),
      R => '0'
    );
\tx_fifo_dataout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(31),
      Q => \tx_fifo_dataout_reg[31]_0\(31),
      R => '0'
    );
\tx_fifo_dataout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(3),
      Q => \tx_fifo_dataout_reg[31]_0\(3),
      R => '0'
    );
\tx_fifo_dataout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(4),
      Q => \tx_fifo_dataout_reg[31]_0\(4),
      R => '0'
    );
\tx_fifo_dataout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(5),
      Q => \tx_fifo_dataout_reg[31]_0\(5),
      R => '0'
    );
\tx_fifo_dataout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(6),
      Q => \tx_fifo_dataout_reg[31]_0\(6),
      R => '0'
    );
\tx_fifo_dataout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(7),
      Q => \tx_fifo_dataout_reg[31]_0\(7),
      R => '0'
    );
\tx_fifo_dataout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(8),
      Q => \tx_fifo_dataout_reg[31]_0\(8),
      R => '0'
    );
\tx_fifo_dataout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[31]_i_1_n_0\,
      D => shift_reg(9),
      Q => \tx_fifo_dataout_reg[31]_0\(9),
      R => '0'
    );
tx_fifowren_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => count(2),
      I1 => count(1),
      I2 => count(0),
      O => tx_fifowr_en
    );
tx_fifowren_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => tx_fifowr_en,
      Q => \^tx_fifo_wr\,
      R => \shift_reg_reg[0]_0\
    );
\xsdb_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^s_daddr_i_reg[3]\,
      I1 => s_dwe_i,
      I2 => \shift_reg_reg[0]_1\(2),
      I3 => \shift_reg_reg[0]_1\(0),
      I4 => \shift_reg_reg[0]_1\(1),
      I5 => \shift_reg_reg[0]_2\,
      O => shift_en
    );
xsdb_drdy_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \shift_reg_reg[0]_1\(3),
      I1 => \shift_reg_reg[0]_1\(4),
      I2 => \shift_reg_reg[0]_1\(5),
      O => \^s_daddr_i_reg[3]\
    );
xsdb_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => shift_en,
      Q => xsdb_drdy_xsdb_txfifo,
      R => \shift_reg_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0\ is
  port (
    xsdb_drdy_reg_0 : out STD_LOGIC;
    rd_cmd_fifowren_i : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    \tx_fifo_dataout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_fifowren_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \shift_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_dwe_i : in STD_LOGIC;
    \shift_reg_reg[0]_1\ : in STD_LOGIC;
    \shift_reg_reg[0]_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0\ : entity is "jtag_axi_v1_2_9_xsdb2txfifo";
end \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0\ is
  signal \count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rd_cmd_fifowren_i\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[63]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_fifo_dataout[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_fifowren_i_1__1_n_0\ : STD_LOGIC;
  signal xsdb_drdy_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count[3]_i_2__0\ : label is "soft_lutpair87";
begin
  rd_cmd_fifowren_i <= \^rd_cmd_fifowren_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rd_cmd_fifowren_i\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => p_20_out_1
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \p_0_in__0\(0)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => \p_0_in__0\(1)
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      O => \p_0_in__0\(2)
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => tx_fifowren_reg_0,
      O => \count[3]_i_1__0_n_0\
    );
\count[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      I3 => count_reg(3),
      O => \p_0_in__0\(3)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \p_0_in__0\(0),
      Q => count_reg(0),
      R => \count[3]_i_1__0_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \p_0_in__0\(1),
      Q => count_reg(1),
      R => \count[3]_i_1__0_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \p_0_in__0\(2),
      Q => count_reg(2),
      R => \count[3]_i_1__0_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \p_0_in__0\(3),
      Q => count_reg(3),
      R => \count[3]_i_1__0_n_0\
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[16]\,
      Q => \shift_reg_reg_n_0_[0]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[26]\,
      Q => \shift_reg_reg_n_0_[10]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[27]\,
      Q => \shift_reg_reg_n_0_[11]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[28]\,
      Q => \shift_reg_reg_n_0_[12]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[29]\,
      Q => \shift_reg_reg_n_0_[13]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[30]\,
      Q => \shift_reg_reg_n_0_[14]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[31]\,
      Q => \shift_reg_reg_n_0_[15]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[32]\,
      Q => \shift_reg_reg_n_0_[16]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[33]\,
      Q => \shift_reg_reg_n_0_[17]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[34]\,
      Q => \shift_reg_reg_n_0_[18]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[35]\,
      Q => \shift_reg_reg_n_0_[19]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[17]\,
      Q => \shift_reg_reg_n_0_[1]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[36]\,
      Q => \shift_reg_reg_n_0_[20]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[37]\,
      Q => \shift_reg_reg_n_0_[21]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[38]\,
      Q => \shift_reg_reg_n_0_[22]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[39]\,
      Q => \shift_reg_reg_n_0_[23]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[40]\,
      Q => \shift_reg_reg_n_0_[24]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[41]\,
      Q => \shift_reg_reg_n_0_[25]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[42]\,
      Q => \shift_reg_reg_n_0_[26]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[43]\,
      Q => \shift_reg_reg_n_0_[27]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[44]\,
      Q => \shift_reg_reg_n_0_[28]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[45]\,
      Q => \shift_reg_reg_n_0_[29]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[18]\,
      Q => \shift_reg_reg_n_0_[2]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[46]\,
      Q => \shift_reg_reg_n_0_[30]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[47]\,
      Q => \shift_reg_reg_n_0_[31]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[48]\,
      Q => \shift_reg_reg_n_0_[32]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[49]\,
      Q => \shift_reg_reg_n_0_[33]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[50]\,
      Q => \shift_reg_reg_n_0_[34]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[51]\,
      Q => \shift_reg_reg_n_0_[35]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[52]\,
      Q => \shift_reg_reg_n_0_[36]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[53]\,
      Q => \shift_reg_reg_n_0_[37]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[54]\,
      Q => \shift_reg_reg_n_0_[38]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[55]\,
      Q => \shift_reg_reg_n_0_[39]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[19]\,
      Q => \shift_reg_reg_n_0_[3]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[56]\,
      Q => \shift_reg_reg_n_0_[40]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[57]\,
      Q => \shift_reg_reg_n_0_[41]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[58]\,
      Q => \shift_reg_reg_n_0_[42]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[59]\,
      Q => \shift_reg_reg_n_0_[43]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[60]\,
      Q => \shift_reg_reg_n_0_[44]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[61]\,
      Q => \shift_reg_reg_n_0_[45]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[62]\,
      Q => \shift_reg_reg_n_0_[46]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[63]\,
      Q => \shift_reg_reg_n_0_[47]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(0),
      Q => \shift_reg_reg_n_0_[48]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(1),
      Q => \shift_reg_reg_n_0_[49]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[20]\,
      Q => \shift_reg_reg_n_0_[4]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(2),
      Q => \shift_reg_reg_n_0_[50]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(3),
      Q => \shift_reg_reg_n_0_[51]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(4),
      Q => \shift_reg_reg_n_0_[52]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(5),
      Q => \shift_reg_reg_n_0_[53]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(6),
      Q => \shift_reg_reg_n_0_[54]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(7),
      Q => \shift_reg_reg_n_0_[55]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(8),
      Q => \shift_reg_reg_n_0_[56]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(9),
      Q => \shift_reg_reg_n_0_[57]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(10),
      Q => \shift_reg_reg_n_0_[58]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(11),
      Q => \shift_reg_reg_n_0_[59]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[21]\,
      Q => \shift_reg_reg_n_0_[5]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(12),
      Q => \shift_reg_reg_n_0_[60]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(13),
      Q => \shift_reg_reg_n_0_[61]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(14),
      Q => \shift_reg_reg_n_0_[62]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => Q(15),
      Q => \shift_reg_reg_n_0_[63]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[22]\,
      Q => \shift_reg_reg_n_0_[6]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[23]\,
      Q => \shift_reg_reg_n_0_[7]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[24]\,
      Q => \shift_reg_reg_n_0_[8]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => xsdb_drdy_i_1_n_0,
      D => \shift_reg_reg_n_0_[25]\,
      Q => \shift_reg_reg_n_0_[9]\,
      R => tx_fifowren_reg_0
    );
\tx_fifo_dataout[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      I2 => tx_fifowren_reg_0,
      I3 => count_reg(3),
      I4 => count_reg(2),
      O => \tx_fifo_dataout[63]_i_1__0_n_0\
    );
\tx_fifo_dataout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => \tx_fifo_dataout_reg[63]_0\(0),
      R => '0'
    );
\tx_fifo_dataout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[10]\,
      Q => \tx_fifo_dataout_reg[63]_0\(10),
      R => '0'
    );
\tx_fifo_dataout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[11]\,
      Q => \tx_fifo_dataout_reg[63]_0\(11),
      R => '0'
    );
\tx_fifo_dataout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[12]\,
      Q => \tx_fifo_dataout_reg[63]_0\(12),
      R => '0'
    );
\tx_fifo_dataout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[13]\,
      Q => \tx_fifo_dataout_reg[63]_0\(13),
      R => '0'
    );
\tx_fifo_dataout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[14]\,
      Q => \tx_fifo_dataout_reg[63]_0\(14),
      R => '0'
    );
\tx_fifo_dataout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[15]\,
      Q => \tx_fifo_dataout_reg[63]_0\(15),
      R => '0'
    );
\tx_fifo_dataout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[16]\,
      Q => \tx_fifo_dataout_reg[63]_0\(16),
      R => '0'
    );
\tx_fifo_dataout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[17]\,
      Q => \tx_fifo_dataout_reg[63]_0\(17),
      R => '0'
    );
\tx_fifo_dataout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[18]\,
      Q => \tx_fifo_dataout_reg[63]_0\(18),
      R => '0'
    );
\tx_fifo_dataout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[19]\,
      Q => \tx_fifo_dataout_reg[63]_0\(19),
      R => '0'
    );
\tx_fifo_dataout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[1]\,
      Q => \tx_fifo_dataout_reg[63]_0\(1),
      R => '0'
    );
\tx_fifo_dataout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[20]\,
      Q => \tx_fifo_dataout_reg[63]_0\(20),
      R => '0'
    );
\tx_fifo_dataout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[21]\,
      Q => \tx_fifo_dataout_reg[63]_0\(21),
      R => '0'
    );
\tx_fifo_dataout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[22]\,
      Q => \tx_fifo_dataout_reg[63]_0\(22),
      R => '0'
    );
\tx_fifo_dataout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[23]\,
      Q => \tx_fifo_dataout_reg[63]_0\(23),
      R => '0'
    );
\tx_fifo_dataout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[24]\,
      Q => \tx_fifo_dataout_reg[63]_0\(24),
      R => '0'
    );
\tx_fifo_dataout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[25]\,
      Q => \tx_fifo_dataout_reg[63]_0\(25),
      R => '0'
    );
\tx_fifo_dataout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[26]\,
      Q => \tx_fifo_dataout_reg[63]_0\(26),
      R => '0'
    );
\tx_fifo_dataout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[27]\,
      Q => \tx_fifo_dataout_reg[63]_0\(27),
      R => '0'
    );
\tx_fifo_dataout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[28]\,
      Q => \tx_fifo_dataout_reg[63]_0\(28),
      R => '0'
    );
\tx_fifo_dataout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[29]\,
      Q => \tx_fifo_dataout_reg[63]_0\(29),
      R => '0'
    );
\tx_fifo_dataout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[2]\,
      Q => \tx_fifo_dataout_reg[63]_0\(2),
      R => '0'
    );
\tx_fifo_dataout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[30]\,
      Q => \tx_fifo_dataout_reg[63]_0\(30),
      R => '0'
    );
\tx_fifo_dataout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[31]\,
      Q => \tx_fifo_dataout_reg[63]_0\(31),
      R => '0'
    );
\tx_fifo_dataout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[32]\,
      Q => \tx_fifo_dataout_reg[63]_0\(32),
      R => '0'
    );
\tx_fifo_dataout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[33]\,
      Q => \tx_fifo_dataout_reg[63]_0\(33),
      R => '0'
    );
\tx_fifo_dataout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[34]\,
      Q => \tx_fifo_dataout_reg[63]_0\(34),
      R => '0'
    );
\tx_fifo_dataout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[35]\,
      Q => \tx_fifo_dataout_reg[63]_0\(35),
      R => '0'
    );
\tx_fifo_dataout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[36]\,
      Q => \tx_fifo_dataout_reg[63]_0\(36),
      R => '0'
    );
\tx_fifo_dataout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[37]\,
      Q => \tx_fifo_dataout_reg[63]_0\(37),
      R => '0'
    );
\tx_fifo_dataout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[38]\,
      Q => \tx_fifo_dataout_reg[63]_0\(38),
      R => '0'
    );
\tx_fifo_dataout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[39]\,
      Q => \tx_fifo_dataout_reg[63]_0\(39),
      R => '0'
    );
\tx_fifo_dataout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[3]\,
      Q => \tx_fifo_dataout_reg[63]_0\(3),
      R => '0'
    );
\tx_fifo_dataout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[40]\,
      Q => \tx_fifo_dataout_reg[63]_0\(40),
      R => '0'
    );
\tx_fifo_dataout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[41]\,
      Q => \tx_fifo_dataout_reg[63]_0\(41),
      R => '0'
    );
\tx_fifo_dataout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[42]\,
      Q => \tx_fifo_dataout_reg[63]_0\(42),
      R => '0'
    );
\tx_fifo_dataout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[43]\,
      Q => \tx_fifo_dataout_reg[63]_0\(43),
      R => '0'
    );
\tx_fifo_dataout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[44]\,
      Q => \tx_fifo_dataout_reg[63]_0\(44),
      R => '0'
    );
\tx_fifo_dataout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[45]\,
      Q => \tx_fifo_dataout_reg[63]_0\(45),
      R => '0'
    );
\tx_fifo_dataout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[46]\,
      Q => \tx_fifo_dataout_reg[63]_0\(46),
      R => '0'
    );
\tx_fifo_dataout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[47]\,
      Q => \tx_fifo_dataout_reg[63]_0\(47),
      R => '0'
    );
\tx_fifo_dataout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[48]\,
      Q => \tx_fifo_dataout_reg[63]_0\(48),
      R => '0'
    );
\tx_fifo_dataout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[49]\,
      Q => \tx_fifo_dataout_reg[63]_0\(49),
      R => '0'
    );
\tx_fifo_dataout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[4]\,
      Q => \tx_fifo_dataout_reg[63]_0\(4),
      R => '0'
    );
\tx_fifo_dataout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[50]\,
      Q => \tx_fifo_dataout_reg[63]_0\(50),
      R => '0'
    );
\tx_fifo_dataout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[51]\,
      Q => \tx_fifo_dataout_reg[63]_0\(51),
      R => '0'
    );
\tx_fifo_dataout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[52]\,
      Q => \tx_fifo_dataout_reg[63]_0\(52),
      R => '0'
    );
\tx_fifo_dataout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[53]\,
      Q => \tx_fifo_dataout_reg[63]_0\(53),
      R => '0'
    );
\tx_fifo_dataout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[54]\,
      Q => \tx_fifo_dataout_reg[63]_0\(54),
      R => '0'
    );
\tx_fifo_dataout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[55]\,
      Q => \tx_fifo_dataout_reg[63]_0\(55),
      R => '0'
    );
\tx_fifo_dataout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[56]\,
      Q => \tx_fifo_dataout_reg[63]_0\(56),
      R => '0'
    );
\tx_fifo_dataout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[57]\,
      Q => \tx_fifo_dataout_reg[63]_0\(57),
      R => '0'
    );
\tx_fifo_dataout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[58]\,
      Q => \tx_fifo_dataout_reg[63]_0\(58),
      R => '0'
    );
\tx_fifo_dataout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[59]\,
      Q => \tx_fifo_dataout_reg[63]_0\(59),
      R => '0'
    );
\tx_fifo_dataout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[5]\,
      Q => \tx_fifo_dataout_reg[63]_0\(5),
      R => '0'
    );
\tx_fifo_dataout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[60]\,
      Q => \tx_fifo_dataout_reg[63]_0\(60),
      R => '0'
    );
\tx_fifo_dataout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[61]\,
      Q => \tx_fifo_dataout_reg[63]_0\(61),
      R => '0'
    );
\tx_fifo_dataout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[62]\,
      Q => \tx_fifo_dataout_reg[63]_0\(62),
      R => '0'
    );
\tx_fifo_dataout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[63]\,
      Q => \tx_fifo_dataout_reg[63]_0\(63),
      R => '0'
    );
\tx_fifo_dataout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[6]\,
      Q => \tx_fifo_dataout_reg[63]_0\(6),
      R => '0'
    );
\tx_fifo_dataout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[7]\,
      Q => \tx_fifo_dataout_reg[63]_0\(7),
      R => '0'
    );
\tx_fifo_dataout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[8]\,
      Q => \tx_fifo_dataout_reg[63]_0\(8),
      R => '0'
    );
\tx_fifo_dataout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \tx_fifo_dataout[63]_i_1__0_n_0\,
      D => \shift_reg_reg_n_0_[9]\,
      Q => \tx_fifo_dataout_reg[63]_0\(9),
      R => '0'
    );
\tx_fifowren_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(3),
      I3 => count_reg(2),
      O => \tx_fifowren_i_1__1_n_0\
    );
tx_fifowren_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \tx_fifowren_i_1__1_n_0\,
      Q => \^rd_cmd_fifowren_i\,
      R => tx_fifowren_reg_0
    );
xsdb_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \shift_reg_reg[0]_0\(2),
      I1 => \shift_reg_reg[0]_0\(1),
      I2 => \shift_reg_reg[0]_0\(0),
      I3 => s_dwe_i,
      I4 => \shift_reg_reg[0]_1\,
      I5 => \shift_reg_reg[0]_2\,
      O => xsdb_drdy_i_1_n_0
    );
xsdb_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => xsdb_drdy_i_1_n_0,
      Q => xsdb_drdy_reg_0,
      R => tx_fifowren_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16\ is
  port (
    xsdb_drdy_reg_0 : out STD_LOGIC;
    wr_cmd_fifowren_i : out STD_LOGIC;
    p_20_out_0 : out STD_LOGIC;
    \tx_fifo_dataout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_fifowren_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_dwe_i : in STD_LOGIC;
    \count_reg[3]_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16\ : entity is "jtag_axi_v1_2_9_xsdb2txfifo";
end \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16\;

architecture STRUCTURE of \pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16\ is
  signal clear : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[63]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \shift_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal tx_fifo_dataout : STD_LOGIC;
  signal tx_fifowr_en : STD_LOGIC;
  signal \^wr_cmd_fifowren_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[3]_i_2\ : label is "soft_lutpair90";
begin
  wr_cmd_fifowren_i <= \^wr_cmd_fifowren_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_cmd_fifowren_i\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => p_20_out_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      O => p_0_in(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => tx_fifowren_reg_0,
      O => clear
    );
\count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      I3 => count_reg(3),
      O => p_0_in(3)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => p_0_in(0),
      Q => count_reg(0),
      R => clear
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => p_0_in(1),
      Q => count_reg(1),
      R => clear
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => p_0_in(2),
      Q => count_reg(2),
      R => clear
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => p_0_in(3),
      Q => count_reg(3),
      R => clear
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[16]\,
      Q => \shift_reg_reg_n_0_[0]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[26]\,
      Q => \shift_reg_reg_n_0_[10]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[27]\,
      Q => \shift_reg_reg_n_0_[11]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[28]\,
      Q => \shift_reg_reg_n_0_[12]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[29]\,
      Q => \shift_reg_reg_n_0_[13]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[30]\,
      Q => \shift_reg_reg_n_0_[14]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[31]\,
      Q => \shift_reg_reg_n_0_[15]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[32]\,
      Q => \shift_reg_reg_n_0_[16]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[33]\,
      Q => \shift_reg_reg_n_0_[17]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[34]\,
      Q => \shift_reg_reg_n_0_[18]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[35]\,
      Q => \shift_reg_reg_n_0_[19]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[17]\,
      Q => \shift_reg_reg_n_0_[1]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[36]\,
      Q => \shift_reg_reg_n_0_[20]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[37]\,
      Q => \shift_reg_reg_n_0_[21]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[38]\,
      Q => \shift_reg_reg_n_0_[22]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[39]\,
      Q => \shift_reg_reg_n_0_[23]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[40]\,
      Q => \shift_reg_reg_n_0_[24]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[41]\,
      Q => \shift_reg_reg_n_0_[25]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[42]\,
      Q => \shift_reg_reg_n_0_[26]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[43]\,
      Q => \shift_reg_reg_n_0_[27]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[44]\,
      Q => \shift_reg_reg_n_0_[28]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[45]\,
      Q => \shift_reg_reg_n_0_[29]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[18]\,
      Q => \shift_reg_reg_n_0_[2]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[46]\,
      Q => \shift_reg_reg_n_0_[30]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[47]\,
      Q => \shift_reg_reg_n_0_[31]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[48]\,
      Q => \shift_reg_reg_n_0_[32]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[49]\,
      Q => \shift_reg_reg_n_0_[33]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[50]\,
      Q => \shift_reg_reg_n_0_[34]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[51]\,
      Q => \shift_reg_reg_n_0_[35]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[52]\,
      Q => \shift_reg_reg_n_0_[36]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[53]\,
      Q => \shift_reg_reg_n_0_[37]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[54]\,
      Q => \shift_reg_reg_n_0_[38]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[55]\,
      Q => \shift_reg_reg_n_0_[39]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[19]\,
      Q => \shift_reg_reg_n_0_[3]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[56]\,
      Q => \shift_reg_reg_n_0_[40]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[57]\,
      Q => \shift_reg_reg_n_0_[41]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[58]\,
      Q => \shift_reg_reg_n_0_[42]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[59]\,
      Q => \shift_reg_reg_n_0_[43]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[60]\,
      Q => \shift_reg_reg_n_0_[44]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[61]\,
      Q => \shift_reg_reg_n_0_[45]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[62]\,
      Q => \shift_reg_reg_n_0_[46]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[63]\,
      Q => \shift_reg_reg_n_0_[47]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(0),
      Q => \shift_reg_reg_n_0_[48]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(1),
      Q => \shift_reg_reg_n_0_[49]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[20]\,
      Q => \shift_reg_reg_n_0_[4]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(2),
      Q => \shift_reg_reg_n_0_[50]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(3),
      Q => \shift_reg_reg_n_0_[51]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(4),
      Q => \shift_reg_reg_n_0_[52]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(5),
      Q => \shift_reg_reg_n_0_[53]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(6),
      Q => \shift_reg_reg_n_0_[54]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(7),
      Q => \shift_reg_reg_n_0_[55]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(8),
      Q => \shift_reg_reg_n_0_[56]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(9),
      Q => \shift_reg_reg_n_0_[57]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(10),
      Q => \shift_reg_reg_n_0_[58]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(11),
      Q => \shift_reg_reg_n_0_[59]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[21]\,
      Q => \shift_reg_reg_n_0_[5]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(12),
      Q => \shift_reg_reg_n_0_[60]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(13),
      Q => \shift_reg_reg_n_0_[61]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(14),
      Q => \shift_reg_reg_n_0_[62]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => Q(15),
      Q => \shift_reg_reg_n_0_[63]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[22]\,
      Q => \shift_reg_reg_n_0_[6]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[23]\,
      Q => \shift_reg_reg_n_0_[7]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[24]\,
      Q => \shift_reg_reg_n_0_[8]\,
      R => tx_fifowren_reg_0
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => sel,
      D => \shift_reg_reg_n_0_[25]\,
      Q => \shift_reg_reg_n_0_[9]\,
      R => tx_fifowren_reg_0
    );
\tx_fifo_dataout[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      I2 => tx_fifowren_reg_0,
      I3 => count_reg(3),
      I4 => count_reg(2),
      O => tx_fifo_dataout
    );
\tx_fifo_dataout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[0]\,
      Q => \tx_fifo_dataout_reg[63]_0\(0),
      R => '0'
    );
\tx_fifo_dataout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[10]\,
      Q => \tx_fifo_dataout_reg[63]_0\(10),
      R => '0'
    );
\tx_fifo_dataout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[11]\,
      Q => \tx_fifo_dataout_reg[63]_0\(11),
      R => '0'
    );
\tx_fifo_dataout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[12]\,
      Q => \tx_fifo_dataout_reg[63]_0\(12),
      R => '0'
    );
\tx_fifo_dataout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[13]\,
      Q => \tx_fifo_dataout_reg[63]_0\(13),
      R => '0'
    );
\tx_fifo_dataout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[14]\,
      Q => \tx_fifo_dataout_reg[63]_0\(14),
      R => '0'
    );
\tx_fifo_dataout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[15]\,
      Q => \tx_fifo_dataout_reg[63]_0\(15),
      R => '0'
    );
\tx_fifo_dataout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[16]\,
      Q => \tx_fifo_dataout_reg[63]_0\(16),
      R => '0'
    );
\tx_fifo_dataout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[17]\,
      Q => \tx_fifo_dataout_reg[63]_0\(17),
      R => '0'
    );
\tx_fifo_dataout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[18]\,
      Q => \tx_fifo_dataout_reg[63]_0\(18),
      R => '0'
    );
\tx_fifo_dataout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[19]\,
      Q => \tx_fifo_dataout_reg[63]_0\(19),
      R => '0'
    );
\tx_fifo_dataout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[1]\,
      Q => \tx_fifo_dataout_reg[63]_0\(1),
      R => '0'
    );
\tx_fifo_dataout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[20]\,
      Q => \tx_fifo_dataout_reg[63]_0\(20),
      R => '0'
    );
\tx_fifo_dataout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[21]\,
      Q => \tx_fifo_dataout_reg[63]_0\(21),
      R => '0'
    );
\tx_fifo_dataout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[22]\,
      Q => \tx_fifo_dataout_reg[63]_0\(22),
      R => '0'
    );
\tx_fifo_dataout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[23]\,
      Q => \tx_fifo_dataout_reg[63]_0\(23),
      R => '0'
    );
\tx_fifo_dataout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[24]\,
      Q => \tx_fifo_dataout_reg[63]_0\(24),
      R => '0'
    );
\tx_fifo_dataout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[25]\,
      Q => \tx_fifo_dataout_reg[63]_0\(25),
      R => '0'
    );
\tx_fifo_dataout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[26]\,
      Q => \tx_fifo_dataout_reg[63]_0\(26),
      R => '0'
    );
\tx_fifo_dataout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[27]\,
      Q => \tx_fifo_dataout_reg[63]_0\(27),
      R => '0'
    );
\tx_fifo_dataout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[28]\,
      Q => \tx_fifo_dataout_reg[63]_0\(28),
      R => '0'
    );
\tx_fifo_dataout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[29]\,
      Q => \tx_fifo_dataout_reg[63]_0\(29),
      R => '0'
    );
\tx_fifo_dataout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[2]\,
      Q => \tx_fifo_dataout_reg[63]_0\(2),
      R => '0'
    );
\tx_fifo_dataout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[30]\,
      Q => \tx_fifo_dataout_reg[63]_0\(30),
      R => '0'
    );
\tx_fifo_dataout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[31]\,
      Q => \tx_fifo_dataout_reg[63]_0\(31),
      R => '0'
    );
\tx_fifo_dataout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[32]\,
      Q => \tx_fifo_dataout_reg[63]_0\(32),
      R => '0'
    );
\tx_fifo_dataout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[33]\,
      Q => \tx_fifo_dataout_reg[63]_0\(33),
      R => '0'
    );
\tx_fifo_dataout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[34]\,
      Q => \tx_fifo_dataout_reg[63]_0\(34),
      R => '0'
    );
\tx_fifo_dataout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[35]\,
      Q => \tx_fifo_dataout_reg[63]_0\(35),
      R => '0'
    );
\tx_fifo_dataout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[36]\,
      Q => \tx_fifo_dataout_reg[63]_0\(36),
      R => '0'
    );
\tx_fifo_dataout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[37]\,
      Q => \tx_fifo_dataout_reg[63]_0\(37),
      R => '0'
    );
\tx_fifo_dataout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[38]\,
      Q => \tx_fifo_dataout_reg[63]_0\(38),
      R => '0'
    );
\tx_fifo_dataout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[39]\,
      Q => \tx_fifo_dataout_reg[63]_0\(39),
      R => '0'
    );
\tx_fifo_dataout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[3]\,
      Q => \tx_fifo_dataout_reg[63]_0\(3),
      R => '0'
    );
\tx_fifo_dataout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[40]\,
      Q => \tx_fifo_dataout_reg[63]_0\(40),
      R => '0'
    );
\tx_fifo_dataout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[41]\,
      Q => \tx_fifo_dataout_reg[63]_0\(41),
      R => '0'
    );
\tx_fifo_dataout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[42]\,
      Q => \tx_fifo_dataout_reg[63]_0\(42),
      R => '0'
    );
\tx_fifo_dataout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[43]\,
      Q => \tx_fifo_dataout_reg[63]_0\(43),
      R => '0'
    );
\tx_fifo_dataout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[44]\,
      Q => \tx_fifo_dataout_reg[63]_0\(44),
      R => '0'
    );
\tx_fifo_dataout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[45]\,
      Q => \tx_fifo_dataout_reg[63]_0\(45),
      R => '0'
    );
\tx_fifo_dataout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[46]\,
      Q => \tx_fifo_dataout_reg[63]_0\(46),
      R => '0'
    );
\tx_fifo_dataout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[47]\,
      Q => \tx_fifo_dataout_reg[63]_0\(47),
      R => '0'
    );
\tx_fifo_dataout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[48]\,
      Q => \tx_fifo_dataout_reg[63]_0\(48),
      R => '0'
    );
\tx_fifo_dataout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[49]\,
      Q => \tx_fifo_dataout_reg[63]_0\(49),
      R => '0'
    );
\tx_fifo_dataout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[4]\,
      Q => \tx_fifo_dataout_reg[63]_0\(4),
      R => '0'
    );
\tx_fifo_dataout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[50]\,
      Q => \tx_fifo_dataout_reg[63]_0\(50),
      R => '0'
    );
\tx_fifo_dataout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[51]\,
      Q => \tx_fifo_dataout_reg[63]_0\(51),
      R => '0'
    );
\tx_fifo_dataout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[52]\,
      Q => \tx_fifo_dataout_reg[63]_0\(52),
      R => '0'
    );
\tx_fifo_dataout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[53]\,
      Q => \tx_fifo_dataout_reg[63]_0\(53),
      R => '0'
    );
\tx_fifo_dataout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[54]\,
      Q => \tx_fifo_dataout_reg[63]_0\(54),
      R => '0'
    );
\tx_fifo_dataout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[55]\,
      Q => \tx_fifo_dataout_reg[63]_0\(55),
      R => '0'
    );
\tx_fifo_dataout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[56]\,
      Q => \tx_fifo_dataout_reg[63]_0\(56),
      R => '0'
    );
\tx_fifo_dataout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[57]\,
      Q => \tx_fifo_dataout_reg[63]_0\(57),
      R => '0'
    );
\tx_fifo_dataout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[58]\,
      Q => \tx_fifo_dataout_reg[63]_0\(58),
      R => '0'
    );
\tx_fifo_dataout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[59]\,
      Q => \tx_fifo_dataout_reg[63]_0\(59),
      R => '0'
    );
\tx_fifo_dataout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[5]\,
      Q => \tx_fifo_dataout_reg[63]_0\(5),
      R => '0'
    );
\tx_fifo_dataout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[60]\,
      Q => \tx_fifo_dataout_reg[63]_0\(60),
      R => '0'
    );
\tx_fifo_dataout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[61]\,
      Q => \tx_fifo_dataout_reg[63]_0\(61),
      R => '0'
    );
\tx_fifo_dataout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[62]\,
      Q => \tx_fifo_dataout_reg[63]_0\(62),
      R => '0'
    );
\tx_fifo_dataout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[63]\,
      Q => \tx_fifo_dataout_reg[63]_0\(63),
      R => '0'
    );
\tx_fifo_dataout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[6]\,
      Q => \tx_fifo_dataout_reg[63]_0\(6),
      R => '0'
    );
\tx_fifo_dataout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[7]\,
      Q => \tx_fifo_dataout_reg[63]_0\(7),
      R => '0'
    );
\tx_fifo_dataout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[8]\,
      Q => \tx_fifo_dataout_reg[63]_0\(8),
      R => '0'
    );
\tx_fifo_dataout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => tx_fifo_dataout,
      D => \shift_reg_reg_n_0_[9]\,
      Q => \tx_fifo_dataout_reg[63]_0\(9),
      R => '0'
    );
\tx_fifowren_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(3),
      I3 => count_reg(2),
      O => tx_fifowr_en
    );
tx_fifowren_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => tx_fifowr_en,
      Q => \^wr_cmd_fifowren_i\,
      R => tx_fifowren_reg_0
    );
\xsdb_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \count_reg[3]_0\(2),
      I1 => \count_reg[3]_0\(1),
      I2 => \count_reg[3]_0\(3),
      I3 => s_dwe_i,
      I4 => \count_reg[3]_0\(0),
      I5 => \count_reg[3]_1\,
      O => sel
    );
xsdb_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => sel,
      Q => xsdb_drdy_reg_0,
      R => tx_fifowren_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_bin_cntr is
  port (
    \dest_out_bin_ff_reg[5]\ : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_8_out : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_bin_cntr : entity is "rd_bin_cntr";
end pcie_7x_0_rd_bin_cntr;

architecture STRUCTURE of pcie_7x_0_rd_bin_cntr is
  signal \gc0.count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^p_0_out_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_empty_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_9__0_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_empty_i_i_9__0\ : label is "soft_lutpair64";
begin
  p_0_out_0(7 downto 0) <= \^p_0_out_0\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[7]_i_2__0_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[7]_i_2__0_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[7]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(0),
      Q => \^p_0_out_0\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(1),
      Q => \^p_0_out_0\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(2),
      Q => \^p_0_out_0\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(3),
      Q => \^p_0_out_0\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(4),
      Q => \^p_0_out_0\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(5),
      Q => \^p_0_out_0\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(6),
      Q => \^p_0_out_0\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(7),
      Q => \^p_0_out_0\(7),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111111F1"
    )
        port map (
      I0 => \ram_empty_i_i_2__0_n_0\,
      I1 => \ram_empty_i_i_3__0_n_0\,
      I2 => p_8_out,
      I3 => \ram_empty_i_i_4__0_n_0\,
      I4 => \ram_empty_i_i_5__0_n_0\,
      O => \dest_out_bin_ff_reg[5]\
    );
\ram_empty_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => WR_PNTR_RD(5),
      I1 => \^p_0_out_0\(5),
      I2 => WR_PNTR_RD(4),
      I3 => \^p_0_out_0\(4),
      I4 => \ram_empty_i_i_6__0_n_0\,
      O => \ram_empty_i_i_2__0_n_0\
    );
\ram_empty_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => WR_PNTR_RD(1),
      I1 => \^p_0_out_0\(1),
      I2 => WR_PNTR_RD(0),
      I3 => \^p_0_out_0\(0),
      I4 => \ram_empty_i_i_7__0_n_0\,
      O => \ram_empty_i_i_3__0_n_0\
    );
\ram_empty_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => WR_PNTR_RD(1),
      I1 => rd_pntr_plus1(1),
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(0),
      I4 => \ram_empty_i_i_8__0_n_0\,
      O => \ram_empty_i_i_4__0_n_0\
    );
\ram_empty_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => WR_PNTR_RD(5),
      I1 => rd_pntr_plus1(5),
      I2 => WR_PNTR_RD(4),
      I3 => rd_pntr_plus1(4),
      I4 => \ram_empty_i_i_9__0_n_0\,
      O => \ram_empty_i_i_5__0_n_0\
    );
\ram_empty_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_0_out_0\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^p_0_out_0\(7),
      I3 => WR_PNTR_RD(7),
      O => \ram_empty_i_i_6__0_n_0\
    );
\ram_empty_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_0_out_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^p_0_out_0\(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_7__0_n_0\
    );
\ram_empty_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_8__0_n_0\
    );
\ram_empty_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => \ram_empty_i_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_bin_cntr_24 is
  port (
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    RD_PNTR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_fifo_rd : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_bin_cntr_24 : entity is "rd_bin_cntr";
end pcie_7x_0_rd_bin_cntr_24;

architecture STRUCTURE of pcie_7x_0_rd_bin_cntr_24 is
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_i_i_10_n_0 : STD_LOGIC;
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_i_i_7_n_0 : STD_LOGIC;
  signal ram_empty_i_i_8_n_0 : STD_LOGIC;
  signal ram_empty_i_i_9_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ram_empty_i_i_5 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ram_empty_i_i_6 : label is "soft_lutpair51";
begin
  RD_PNTR(7 downto 0) <= \^rd_pntr\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__4\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__4\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__4\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[7]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      O => \plusOp__4\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(0),
      Q => \^rd_pntr\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(1),
      Q => \^rd_pntr\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(2),
      Q => \^rd_pntr\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(3),
      Q => \^rd_pntr\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(4),
      Q => \^rd_pntr\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(5),
      Q => \^rd_pntr\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(6),
      Q => \^rd_pntr\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => rd_pntr_plus1(7),
      Q => \^rd_pntr\(7),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(4),
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(5),
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(6),
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_8_out,
      D => \plusOp__4\(7),
      Q => rd_pntr_plus1(7),
      R => '0'
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DF00"
    )
        port map (
      I0 => \out\(0),
      I1 => rx_fifo_rd,
      I2 => \out\(1),
      I3 => ram_empty_i_i_2_n_0,
      I4 => ram_empty_i_i_3_n_0,
      I5 => ram_empty_i_i_4_n_0,
      O => \gpregsm1.curr_fwft_state_reg[0]\
    );
ram_empty_i_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_pntr\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^rd_pntr\(5),
      I3 => WR_PNTR_RD(5),
      O => ram_empty_i_i_10_n_0
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => ram_empty_i_i_5_n_0,
      I1 => rd_pntr_plus1(7),
      I2 => WR_PNTR_RD(7),
      I3 => rd_pntr_plus1(5),
      I4 => WR_PNTR_RD(5),
      I5 => ram_empty_fb_i_reg,
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => WR_PNTR_RD(1),
      I1 => rd_pntr_plus1(1),
      I2 => WR_PNTR_RD(3),
      I3 => rd_pntr_plus1(3),
      I4 => ram_empty_i_i_6_n_0,
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ram_empty_i_i_7_n_0,
      I1 => ram_empty_i_i_8_n_0,
      I2 => ram_empty_i_i_9_n_0,
      I3 => ram_empty_i_i_10_n_0,
      O => ram_empty_i_i_4_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(6),
      I3 => WR_PNTR_RD(6),
      O => ram_empty_i_i_5_n_0
    );
ram_empty_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(2),
      I3 => WR_PNTR_RD(2),
      O => ram_empty_i_i_6_n_0
    );
ram_empty_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_pntr\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^rd_pntr\(2),
      I3 => WR_PNTR_RD(2),
      O => ram_empty_i_i_7_n_0
    );
ram_empty_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_pntr\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^rd_pntr\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_8_n_0
    );
ram_empty_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_pntr\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^rd_pntr\(6),
      I3 => WR_PNTR_RD(6),
      O => ram_empty_i_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_bin_cntr__parameterized0\ is
  port (
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    RD_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \pcie_7x_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_rd_bin_cntr__parameterized0\ is
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__1_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair118";
begin
  RD_PNTR(3 downto 0) <= \^rd_pntr\(3 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(0),
      Q => \^rd_pntr\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(1),
      Q => \^rd_pntr\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(2),
      Q => \^rd_pntr\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(3),
      Q => \^rd_pntr\(3),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => \plusOp__1\(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[0]_0\,
      CE => p_8_out,
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF82000082"
    )
        port map (
      I0 => \ram_empty_i_i_2__1_n_0\,
      I1 => \^rd_pntr\(0),
      I2 => WR_PNTR_RD(0),
      I3 => \^rd_pntr\(1),
      I4 => WR_PNTR_RD(1),
      I5 => \ram_empty_i_i_3__1_n_0\,
      O => \gc0.count_d1_reg[0]_0\
    );
\ram_empty_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^rd_pntr\(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_2__1_n_0\
    );
\ram_empty_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \ram_empty_i_i_4__1_n_0\,
      I1 => rd_pntr_plus1(0),
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(1),
      I4 => WR_PNTR_RD(1),
      I5 => p_8_out,
      O => \ram_empty_i_i_3__1_n_0\
    );
\ram_empty_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_bin_cntr__parameterized0_38\ is
  port (
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    RD_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_bin_cntr__parameterized0_38\ : entity is "rd_bin_cntr";
end \pcie_7x_0_rd_bin_cntr__parameterized0_38\;

architecture STRUCTURE of \pcie_7x_0_rd_bin_cntr__parameterized0_38\ is
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__2_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair39";
begin
  RD_PNTR(3 downto 0) <= \^rd_pntr\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__2\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(0),
      Q => \^rd_pntr\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(1),
      Q => \^rd_pntr\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(2),
      Q => \^rd_pntr\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => rd_pntr_plus1(3),
      Q => \^rd_pntr\(3),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => \plusOp__2\(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => \plusOp__2\(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gc0.count_reg[3]_0\,
      CE => p_8_out,
      D => \plusOp__2\(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\ram_empty_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF82000082"
    )
        port map (
      I0 => \ram_empty_i_i_2__2_n_0\,
      I1 => \^rd_pntr\(0),
      I2 => WR_PNTR_RD(0),
      I3 => \^rd_pntr\(1),
      I4 => WR_PNTR_RD(1),
      I5 => \ram_empty_i_i_3__2_n_0\,
      O => \gc0.count_d1_reg[0]_0\
    );
\ram_empty_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^rd_pntr\(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_2__2_n_0\
    );
\ram_empty_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \ram_empty_i_i_4__2_n_0\,
      I1 => rd_pntr_plus1(0),
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(1),
      I4 => WR_PNTR_RD(1),
      I5 => p_8_out,
      O => \ram_empty_i_i_3__2_n_0\
    );
\ram_empty_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => \ram_empty_i_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_out : out STD_LOGIC;
    \gpregsm1.user_valid_reg_1\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg_0 : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_fwft : entity is "rd_fwft";
end pcie_7x_0_rd_fwft;

architecture STRUCTURE of pcie_7x_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I2 => wr_cmd_fifo_read_en,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => wr_cmd_fifo_read_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_i,
      R => '0'
    );
cmd_valid_wr_ch_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF2F2F20002020"
    )
        port map (
      I0 => user_valid,
      I1 => wr_axi_en_exec_ff4,
      I2 => aresetn,
      I3 => fifo_rst_ff4,
      I4 => fifo_rst_ff3,
      I5 => cmd_valid_wr_ch_d,
      O => \gpregsm1.user_valid_reg_1\
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => wr_cmd_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => wr_cmd_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I1 => wr_cmd_fifo_read_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => p_8_out
    );
\goreg_bm.dout_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => wr_cmd_fifo_read_en,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => wr_cmd_fifo_read_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => wr_cmd_fifo_read_en,
      I2 => curr_fwft_state(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => empty_fwft_fb_o_i_reg_0,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
\wr_cmd_fifo_data_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_valid,
      I1 => wr_axi_en_exec_ff4,
      O => \gpregsm1.user_valid_reg_0\(0)
    );
\wr_qid[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \wr_qid_reg[0]\,
      I1 => cmd_valid_wr_ch_d,
      I2 => user_valid,
      I3 => wr_axi_en_exec_ff4,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_fwft_17 is
  port (
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_out : out STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_fwft_17 : entity is "rd_fwft";
end pcie_7x_0_rd_fwft_17;

architecture STRUCTURE of pcie_7x_0_rd_fwft_17 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => tx_fifo_read_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => tx_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => tx_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => tx_fifo_read_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => p_8_out
    );
\goreg_dm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => tx_fifo_read_en,
      O => E(0)
    );
\gpr1.dout_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => tx_fifo_read_en,
      I3 => \out\,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => tx_fifo_read_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => tx_fifo_read_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_0\,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_fwft_22 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_I : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    aempty_fwft_fb_i_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_fwft_22 : entity is "rd_fwft";
end pcie_7x_0_rd_fwft_22;

architecture STRUCTURE of pcie_7x_0_rd_fwft_22 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => aempty_fwft_fb_i_reg_0,
      I1 => curr_fwft_state(0),
      I2 => rx_fifo_rd,
      I3 => curr_fwft_state(1),
      I4 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \s_daddr_i_reg[2]\
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8E0A0F0"
    )
        port map (
      I0 => aempty_fwft_fb_i_reg_0,
      I1 => rx_fifo_rd,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => rx_fifo_rd,
      I1 => empty_fwft_fb_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => rx_fifo_rd,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rx_fifo_rd,
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i_reg_0,
      O => p_8_out
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => SR(0),
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rx_fifo_rd,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rx_fifo_rd,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rx_fifo_rd,
      I2 => curr_fwft_state(0),
      I3 => aempty_fwft_fb_i_reg_0,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_fwft_36 is
  port (
    \out\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_out : out STD_LOGIC;
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \gpregsm1.user_valid_reg_1\ : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_fwft_36 : entity is "rd_fwft";
end pcie_7x_0_rd_fwft_36;

architecture STRUCTURE of pcie_7x_0_rd_fwft_36 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I2 => rd_cmd_fifo_read_en,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_cmd_fifo_read_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => aempty_fwft_i0,
      Q => aempty_fwft_i,
      R => '0'
    );
cmd_valid_rd_ch_d_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_valid,
      I1 => rd_axi_en_exec_ff4,
      O => \gpregsm1.user_valid_reg_0\(0)
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_cmd_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_cmd_fifo_read_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => empty_fwft_i0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      I1 => rd_cmd_fifo_read_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => p_8_out
    );
\goreg_bm.dout_i[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_cmd_fifo_read_en,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_cmd_fifo_read_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_cmd_fifo_read_en,
      I2 => curr_fwft_state(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpregsm1.user_valid_reg_1\,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
rd_sts_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DFD0D0"
    )
        port map (
      I0 => axi_rd_resp(0),
      I1 => axi_rd_txn_err,
      I2 => \rd_qid_reg[0]\,
      I3 => rd_axi_en_exec_ff4,
      I4 => user_valid,
      I5 => cmd_valid_rd_ch_d,
      O => \axi_rd_resp_reg[1]\
    );
\s_axi_rd_resp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \rd_qid_reg[0]\,
      I1 => cmd_valid_rd_ch_d,
      I2 => user_valid,
      I3 => rd_axi_en_exec_ff4,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_status_flags_as : entity is "rd_status_flags_as";
end pcie_7x_0_rd_status_flags_as;

architecture STRUCTURE of pcie_7x_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_i_reg_0,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_i_reg_0,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_status_flags_as_23 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_status_flags_as_23 : entity is "rd_status_flags_as";
end pcie_7x_0_rd_status_flags_as_23;

architecture STRUCTURE of pcie_7x_0_rd_status_flags_as_23 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_status_flags_as__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \pcie_7x_0_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_rd_status_flags_as__parameterized0\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_fb_i_reg_1,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_fb_i_reg_1,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_status_flags_as__parameterized0_37\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_status_flags_as__parameterized0_37\ : entity is "rd_status_flags_as";
end \pcie_7x_0_rd_status_flags_as__parameterized0_37\;

architecture STRUCTURE of \pcie_7x_0_rd_status_flags_as__parameterized0_37\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_i_reg_0,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ram_empty_i_reg_0,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_bin_cntr is
  port (
    \gic0.gc0.count_reg[0]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[1]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[2]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[3]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[4]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[5]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[6]_0\ : out STD_LOGIC;
    wr_pntr_plus2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_1\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    p_14_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_13_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_bin_cntr : entity is "wr_bin_cntr";
end pcie_7x_0_wr_bin_cntr;

architecture STRUCTURE of pcie_7x_0_wr_bin_cntr is
  signal \gic0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[6]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[7]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[0]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[1]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[2]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[3]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[4]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[5]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[6]_0\ : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_plus2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair68";
begin
  \gic0.gc0.count_d2_reg[6]_0\ <= \^gic0.gc0.count_d2_reg[6]_0\;
  \gic0.gc0.count_d2_reg[7]_0\ <= \^gic0.gc0.count_d2_reg[7]_0\;
  \gic0.gc0.count_reg[0]_0\ <= \^gic0.gc0.count_reg[0]_0\;
  \gic0.gc0.count_reg[1]_0\ <= \^gic0.gc0.count_reg[1]_0\;
  \gic0.gc0.count_reg[2]_0\ <= \^gic0.gc0.count_reg[2]_0\;
  \gic0.gc0.count_reg[3]_0\ <= \^gic0.gc0.count_reg[3]_0\;
  \gic0.gc0.count_reg[4]_0\ <= \^gic0.gc0.count_reg[4]_0\;
  \gic0.gc0.count_reg[5]_0\ <= \^gic0.gc0.count_reg[5]_0\;
  \gic0.gc0.count_reg[6]_0\ <= \^gic0.gc0.count_reg[6]_0\;
  p_14_out(7 downto 0) <= \^p_14_out\(7 downto 0);
  wr_pntr_plus2(0) <= \^wr_pntr_plus2\(0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \out\,
      I1 => tx_fifo_wr,
      I2 => \^gic0.gc0.count_d2_reg[6]_0\,
      I3 => \^gic0.gc0.count_d2_reg[7]_0\,
      O => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[6]_0\,
      I1 => \^gic0.gc0.count_d2_reg[7]_0\,
      I2 => tx_fifo_wr,
      I3 => \out\,
      O => \gic0.gc0.count_d2_reg[6]_1\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\,
      I1 => tx_fifo_wr,
      I2 => \^gic0.gc0.count_d2_reg[6]_0\,
      I3 => \^gic0.gc0.count_d2_reg[7]_0\,
      O => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[7]_0\,
      I1 => \^gic0.gc0.count_d2_reg[6]_0\,
      I2 => tx_fifo_wr,
      I3 => \out\,
      O => \gic0.gc0.count_d2_reg[7]_1\
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      O => \plusOp__3\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      O => \plusOp__3\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      I2 => \^gic0.gc0.count_reg[2]_0\,
      O => \plusOp__3\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[2]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      I2 => \^gic0.gc0.count_reg[0]_0\,
      I3 => \^gic0.gc0.count_reg[3]_0\,
      O => \plusOp__3\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[3]_0\,
      I1 => \^gic0.gc0.count_reg[0]_0\,
      I2 => \^gic0.gc0.count_reg[1]_0\,
      I3 => \^gic0.gc0.count_reg[2]_0\,
      I4 => \^gic0.gc0.count_reg[4]_0\,
      O => \plusOp__3\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[2]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      I2 => \^gic0.gc0.count_reg[0]_0\,
      I3 => \^gic0.gc0.count_reg[3]_0\,
      I4 => \^gic0.gc0.count_reg[4]_0\,
      I5 => \^gic0.gc0.count_reg[5]_0\,
      O => \plusOp__3\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[6]_0\,
      O => \plusOp__3\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[6]_0\,
      I1 => \gic0.gc0.count[7]_i_2_n_0\,
      I2 => \^wr_pntr_plus2\(0),
      O => \plusOp__3\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[5]_0\,
      I1 => \^gic0.gc0.count_reg[2]_0\,
      I2 => \^gic0.gc0.count_reg[1]_0\,
      I3 => \^gic0.gc0.count_reg[0]_0\,
      I4 => \^gic0.gc0.count_reg[3]_0\,
      I5 => \^gic0.gc0.count_reg[4]_0\,
      O => \gic0.gc0.count[7]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[0]_0\,
      Q => \^p_14_out\(0),
      R => '0'
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[1]_0\,
      Q => \^p_14_out\(1),
      R => '0'
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[2]_0\,
      Q => \^p_14_out\(2),
      R => '0'
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[3]_0\,
      Q => \^p_14_out\(3),
      R => '0'
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[4]_0\,
      Q => \^p_14_out\(4),
      R => '0'
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[5]_0\,
      Q => \^p_14_out\(5),
      R => '0'
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[6]_0\,
      Q => \^p_14_out\(6),
      R => '0'
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(0),
      Q => \^p_14_out\(7),
      R => '0'
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(0),
      Q => p_13_out(0),
      R => '0'
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(1),
      Q => p_13_out(1),
      R => '0'
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(2),
      Q => p_13_out(2),
      R => '0'
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(3),
      Q => p_13_out(3),
      R => '0'
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(4),
      Q => p_13_out(4),
      R => '0'
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(5),
      Q => p_13_out(5),
      R => '0'
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(6),
      Q => \^gic0.gc0.count_d2_reg[6]_0\,
      R => '0'
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \^p_14_out\(7),
      Q => \^gic0.gc0.count_d2_reg[7]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(0),
      Q => \^gic0.gc0.count_reg[0]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(1),
      Q => \^gic0.gc0.count_reg[1]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(2),
      Q => \^gic0.gc0.count_reg[2]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(3),
      Q => \^gic0.gc0.count_reg[3]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(4),
      Q => \^gic0.gc0.count_reg[4]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(5),
      Q => \^gic0.gc0.count_reg[5]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(6),
      Q => \^gic0.gc0.count_reg[6]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__3\(7),
      Q => \^wr_pntr_plus2\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_bin_cntr_21 is
  port (
    \gic0.gc0.count_reg[0]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[1]_0\ : out STD_LOGIC;
    \gic0.gc0.count_reg[6]_0\ : out STD_LOGIC;
    wr_pntr_plus2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_14_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_20_out : in STD_LOGIC;
    \gic0.gc0.count_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_bin_cntr_21 : entity is "wr_bin_cntr";
end pcie_7x_0_wr_bin_cntr_21;

architecture STRUCTURE of pcie_7x_0_wr_bin_cntr_21 is
  signal \gic0.gc0.count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[0]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[1]_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_reg[6]_0\ : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_plus2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[1]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__0\ : label is "soft_lutpair54";
begin
  \gic0.gc0.count_reg[0]_0\ <= \^gic0.gc0.count_reg[0]_0\;
  \gic0.gc0.count_reg[1]_0\ <= \^gic0.gc0.count_reg[1]_0\;
  \gic0.gc0.count_reg[6]_0\ <= \^gic0.gc0.count_reg[6]_0\;
  p_14_out(7 downto 0) <= \^p_14_out\(7 downto 0);
  wr_pntr_plus2(4 downto 0) <= \^wr_pntr_plus2\(4 downto 0);
\gic0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[0]_0\,
      I1 => \^gic0.gc0.count_reg[1]_0\,
      I2 => \^wr_pntr_plus2\(0),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[1]_0\,
      I1 => \^gic0.gc0.count_reg[0]_0\,
      I2 => \^wr_pntr_plus2\(0),
      I3 => \^wr_pntr_plus2\(1),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^wr_pntr_plus2\(0),
      I1 => \^gic0.gc0.count_reg[0]_0\,
      I2 => \^gic0.gc0.count_reg[1]_0\,
      I3 => \^wr_pntr_plus2\(1),
      I4 => \^wr_pntr_plus2\(2),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^wr_pntr_plus2\(1),
      I1 => \^gic0.gc0.count_reg[1]_0\,
      I2 => \^gic0.gc0.count_reg[0]_0\,
      I3 => \^wr_pntr_plus2\(0),
      I4 => \^wr_pntr_plus2\(2),
      I5 => \^wr_pntr_plus2\(3),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__0_n_0\,
      I1 => \^gic0.gc0.count_reg[6]_0\,
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__0_n_0\,
      I1 => \^gic0.gc0.count_reg[6]_0\,
      I2 => \^wr_pntr_plus2\(4),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^wr_pntr_plus2\(3),
      I1 => \^wr_pntr_plus2\(1),
      I2 => \^gic0.gc0.count_reg[1]_0\,
      I3 => \^gic0.gc0.count_reg[0]_0\,
      I4 => \^wr_pntr_plus2\(0),
      I5 => \^wr_pntr_plus2\(2),
      O => \gic0.gc0.count[7]_i_2__0_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[0]_0\,
      Q => \^p_14_out\(0),
      R => '0'
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[1]_0\,
      Q => \^p_14_out\(1),
      R => '0'
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(0),
      Q => \^p_14_out\(2),
      R => '0'
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(1),
      Q => \^p_14_out\(3),
      R => '0'
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(2),
      Q => \^p_14_out\(4),
      R => '0'
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(3),
      Q => \^p_14_out\(5),
      R => '0'
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^gic0.gc0.count_reg[6]_0\,
      Q => \^p_14_out\(6),
      R => '0'
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^wr_pntr_plus2\(4),
      Q => \^p_14_out\(7),
      R => '0'
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(0),
      Q => WR_PNTR(0),
      R => '0'
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(1),
      Q => WR_PNTR(1),
      R => '0'
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(2),
      Q => WR_PNTR(2),
      R => '0'
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(3),
      Q => WR_PNTR(3),
      R => '0'
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(4),
      Q => WR_PNTR(4),
      R => '0'
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(5),
      Q => WR_PNTR(5),
      R => '0'
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(6),
      Q => WR_PNTR(6),
      R => '0'
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \^p_14_out\(7),
      Q => WR_PNTR(7),
      R => '0'
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(0),
      Q => \^gic0.gc0.count_reg[0]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(1),
      Q => \^gic0.gc0.count_reg[1]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(2),
      Q => \^wr_pntr_plus2\(0),
      R => '0'
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(3),
      Q => \^wr_pntr_plus2\(1),
      R => '0'
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(4),
      Q => \^wr_pntr_plus2\(2),
      R => '0'
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(5),
      Q => \^wr_pntr_plus2\(3),
      R => '0'
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(6),
      Q => \^gic0.gc0.count_reg[6]_0\,
      R => '0'
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gic0.gc0.count_reg[7]_0\,
      CE => p_20_out,
      D => \plusOp__0\(7),
      Q => \^wr_pntr_plus2\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_bin_cntr__parameterized0\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    WR_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_cmd_fifowren_i : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \pcie_7x_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_wr_bin_cntr__parameterized0\ is
  signal p_14_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal \ram_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gic0.gc0.count[1]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair120";
begin
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__5\(0)
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__5\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__5\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__5\(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(0),
      Q => p_14_out(0),
      R => '0'
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(1),
      Q => p_14_out(1),
      R => '0'
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(2),
      Q => p_14_out(2),
      R => '0'
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(3),
      Q => p_14_out(3),
      R => '0'
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(0),
      Q => WR_PNTR(0),
      R => '0'
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(1),
      Q => WR_PNTR(1),
      R => '0'
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(2),
      Q => WR_PNTR(2),
      R => '0'
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(3),
      Q => WR_PNTR(3),
      R => '0'
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__5\(0),
      Q => wr_pntr_plus2(0),
      R => '0'
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__5\(1),
      Q => wr_pntr_plus2(1),
      R => '0'
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__5\(2),
      Q => wr_pntr_plus2(2),
      R => '0'
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__5\(3),
      Q => wr_pntr_plus2(3),
      R => '0'
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => wr_pntr_plus2(0),
      I2 => RD_PNTR_WR(1),
      I3 => wr_pntr_plus2(1),
      I4 => ram_full_i_i_2_n_0,
      I5 => \ram_full_i_i_3__0_n_0\,
      O => \dest_out_bin_ff_reg[0]\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => wr_pntr_plus2(2),
      I2 => wr_cmd_fifowren_i,
      I3 => ram_full_i_reg,
      I4 => wr_pntr_plus2(3),
      I5 => RD_PNTR_WR(3),
      O => ram_full_i_i_2_n_0
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_14_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_14_out(3),
      I3 => RD_PNTR_WR(3),
      I4 => \ram_full_i_i_4__0_n_0\,
      O => \ram_full_i_i_3__0_n_0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(0),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      O => \ram_full_i_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_bin_cntr__parameterized0_35\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    WR_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_cmd_fifowren_i : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_bin_cntr__parameterized0_35\ : entity is "wr_bin_cntr";
end \pcie_7x_0_wr_bin_cntr__parameterized0_35\;

architecture STRUCTURE of \pcie_7x_0_wr_bin_cntr__parameterized0_35\ is
  signal p_14_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_4__1_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gic0.gc0.count[1]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair41";
begin
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(0),
      Q => p_14_out(0),
      R => '0'
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(1),
      Q => p_14_out(1),
      R => '0'
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(2),
      Q => p_14_out(2),
      R => '0'
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => wr_pntr_plus2(3),
      Q => p_14_out(3),
      R => '0'
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(0),
      Q => WR_PNTR(0),
      R => '0'
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(1),
      Q => WR_PNTR(1),
      R => '0'
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(2),
      Q => WR_PNTR(2),
      R => '0'
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => p_14_out(3),
      Q => WR_PNTR(3),
      R => '0'
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__6\(0),
      Q => wr_pntr_plus2(0),
      R => '0'
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__6\(1),
      Q => wr_pntr_plus2(1),
      R => '0'
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2),
      R => '0'
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => p_20_out,
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3),
      R => '0'
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => wr_pntr_plus2(0),
      I2 => RD_PNTR_WR(1),
      I3 => wr_pntr_plus2(1),
      I4 => \ram_full_i_i_2__0_n_0\,
      I5 => \ram_full_i_i_3__1_n_0\,
      O => \dest_out_bin_ff_reg[0]\
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => wr_pntr_plus2(2),
      I2 => rd_cmd_fifowren_i,
      I3 => ram_full_i_reg,
      I4 => wr_pntr_plus2(3),
      I5 => RD_PNTR_WR(3),
      O => \ram_full_i_i_2__0_n_0\
    );
\ram_full_i_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_14_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_14_out(3),
      I3 => RD_PNTR_WR(3),
      I4 => \ram_full_i_i_4__1_n_0\,
      O => \ram_full_i_i_3__1_n_0\
    );
\ram_full_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(0),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      O => \ram_full_i_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_status_flags_as : entity is "wr_status_flags_as";
end pcie_7x_0_wr_status_flags_as;

architecture STRUCTURE of pcie_7x_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_status_flags_as_20 is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_status_flags_as_20 : entity is "wr_status_flags_as";
end pcie_7x_0_wr_status_flags_as_20;

architecture STRUCTURE of pcie_7x_0_wr_status_flags_as_20 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= ram_full_fb_i;
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ram_full_fb_i_reg_2,
      CE => '1',
      D => ram_full_fb_i_reg_1,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ram_full_fb_i_reg_2,
      CE => '1',
      D => ram_full_fb_i_reg_1,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_status_flags_as__parameterized0\ is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \pcie_7x_0_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_wr_status_flags_as__parameterized0\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_cmd_fifowren_i,
      I2 => ENB_dly_D_0,
      O => ENA_I
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_status_flags_as__parameterized0_34\ is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_status_flags_as__parameterized0_34\ : entity is "wr_status_flags_as";
end \pcie_7x_0_wr_status_flags_as__parameterized0_34\;

architecture STRUCTURE of \pcie_7x_0_wr_status_flags_as__parameterized0_34\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => rd_cmd_fifowren_i,
      I2 => ENB_dly_D_0,
      O => ENA_I
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xsdbs_v1_0_2_xsdbs is
  port (
    s_rst_o : out STD_LOGIC;
    s_dclk_o : out STD_LOGIC;
    s_den_o : out STD_LOGIC;
    s_dwe_o : out STD_LOGIC;
    s_daddr_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_oport_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_do_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_iport_i : in STD_LOGIC_VECTOR ( 36 downto 0 );
    s_drdy_i : in STD_LOGIC
  );
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 2;
  attribute C_CORE_TYPE : integer;
  attribute C_CORE_TYPE of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 7;
  attribute C_CSE_DRV_VER : integer;
  attribute C_CSE_DRV_VER of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 2016;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 3;
  attribute C_NEXT_SLAVE : integer;
  attribute C_NEXT_SLAVE of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_USE_TEST_REG : integer;
  attribute C_USE_TEST_REG of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "artix7";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "16'b0000000001110001";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "xsdbs_v1_0_2_xsdbs";
  attribute dont_touch : string;
  attribute dont_touch of pcie_7x_0_xsdbs_v1_0_2_xsdbs : entity is "true";
end pcie_7x_0_xsdbs_v1_0_2_xsdbs;

architecture STRUCTURE of pcie_7x_0_xsdbs_v1_0_2_xsdbs is
  signal reg_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_do[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_drdy : STD_LOGIC;
  signal reg_drdy_i_1_n_0 : STD_LOGIC;
  signal reg_test : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_test0 : STD_LOGIC;
  signal s_den_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sl_iport_i\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal uuid_stamp : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of uuid_stamp : signal is std.standard.true;
  attribute UUID : string;
  attribute UUID of uuid_stamp : signal is "1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_do[10]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_do[15]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reg_do[15]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_do[8]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sl_oport_o[0]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sl_oport_o[10]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sl_oport_o[11]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sl_oport_o[12]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sl_oport_o[13]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sl_oport_o[14]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sl_oport_o[15]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sl_oport_o[1]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sl_oport_o[2]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sl_oport_o[3]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sl_oport_o[4]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sl_oport_o[5]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sl_oport_o[6]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sl_oport_o[7]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sl_oport_o[8]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sl_oport_o[9]_INST_0\ : label is "soft_lutpair32";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \uuid_stamp_reg[0]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[0]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[100]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[100]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[100]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[101]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[101]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[101]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[102]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[102]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[102]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[103]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[103]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[103]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[104]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[104]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[104]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[105]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[105]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[105]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[106]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[106]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[106]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[107]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[107]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[107]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[108]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[108]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[108]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[109]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[109]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[109]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[10]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[10]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[10]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[110]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[110]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[110]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[111]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[111]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[111]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[112]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[112]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[112]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[113]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[113]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[113]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[114]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[114]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[114]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[115]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[115]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[115]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[116]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[116]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[116]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[117]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[117]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[117]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[118]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[118]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[118]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[119]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[119]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[119]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[11]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[11]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[11]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[120]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[120]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[120]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[121]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[121]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[121]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[122]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[122]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[122]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[123]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[123]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[123]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[124]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[124]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[124]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[125]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[125]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[125]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[126]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[126]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[126]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[127]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[127]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[127]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[12]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[12]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[12]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[13]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[13]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[13]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[14]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[14]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[14]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[15]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[15]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[15]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[16]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[16]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[16]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[17]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[17]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[17]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[18]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[18]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[18]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[19]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[19]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[19]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[1]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[1]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[20]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[20]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[20]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[21]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[21]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[21]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[22]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[22]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[22]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[23]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[23]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[23]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[24]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[24]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[24]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[25]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[25]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[25]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[26]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[26]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[26]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[27]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[27]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[27]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[28]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[28]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[28]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[29]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[29]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[29]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[2]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[2]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[30]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[30]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[30]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[31]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[31]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[31]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[32]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[32]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[32]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[33]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[33]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[33]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[34]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[34]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[34]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[35]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[35]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[35]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[36]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[36]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[36]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[37]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[37]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[37]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[38]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[38]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[38]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[39]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[39]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[39]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[3]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[3]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[40]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[40]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[40]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[41]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[41]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[41]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[42]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[42]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[42]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[43]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[43]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[43]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[44]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[44]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[44]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[45]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[45]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[45]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[46]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[46]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[46]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[47]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[47]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[47]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[48]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[48]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[48]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[49]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[49]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[49]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[4]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[4]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[50]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[50]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[50]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[51]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[51]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[51]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[52]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[52]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[52]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[53]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[53]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[53]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[54]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[54]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[54]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[55]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[55]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[55]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[56]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[56]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[56]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[57]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[57]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[57]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[58]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[58]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[58]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[59]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[59]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[59]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[5]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[5]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[60]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[60]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[60]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[61]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[61]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[61]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[62]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[62]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[62]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[63]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[63]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[63]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[64]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[64]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[64]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[65]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[65]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[65]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[66]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[66]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[66]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[67]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[67]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[67]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[68]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[68]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[68]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[69]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[69]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[69]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[6]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[6]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[70]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[70]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[70]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[71]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[71]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[71]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[72]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[72]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[72]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[73]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[73]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[73]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[74]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[74]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[74]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[75]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[75]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[75]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[76]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[76]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[76]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[77]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[77]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[77]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[78]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[78]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[78]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[79]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[79]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[79]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[7]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[7]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[80]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[80]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[80]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[81]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[81]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[81]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[82]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[82]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[82]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[83]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[83]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[83]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[84]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[84]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[84]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[85]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[85]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[85]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[86]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[86]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[86]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[87]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[87]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[87]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[88]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[88]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[88]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[89]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[89]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[89]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[8]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[8]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[8]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[90]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[90]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[90]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[91]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[91]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[91]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[92]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[92]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[92]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[93]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[93]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[93]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[94]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[94]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[94]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[95]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[95]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[95]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[96]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[96]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[96]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[97]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[97]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[97]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[98]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[98]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[98]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[99]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[99]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[99]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[9]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[9]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[9]\ : label is "1";
begin
  \^sl_iport_i\(36 downto 0) <= sl_iport_i(36 downto 0);
  s_daddr_o(16 downto 0) <= \^sl_iport_i\(20 downto 4);
  s_dclk_o <= \^sl_iport_i\(1);
  s_di_o(15 downto 0) <= \^sl_iport_i\(36 downto 21);
  s_dwe_o <= \^sl_iport_i\(3);
  s_rst_o <= \^sl_iport_i\(0);
\reg_do[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A0A02AAAAAAAA"
    )
        port map (
      I0 => \reg_do[0]_i_2_n_0\,
      I1 => \^sl_iport_i\(5),
      I2 => \^sl_iport_i\(4),
      I3 => reg_test(0),
      I4 => \reg_do[8]_i_2_n_0\,
      I5 => \reg_do[10]_i_2_n_0\,
      O => reg_do(0)
    );
\reg_do[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[0]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[0]_i_4_n_0\,
      O => \reg_do[0]_i_2_n_0\
    );
\reg_do[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(48),
      I1 => uuid_stamp(32),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(16),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(0),
      O => \reg_do[0]_i_3_n_0\
    );
\reg_do[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(112),
      I1 => uuid_stamp(96),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(80),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(64),
      O => \reg_do[0]_i_4_n_0\
    );
\reg_do[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00808800"
    )
        port map (
      I0 => \^sl_iport_i\(6),
      I1 => \reg_do[10]_i_2_n_0\,
      I2 => reg_test(10),
      I3 => \^sl_iport_i\(4),
      I4 => \^sl_iport_i\(5),
      I5 => \reg_do[10]_i_3_n_0\,
      O => reg_do(10)
    );
\reg_do[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^sl_iport_i\(11),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(8),
      I3 => \^sl_iport_i\(9),
      I4 => \^sl_iport_i\(10),
      O => \reg_do[10]_i_2_n_0\
    );
\reg_do[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[10]_i_4_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[10]_i_5_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[10]_i_3_n_0\
    );
\reg_do[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(122),
      I1 => uuid_stamp(106),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(90),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(74),
      O => \reg_do[10]_i_4_n_0\
    );
\reg_do[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(58),
      I1 => uuid_stamp(42),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(26),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(10),
      O => \reg_do[10]_i_5_n_0\
    );
\reg_do[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[11]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[11]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(11),
      O => reg_do(11)
    );
\reg_do[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(59),
      I1 => uuid_stamp(43),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(27),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(11),
      O => \reg_do[11]_i_2_n_0\
    );
\reg_do[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(123),
      I1 => uuid_stamp(107),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(91),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(75),
      O => \reg_do[11]_i_3_n_0\
    );
\reg_do[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54045404"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[12]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[12]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(12),
      O => reg_do(12)
    );
\reg_do[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(124),
      I1 => uuid_stamp(108),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(92),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(76),
      O => \reg_do[12]_i_2_n_0\
    );
\reg_do[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(60),
      I1 => uuid_stamp(44),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(28),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(12),
      O => \reg_do[12]_i_3_n_0\
    );
\reg_do[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[13]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[13]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(13),
      O => reg_do(13)
    );
\reg_do[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(61),
      I1 => uuid_stamp(45),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(29),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(13),
      O => \reg_do[13]_i_2_n_0\
    );
\reg_do[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(125),
      I1 => uuid_stamp(109),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(93),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(77),
      O => \reg_do[13]_i_3_n_0\
    );
\reg_do[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[14]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[14]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(14),
      O => reg_do(14)
    );
\reg_do[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(62),
      I1 => uuid_stamp(46),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(30),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(14),
      O => \reg_do[14]_i_2_n_0\
    );
\reg_do[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(126),
      I1 => uuid_stamp(110),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(94),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(78),
      O => \reg_do[14]_i_3_n_0\
    );
\reg_do[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B01FFFF0B010B01"
    )
        port map (
      I0 => \reg_do[15]_i_2_n_0\,
      I1 => \reg_do[15]_i_3_n_0\,
      I2 => \reg_do[15]_i_4_n_0\,
      I3 => \reg_do[15]_i_5_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(15),
      O => reg_do(15)
    );
\reg_do[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      O => \reg_do[15]_i_2_n_0\
    );
\reg_do[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => uuid_stamp(127),
      I1 => uuid_stamp(111),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(95),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(79),
      O => \reg_do[15]_i_3_n_0\
    );
\reg_do[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sl_iport_i\(7),
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(11),
      I4 => \^sl_iport_i\(10),
      O => \reg_do[15]_i_4_n_0\
    );
\reg_do[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(63),
      I1 => uuid_stamp(47),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(31),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(15),
      O => \reg_do[15]_i_5_n_0\
    );
\reg_do[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \^sl_iport_i\(7),
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(4),
      I3 => \^sl_iport_i\(5),
      I4 => \reg_do[10]_i_2_n_0\,
      O => \reg_do[15]_i_6_n_0\
    );
\reg_do[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => \reg_do[1]_i_2_n_0\,
      I1 => \reg_do[10]_i_2_n_0\,
      I2 => \reg_do[15]_i_4_n_0\,
      I3 => \reg_do[1]_i_3_n_0\,
      I4 => \reg_do[15]_i_2_n_0\,
      I5 => \reg_do[1]_i_4_n_0\,
      O => reg_do(1)
    );
\reg_do[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75007575FF8AFF8A"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(4),
      I4 => reg_test(1),
      I5 => \^sl_iport_i\(5),
      O => \reg_do[1]_i_2_n_0\
    );
\reg_do[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(113),
      I1 => uuid_stamp(97),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(81),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(65),
      O => \reg_do[1]_i_3_n_0\
    );
\reg_do[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(49),
      I1 => uuid_stamp(33),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(17),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(1),
      O => \reg_do[1]_i_4_n_0\
    );
\reg_do[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEAAAAAA"
    )
        port map (
      I0 => \reg_do[2]_i_2_n_0\,
      I1 => reg_test(2),
      I2 => \reg_do[8]_i_2_n_0\,
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \^sl_iport_i\(5),
      I5 => \^sl_iport_i\(4),
      O => reg_do(2)
    );
\reg_do[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => \reg_do[2]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[2]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[2]_i_2_n_0\
    );
\reg_do[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(50),
      I1 => uuid_stamp(34),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(18),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(2),
      O => \reg_do[2]_i_3_n_0\
    );
\reg_do[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(114),
      I1 => uuid_stamp(98),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(82),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(66),
      O => \reg_do[2]_i_4_n_0\
    );
\reg_do[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \reg_do[3]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => reg_test(3),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \^sl_iport_i\(5),
      I5 => \^sl_iport_i\(4),
      O => reg_do(3)
    );
\reg_do[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA33A3"
    )
        port map (
      I0 => \reg_do[3]_i_3_n_0\,
      I1 => \reg_do[3]_i_4_n_0\,
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(8),
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[3]_i_2_n_0\
    );
\reg_do[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(115),
      I1 => uuid_stamp(99),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(83),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(67),
      O => \reg_do[3]_i_3_n_0\
    );
\reg_do[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => uuid_stamp(51),
      I1 => uuid_stamp(35),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(19),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(3),
      O => \reg_do[3]_i_4_n_0\
    );
\reg_do[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02022000AAAAAAAA"
    )
        port map (
      I0 => \reg_do[4]_i_2_n_0\,
      I1 => \^sl_iport_i\(4),
      I2 => \^sl_iport_i\(5),
      I3 => reg_test(4),
      I4 => \reg_do[8]_i_2_n_0\,
      I5 => \reg_do[10]_i_2_n_0\,
      O => reg_do(4)
    );
\reg_do[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[4]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[4]_i_4_n_0\,
      O => \reg_do[4]_i_2_n_0\
    );
\reg_do[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(52),
      I1 => uuid_stamp(36),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(20),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(4),
      O => \reg_do[4]_i_3_n_0\
    );
\reg_do[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(116),
      I1 => uuid_stamp(100),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(84),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(68),
      O => \reg_do[4]_i_4_n_0\
    );
\reg_do[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00222088AAAAAAAA"
    )
        port map (
      I0 => \reg_do[5]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => reg_test(5),
      I3 => \^sl_iport_i\(5),
      I4 => \^sl_iport_i\(4),
      I5 => \reg_do[10]_i_2_n_0\,
      O => reg_do(5)
    );
\reg_do[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[5]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[5]_i_4_n_0\,
      O => \reg_do[5]_i_2_n_0\
    );
\reg_do[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(53),
      I1 => uuid_stamp(37),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(21),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(5),
      O => \reg_do[5]_i_3_n_0\
    );
\reg_do[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(117),
      I1 => uuid_stamp(101),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(85),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(69),
      O => \reg_do[5]_i_4_n_0\
    );
\reg_do[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00222088AAAAAAAA"
    )
        port map (
      I0 => \reg_do[6]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => reg_test(6),
      I3 => \^sl_iport_i\(5),
      I4 => \^sl_iport_i\(4),
      I5 => \reg_do[10]_i_2_n_0\,
      O => reg_do(6)
    );
\reg_do[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[6]_i_4_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[6]_i_5_n_0\,
      O => \reg_do[6]_i_2_n_0\
    );
\reg_do[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sl_iport_i\(10),
      I1 => \^sl_iport_i\(11),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(8),
      O => \reg_do[6]_i_3_n_0\
    );
\reg_do[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(54),
      I1 => uuid_stamp(38),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(22),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(6),
      O => \reg_do[6]_i_4_n_0\
    );
\reg_do[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(118),
      I1 => uuid_stamp(102),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(86),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(70),
      O => \reg_do[6]_i_5_n_0\
    );
\reg_do[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62000000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(7),
      I3 => \^sl_iport_i\(6),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[7]_i_2_n_0\,
      O => reg_do(7)
    );
\reg_do[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333AA3A"
    )
        port map (
      I0 => \reg_do[7]_i_3_n_0\,
      I1 => \reg_do[7]_i_4_n_0\,
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(8),
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[7]_i_2_n_0\
    );
\reg_do[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(55),
      I1 => uuid_stamp(39),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(23),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(7),
      O => \reg_do[7]_i_3_n_0\
    );
\reg_do[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => uuid_stamp(87),
      I1 => uuid_stamp(71),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(119),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(103),
      O => \reg_do[7]_i_4_n_0\
    );
\reg_do[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC02F0000"
    )
        port map (
      I0 => reg_test(8),
      I1 => \^sl_iport_i\(4),
      I2 => \^sl_iport_i\(5),
      I3 => \reg_do[8]_i_2_n_0\,
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[8]_i_3_n_0\,
      O => reg_do(8)
    );
\reg_do[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      O => \reg_do[8]_i_2_n_0\
    );
\reg_do[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[8]_i_4_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[8]_i_5_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[8]_i_3_n_0\
    );
\reg_do[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(120),
      I1 => uuid_stamp(104),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(88),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(72),
      O => \reg_do[8]_i_4_n_0\
    );
\reg_do[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(56),
      I1 => uuid_stamp(40),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(24),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(8),
      O => \reg_do[8]_i_5_n_0\
    );
\reg_do[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62000000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(9),
      I3 => \^sl_iport_i\(6),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[9]_i_2_n_0\,
      O => reg_do(9)
    );
\reg_do[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[9]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[9]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[9]_i_2_n_0\
    );
\reg_do[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(121),
      I1 => uuid_stamp(105),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(89),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(73),
      O => \reg_do[9]_i_3_n_0\
    );
\reg_do[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(57),
      I1 => uuid_stamp(41),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(25),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(9),
      O => \reg_do[9]_i_4_n_0\
    );
\reg_do_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(0),
      Q => \reg_do_reg_n_0_[0]\,
      R => '0'
    );
\reg_do_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(10),
      Q => \reg_do_reg_n_0_[10]\,
      R => '0'
    );
\reg_do_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(11),
      Q => \reg_do_reg_n_0_[11]\,
      R => '0'
    );
\reg_do_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(12),
      Q => \reg_do_reg_n_0_[12]\,
      R => '0'
    );
\reg_do_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(13),
      Q => \reg_do_reg_n_0_[13]\,
      R => '0'
    );
\reg_do_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(14),
      Q => \reg_do_reg_n_0_[14]\,
      R => '0'
    );
\reg_do_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(15),
      Q => \reg_do_reg_n_0_[15]\,
      R => '0'
    );
\reg_do_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(1),
      Q => \reg_do_reg_n_0_[1]\,
      R => '0'
    );
\reg_do_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(2),
      Q => \reg_do_reg_n_0_[2]\,
      R => '0'
    );
\reg_do_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(3),
      Q => \reg_do_reg_n_0_[3]\,
      R => '0'
    );
\reg_do_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(4),
      Q => \reg_do_reg_n_0_[4]\,
      R => '0'
    );
\reg_do_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(5),
      Q => \reg_do_reg_n_0_[5]\,
      R => '0'
    );
\reg_do_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(6),
      Q => \reg_do_reg_n_0_[6]\,
      R => '0'
    );
\reg_do_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(7),
      Q => \reg_do_reg_n_0_[7]\,
      R => '0'
    );
\reg_do_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(8),
      Q => \reg_do_reg_n_0_[8]\,
      R => '0'
    );
\reg_do_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(9),
      Q => \reg_do_reg_n_0_[9]\,
      R => '0'
    );
reg_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(0),
      I5 => \^sl_iport_i\(2),
      O => reg_drdy_i_1_n_0
    );
reg_drdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_drdy_i_1_n_0,
      Q => reg_drdy,
      R => '0'
    );
\reg_test[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(3),
      I5 => \^sl_iport_i\(2),
      O => reg_test0
    );
\reg_test_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(21),
      Q => reg_test(0),
      R => '0'
    );
\reg_test_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(31),
      Q => reg_test(10),
      R => '0'
    );
\reg_test_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(32),
      Q => reg_test(11),
      R => '0'
    );
\reg_test_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(33),
      Q => reg_test(12),
      R => '0'
    );
\reg_test_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(34),
      Q => reg_test(13),
      R => '0'
    );
\reg_test_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(35),
      Q => reg_test(14),
      R => '0'
    );
\reg_test_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(36),
      Q => reg_test(15),
      R => '0'
    );
\reg_test_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(22),
      Q => reg_test(1),
      R => '0'
    );
\reg_test_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(23),
      Q => reg_test(2),
      R => '0'
    );
\reg_test_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(24),
      Q => reg_test(3),
      R => '0'
    );
\reg_test_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(25),
      Q => reg_test(4),
      R => '0'
    );
\reg_test_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(26),
      Q => reg_test(5),
      R => '0'
    );
\reg_test_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(27),
      Q => reg_test(6),
      R => '0'
    );
\reg_test_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(28),
      Q => reg_test(7),
      R => '0'
    );
\reg_test_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(29),
      Q => reg_test(8),
      R => '0'
    );
\reg_test_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(30),
      Q => reg_test(9),
      R => '0'
    );
s_den_o_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(2),
      O => s_den_o
    );
s_den_o_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sl_iport_i\(15),
      I1 => \^sl_iport_i\(16),
      I2 => \^sl_iport_i\(17),
      I3 => \^sl_iport_i\(18),
      I4 => \^sl_iport_i\(20),
      I5 => \^sl_iport_i\(19),
      O => s_den_o_INST_0_i_1_n_0
    );
\sl_oport_o[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_drdy,
      I1 => s_drdy_i,
      O => sl_oport_o(0)
    );
\sl_oport_o[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[9]\,
      I1 => reg_drdy,
      I2 => s_do_i(9),
      O => sl_oport_o(10)
    );
\sl_oport_o[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[10]\,
      I1 => reg_drdy,
      I2 => s_do_i(10),
      O => sl_oport_o(11)
    );
\sl_oport_o[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[11]\,
      I1 => reg_drdy,
      I2 => s_do_i(11),
      O => sl_oport_o(12)
    );
\sl_oport_o[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[12]\,
      I1 => reg_drdy,
      I2 => s_do_i(12),
      O => sl_oport_o(13)
    );
\sl_oport_o[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[13]\,
      I1 => reg_drdy,
      I2 => s_do_i(13),
      O => sl_oport_o(14)
    );
\sl_oport_o[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[14]\,
      I1 => reg_drdy,
      I2 => s_do_i(14),
      O => sl_oport_o(15)
    );
\sl_oport_o[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[15]\,
      I1 => reg_drdy,
      I2 => s_do_i(15),
      O => sl_oport_o(16)
    );
\sl_oport_o[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[0]\,
      I1 => reg_drdy,
      I2 => s_do_i(0),
      O => sl_oport_o(1)
    );
\sl_oport_o[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[1]\,
      I1 => reg_drdy,
      I2 => s_do_i(1),
      O => sl_oport_o(2)
    );
\sl_oport_o[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[2]\,
      I1 => reg_drdy,
      I2 => s_do_i(2),
      O => sl_oport_o(3)
    );
\sl_oport_o[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[3]\,
      I1 => reg_drdy,
      I2 => s_do_i(3),
      O => sl_oport_o(4)
    );
\sl_oport_o[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[4]\,
      I1 => reg_drdy,
      I2 => s_do_i(4),
      O => sl_oport_o(5)
    );
\sl_oport_o[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[5]\,
      I1 => reg_drdy,
      I2 => s_do_i(5),
      O => sl_oport_o(6)
    );
\sl_oport_o[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[6]\,
      I1 => reg_drdy,
      I2 => s_do_i(6),
      O => sl_oport_o(7)
    );
\sl_oport_o[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[7]\,
      I1 => reg_drdy,
      I2 => s_do_i(7),
      O => sl_oport_o(8)
    );
\sl_oport_o[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[8]\,
      I1 => reg_drdy,
      I2 => s_do_i(8),
      O => sl_oport_o(9)
    );
\uuid_stamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(0),
      Q => uuid_stamp(0),
      R => '0'
    );
\uuid_stamp_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(100),
      Q => uuid_stamp(100),
      R => '0'
    );
\uuid_stamp_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(101),
      Q => uuid_stamp(101),
      R => '0'
    );
\uuid_stamp_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(102),
      Q => uuid_stamp(102),
      R => '0'
    );
\uuid_stamp_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(103),
      Q => uuid_stamp(103),
      R => '0'
    );
\uuid_stamp_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(104),
      Q => uuid_stamp(104),
      R => '0'
    );
\uuid_stamp_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(105),
      Q => uuid_stamp(105),
      R => '0'
    );
\uuid_stamp_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(106),
      Q => uuid_stamp(106),
      R => '0'
    );
\uuid_stamp_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(107),
      Q => uuid_stamp(107),
      R => '0'
    );
\uuid_stamp_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(108),
      Q => uuid_stamp(108),
      R => '0'
    );
\uuid_stamp_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(109),
      Q => uuid_stamp(109),
      R => '0'
    );
\uuid_stamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(10),
      Q => uuid_stamp(10),
      R => '0'
    );
\uuid_stamp_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(110),
      Q => uuid_stamp(110),
      R => '0'
    );
\uuid_stamp_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(111),
      Q => uuid_stamp(111),
      R => '0'
    );
\uuid_stamp_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(112),
      Q => uuid_stamp(112),
      R => '0'
    );
\uuid_stamp_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(113),
      Q => uuid_stamp(113),
      R => '0'
    );
\uuid_stamp_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(114),
      Q => uuid_stamp(114),
      R => '0'
    );
\uuid_stamp_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(115),
      Q => uuid_stamp(115),
      R => '0'
    );
\uuid_stamp_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(116),
      Q => uuid_stamp(116),
      R => '0'
    );
\uuid_stamp_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(117),
      Q => uuid_stamp(117),
      R => '0'
    );
\uuid_stamp_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(118),
      Q => uuid_stamp(118),
      R => '0'
    );
\uuid_stamp_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(119),
      Q => uuid_stamp(119),
      R => '0'
    );
\uuid_stamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(11),
      Q => uuid_stamp(11),
      R => '0'
    );
\uuid_stamp_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(120),
      Q => uuid_stamp(120),
      R => '0'
    );
\uuid_stamp_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(121),
      Q => uuid_stamp(121),
      R => '0'
    );
\uuid_stamp_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(122),
      Q => uuid_stamp(122),
      R => '0'
    );
\uuid_stamp_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(123),
      Q => uuid_stamp(123),
      R => '0'
    );
\uuid_stamp_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(124),
      Q => uuid_stamp(124),
      R => '0'
    );
\uuid_stamp_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(125),
      Q => uuid_stamp(125),
      R => '0'
    );
\uuid_stamp_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(126),
      Q => uuid_stamp(126),
      R => '0'
    );
\uuid_stamp_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(127),
      Q => uuid_stamp(127),
      R => '0'
    );
\uuid_stamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(12),
      Q => uuid_stamp(12),
      R => '0'
    );
\uuid_stamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(13),
      Q => uuid_stamp(13),
      R => '0'
    );
\uuid_stamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(14),
      Q => uuid_stamp(14),
      R => '0'
    );
\uuid_stamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(15),
      Q => uuid_stamp(15),
      R => '0'
    );
\uuid_stamp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(16),
      Q => uuid_stamp(16),
      R => '0'
    );
\uuid_stamp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(17),
      Q => uuid_stamp(17),
      R => '0'
    );
\uuid_stamp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(18),
      Q => uuid_stamp(18),
      R => '0'
    );
\uuid_stamp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(19),
      Q => uuid_stamp(19),
      R => '0'
    );
\uuid_stamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(1),
      Q => uuid_stamp(1),
      R => '0'
    );
\uuid_stamp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(20),
      Q => uuid_stamp(20),
      R => '0'
    );
\uuid_stamp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(21),
      Q => uuid_stamp(21),
      R => '0'
    );
\uuid_stamp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(22),
      Q => uuid_stamp(22),
      R => '0'
    );
\uuid_stamp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(23),
      Q => uuid_stamp(23),
      R => '0'
    );
\uuid_stamp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(24),
      Q => uuid_stamp(24),
      R => '0'
    );
\uuid_stamp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(25),
      Q => uuid_stamp(25),
      R => '0'
    );
\uuid_stamp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(26),
      Q => uuid_stamp(26),
      R => '0'
    );
\uuid_stamp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(27),
      Q => uuid_stamp(27),
      R => '0'
    );
\uuid_stamp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(28),
      Q => uuid_stamp(28),
      R => '0'
    );
\uuid_stamp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(29),
      Q => uuid_stamp(29),
      R => '0'
    );
\uuid_stamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(2),
      Q => uuid_stamp(2),
      R => '0'
    );
\uuid_stamp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(30),
      Q => uuid_stamp(30),
      R => '0'
    );
\uuid_stamp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(31),
      Q => uuid_stamp(31),
      R => '0'
    );
\uuid_stamp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(32),
      Q => uuid_stamp(32),
      R => '0'
    );
\uuid_stamp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(33),
      Q => uuid_stamp(33),
      R => '0'
    );
\uuid_stamp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(34),
      Q => uuid_stamp(34),
      R => '0'
    );
\uuid_stamp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(35),
      Q => uuid_stamp(35),
      R => '0'
    );
\uuid_stamp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(36),
      Q => uuid_stamp(36),
      R => '0'
    );
\uuid_stamp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(37),
      Q => uuid_stamp(37),
      R => '0'
    );
\uuid_stamp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(38),
      Q => uuid_stamp(38),
      R => '0'
    );
\uuid_stamp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(39),
      Q => uuid_stamp(39),
      R => '0'
    );
\uuid_stamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(3),
      Q => uuid_stamp(3),
      R => '0'
    );
\uuid_stamp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(40),
      Q => uuid_stamp(40),
      R => '0'
    );
\uuid_stamp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(41),
      Q => uuid_stamp(41),
      R => '0'
    );
\uuid_stamp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(42),
      Q => uuid_stamp(42),
      R => '0'
    );
\uuid_stamp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(43),
      Q => uuid_stamp(43),
      R => '0'
    );
\uuid_stamp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(44),
      Q => uuid_stamp(44),
      R => '0'
    );
\uuid_stamp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(45),
      Q => uuid_stamp(45),
      R => '0'
    );
\uuid_stamp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(46),
      Q => uuid_stamp(46),
      R => '0'
    );
\uuid_stamp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(47),
      Q => uuid_stamp(47),
      R => '0'
    );
\uuid_stamp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(48),
      Q => uuid_stamp(48),
      R => '0'
    );
\uuid_stamp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(49),
      Q => uuid_stamp(49),
      R => '0'
    );
\uuid_stamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(4),
      Q => uuid_stamp(4),
      R => '0'
    );
\uuid_stamp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(50),
      Q => uuid_stamp(50),
      R => '0'
    );
\uuid_stamp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(51),
      Q => uuid_stamp(51),
      R => '0'
    );
\uuid_stamp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(52),
      Q => uuid_stamp(52),
      R => '0'
    );
\uuid_stamp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(53),
      Q => uuid_stamp(53),
      R => '0'
    );
\uuid_stamp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(54),
      Q => uuid_stamp(54),
      R => '0'
    );
\uuid_stamp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(55),
      Q => uuid_stamp(55),
      R => '0'
    );
\uuid_stamp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(56),
      Q => uuid_stamp(56),
      R => '0'
    );
\uuid_stamp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(57),
      Q => uuid_stamp(57),
      R => '0'
    );
\uuid_stamp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(58),
      Q => uuid_stamp(58),
      R => '0'
    );
\uuid_stamp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(59),
      Q => uuid_stamp(59),
      R => '0'
    );
\uuid_stamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(5),
      Q => uuid_stamp(5),
      R => '0'
    );
\uuid_stamp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(60),
      Q => uuid_stamp(60),
      R => '0'
    );
\uuid_stamp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(61),
      Q => uuid_stamp(61),
      R => '0'
    );
\uuid_stamp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(62),
      Q => uuid_stamp(62),
      R => '0'
    );
\uuid_stamp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(63),
      Q => uuid_stamp(63),
      R => '0'
    );
\uuid_stamp_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(64),
      Q => uuid_stamp(64),
      R => '0'
    );
\uuid_stamp_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(65),
      Q => uuid_stamp(65),
      R => '0'
    );
\uuid_stamp_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(66),
      Q => uuid_stamp(66),
      R => '0'
    );
\uuid_stamp_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(67),
      Q => uuid_stamp(67),
      R => '0'
    );
\uuid_stamp_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(68),
      Q => uuid_stamp(68),
      R => '0'
    );
\uuid_stamp_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(69),
      Q => uuid_stamp(69),
      R => '0'
    );
\uuid_stamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(6),
      Q => uuid_stamp(6),
      R => '0'
    );
\uuid_stamp_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(70),
      Q => uuid_stamp(70),
      R => '0'
    );
\uuid_stamp_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(71),
      Q => uuid_stamp(71),
      R => '0'
    );
\uuid_stamp_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(72),
      Q => uuid_stamp(72),
      R => '0'
    );
\uuid_stamp_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(73),
      Q => uuid_stamp(73),
      R => '0'
    );
\uuid_stamp_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(74),
      Q => uuid_stamp(74),
      R => '0'
    );
\uuid_stamp_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(75),
      Q => uuid_stamp(75),
      R => '0'
    );
\uuid_stamp_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(76),
      Q => uuid_stamp(76),
      R => '0'
    );
\uuid_stamp_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(77),
      Q => uuid_stamp(77),
      R => '0'
    );
\uuid_stamp_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(78),
      Q => uuid_stamp(78),
      R => '0'
    );
\uuid_stamp_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(79),
      Q => uuid_stamp(79),
      R => '0'
    );
\uuid_stamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(7),
      Q => uuid_stamp(7),
      R => '0'
    );
\uuid_stamp_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(80),
      Q => uuid_stamp(80),
      R => '0'
    );
\uuid_stamp_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(81),
      Q => uuid_stamp(81),
      R => '0'
    );
\uuid_stamp_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(82),
      Q => uuid_stamp(82),
      R => '0'
    );
\uuid_stamp_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(83),
      Q => uuid_stamp(83),
      R => '0'
    );
\uuid_stamp_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(84),
      Q => uuid_stamp(84),
      R => '0'
    );
\uuid_stamp_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(85),
      Q => uuid_stamp(85),
      R => '0'
    );
\uuid_stamp_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(86),
      Q => uuid_stamp(86),
      R => '0'
    );
\uuid_stamp_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(87),
      Q => uuid_stamp(87),
      R => '0'
    );
\uuid_stamp_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(88),
      Q => uuid_stamp(88),
      R => '0'
    );
\uuid_stamp_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(89),
      Q => uuid_stamp(89),
      R => '0'
    );
\uuid_stamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(8),
      Q => uuid_stamp(8),
      R => '0'
    );
\uuid_stamp_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(90),
      Q => uuid_stamp(90),
      R => '0'
    );
\uuid_stamp_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(91),
      Q => uuid_stamp(91),
      R => '0'
    );
\uuid_stamp_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(92),
      Q => uuid_stamp(92),
      R => '0'
    );
\uuid_stamp_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(93),
      Q => uuid_stamp(93),
      R => '0'
    );
\uuid_stamp_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(94),
      Q => uuid_stamp(94),
      R => '0'
    );
\uuid_stamp_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(95),
      Q => uuid_stamp(95),
      R => '0'
    );
\uuid_stamp_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(96),
      Q => uuid_stamp(96),
      R => '0'
    );
\uuid_stamp_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(97),
      Q => uuid_stamp(97),
      R => '0'
    );
\uuid_stamp_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(98),
      Q => uuid_stamp(98),
      R => '0'
    );
\uuid_stamp_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(99),
      Q => uuid_stamp(99),
      R => '0'
    );
\uuid_stamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(9),
      Q => uuid_stamp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_rx is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc_d : out STD_LOGIC;
    m_axis_rx_tvalid_reg : out STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    trn_in_packet : out STD_LOGIC;
    reg_dsc_detect_reg : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \trn_rbar_hit_prev_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    rsrc_rdy_filtered : in STD_LOGIC;
    trn_reof : in STD_LOGIC;
    trn_rsrc_dsc_prev0 : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    trn_in_packet_reg : in STD_LOGIC;
    dsc_detect : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    trn_rd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trn_rbar_hit : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_rx : entity is "pcie_7x_0_axi_basic_rx";
end pcie_7x_0_pcie_7x_0_axi_basic_rx;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_rx is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axis_rx_tuser\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^m_axis_rx_tvalid_reg\ : STD_LOGIC;
  signal new_pkt_len : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal null_mux_sel : STD_LOGIC;
  signal rx_null_gen_inst_n_0 : STD_LOGIC;
  signal rx_null_gen_inst_n_1 : STD_LOGIC;
  signal rx_null_gen_inst_n_2 : STD_LOGIC;
  signal rx_null_gen_inst_n_3 : STD_LOGIC;
  signal rx_null_gen_inst_n_4 : STD_LOGIC;
  signal rx_null_gen_inst_n_5 : STD_LOGIC;
  signal rx_null_gen_inst_n_6 : STD_LOGIC;
  signal rx_null_gen_inst_n_7 : STD_LOGIC;
  signal rx_null_gen_inst_n_8 : STD_LOGIC;
  signal rx_pipeline_inst_n_73 : STD_LOGIC;
  signal rx_pipeline_inst_n_74 : STD_LOGIC;
  signal rx_pipeline_inst_n_8 : STD_LOGIC;
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
  m_axis_rx_tuser(12 downto 0) <= \^m_axis_rx_tuser\(12 downto 0);
  m_axis_rx_tvalid_reg <= \^m_axis_rx_tvalid_reg\;
rx_null_gen_inst: entity work.pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen
     port map (
      CLK => CLK,
      D(1) => rx_null_gen_inst_n_0,
      D(0) => rx_null_gen_inst_n_1,
      Q(4 downto 3) => \^q\(30 downto 29),
      Q(2) => \^q\(15),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(1) => rx_null_gen_inst_n_7,
      S(0) => rx_null_gen_inst_n_8,
      cur_state_reg_0 => \trn_rbar_hit_prev_reg[0]\,
      cur_state_reg_1 => \^m_axis_rx_tvalid_reg\,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(0) => \^m_axis_rx_tuser\(12),
      \m_axis_rx_tuser_reg[19]\ => rx_pipeline_inst_n_74,
      \m_axis_rx_tuser_reg[21]\ => rx_pipeline_inst_n_73,
      new_pkt_len(10 downto 0) => new_pkt_len(10 downto 0),
      null_mux_sel => null_mux_sel,
      null_mux_sel_reg => rx_null_gen_inst_n_5,
      null_mux_sel_reg_0 => rx_null_gen_inst_n_6,
      null_mux_sel_reg_1 => rx_pipeline_inst_n_8,
      \reg_pkt_len_counter_reg[0]_0\ => rx_null_gen_inst_n_4,
      \reg_pkt_len_counter_reg[3]_0\ => rx_null_gen_inst_n_3,
      \reg_tkeep[7]_i_7_0\ => rx_null_gen_inst_n_2
    );
rx_pipeline_inst: entity work.pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline
     port map (
      CLK => CLK,
      D(1) => rx_null_gen_inst_n_0,
      D(0) => rx_null_gen_inst_n_1,
      E(0) => E(0),
      Q(63 downto 0) => \^q\(63 downto 0),
      S(1) => rx_null_gen_inst_n_7,
      S(0) => rx_null_gen_inst_n_8,
      data_prev_reg_0 => rx_pipeline_inst_n_73,
      data_prev_reg_1 => rx_pipeline_inst_n_74,
      dsc_detect => dsc_detect,
      m_axis_rx_tkeep(0) => m_axis_rx_tkeep(0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(12 downto 0) => \^m_axis_rx_tuser\(12 downto 0),
      m_axis_rx_tvalid_reg_0 => \^m_axis_rx_tvalid_reg\,
      new_pkt_len(10 downto 0) => new_pkt_len(10 downto 0),
      null_mux_sel => null_mux_sel,
      null_mux_sel_reg_0 => rx_null_gen_inst_n_5,
      reg_dsc_detect_reg_0 => reg_dsc_detect_reg,
      \reg_tkeep_reg[7]_0\ => rx_null_gen_inst_n_3,
      reg_tlast_reg_0 => rx_null_gen_inst_n_6,
      rsrc_rdy_filtered => rsrc_rdy_filtered,
      trn_in_packet => trn_in_packet,
      trn_in_packet_reg_0 => trn_in_packet_reg,
      trn_rbar_hit(6 downto 0) => trn_rbar_hit(6 downto 0),
      \trn_rbar_hit_prev_reg[0]_0\ => \trn_rbar_hit_prev_reg[0]\,
      trn_rd(63 downto 0) => trn_rd(63 downto 0),
      trn_rdst_rdy_reg_0 => rx_null_gen_inst_n_2,
      trn_rdst_rdy_reg_1 => rx_null_gen_inst_n_4,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem(0),
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_rsrc_dsc_d => trn_rsrc_dsc_d,
      trn_rsrc_dsc_prev0 => trn_rsrc_dsc_prev0,
      user_reset_out_reg => rx_pipeline_inst_n_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_tx is
  port (
    reg_tcfg_gnt : out STD_LOGIC;
    tready_thrtl_reg : out STD_LOGIC;
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    ppm_L1_thrtl : out STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ : out STD_LOGIC;
    lnk_up_thrtl : out STD_LOGIC;
    ppm_L1_trig : out STD_LOGIC;
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    trn_tcfg_gnt : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    \throttle_ctl_pipeline.reg_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \throttle_ctl_pipeline.reg_tuser_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttle_ctl_pipeline.reg_tkeep_reg[7]\ : in STD_LOGIC;
    tx_cfg_gnt : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_tcfg_req : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    ppm_L1_thrtl_reg : in STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\ : in STD_LOGIC;
    lnk_up_thrtl_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tcfg_req_trig : in STD_LOGIC;
    tready_thrtl_i_5 : in STD_LOGIC;
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_tx : entity is "pcie_7x_0_axi_basic_tx";
end pcie_7x_0_pcie_7x_0_axi_basic_tx;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_tx is
  signal axi_in_packet : STD_LOGIC;
  signal reg_disable_trn : STD_LOGIC;
  signal reg_tsrc_rdy0 : STD_LOGIC;
  signal \thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5\ : STD_LOGIC;
  signal \^tready_thrtl_reg\ : STD_LOGIC;
begin
  tready_thrtl_reg <= \^tready_thrtl_reg\;
\thrtl_ctl_enabled.tx_thrl_ctl_inst\: entity work.pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl
     port map (
      CLK => CLK,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\ => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1\ => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\,
      axi_in_packet => axi_in_packet,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_turnoff_ok => cfg_turnoff_ok,
      lnk_up_thrtl => lnk_up_thrtl,
      lnk_up_thrtl_reg_0 => lnk_up_thrtl_reg,
      \out\ => \out\,
      ppm_L1_thrtl => ppm_L1_thrtl,
      ppm_L1_thrtl_reg_0 => ppm_L1_thrtl_reg,
      ppm_L1_trig => ppm_L1_trig,
      reg_disable_trn => reg_disable_trn,
      reg_tcfg_gnt => reg_tcfg_gnt,
      reg_tsrc_rdy0 => reg_tsrc_rdy0,
      s_axis_tx_tdata(3 downto 2) => s_axis_tx_tdata(30 downto 29),
      s_axis_tx_tdata(1) => s_axis_tx_tdata(15),
      s_axis_tx_tdata(0) => s_axis_tx_tdata(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tlast_0 => \thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5\,
      s_axis_tx_tuser(0) => s_axis_tx_tuser(0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => tbuf_av_min_trig,
      \tbuf_gap_cnt_reg[0]_0\ => \throttle_ctl_pipeline.reg_tkeep_reg[7]\,
      tcfg_req_trig => tcfg_req_trig,
      tready_thrtl_i_5_0 => tready_thrtl_i_5,
      tready_thrtl_reg_0 => \^tready_thrtl_reg\,
      trn_tbuf_av(5 downto 0) => trn_tbuf_av(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tcfg_req => trn_tcfg_req,
      trn_tdst_rdy => trn_tdst_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
tx_pipeline_inst: entity work.pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline
     port map (
      CLK => CLK,
      axi_in_packet => axi_in_packet,
      axi_in_packet_reg_0 => \thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5\,
      \out\ => \out\,
      reg_disable_trn => reg_disable_trn,
      reg_tsrc_rdy0 => reg_tsrc_rdy0,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      \throttle_ctl_pipeline.reg_tdata_reg[63]_0\(63 downto 0) => \throttle_ctl_pipeline.reg_tdata_reg[63]\(63 downto 0),
      \throttle_ctl_pipeline.reg_tkeep_reg[7]_0\ => \throttle_ctl_pipeline.reg_tkeep_reg[7]\,
      \throttle_ctl_pipeline.reg_tuser_reg[3]_0\(3 downto 0) => \throttle_ctl_pipeline.reg_tuser_reg[3]\(3 downto 0),
      \thrtl_ctl_trn_flush.reg_disable_trn_reg_0\ => \^tready_thrtl_reg\,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem(0),
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_6
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_1 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_1 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_1;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_1 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_5
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_10 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_10 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_10;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_10 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_11
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(13 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(13 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(13 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(13 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_2 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_2 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_2;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_2 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_4
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_3 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_3 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_3;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_3 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(14 downto 0) => rdata(14 downto 0),
      wdata(14 downto 0) => wdata(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_7 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_7 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_7;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_7 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_14
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_8 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_8 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_8;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_8 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_13
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_7x_9 is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_7x_9 : entity is "pcie_7x_0_pcie_bram_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_7x_9;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_7x_9 is
begin
\use_tdp.ramb36\: entity work.pcie_7x_0_BRAM_TDP_MACRO_12
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pipe_eq is
  port (
    rxeq_adapt_done : out STD_LOGIC;
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    preset_done_reg : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pipe_eq : entity is "pcie_7x_0_pipe_eq";
end pcie_7x_0_pcie_7x_0_pipe_eq;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pipe_eq is
  signal \FSM_onehot_fsm_rx[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_rx_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_tx[2]_i_4_n_0\ : STD_LOGIC;
  signal fsm_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gen3_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gen3_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gen3_reg1 : signal is "true";
  signal gen3_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of gen3_reg2 : signal is "NO";
  attribute async_reg of gen3_reg2 : signal is "true";
  signal in10 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \in10__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal in7 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^rxeq_adapt_done\ : STD_LOGIC;
  signal rxeq_adapt_done_i_2_n_0 : STD_LOGIC;
  signal rxeq_adapt_done_reg_i_2_n_0 : STD_LOGIC;
  signal rxeq_adapt_done_reg_reg_n_0 : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxeq_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_control_reg1 : signal is "NO";
  attribute async_reg of rxeq_control_reg1 : signal is "true";
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_control_reg2 : signal is "NO";
  attribute async_reg of rxeq_control_reg2 : signal is "true";
  signal rxeq_fs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_fs[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxeq_fs_reg_n_0_[5]\ : STD_LOGIC;
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rxeq_lf[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxeq_lf_reg_n_0_[5]\ : STD_LOGIC;
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_lffs_reg1 : signal is "NO";
  attribute async_reg of rxeq_lffs_reg1 : signal is "true";
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_lffs_reg2 : signal is "NO";
  attribute async_reg of rxeq_lffs_reg2 : signal is "true";
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal rxeq_new_txcoeff_req_0 : STD_LOGIC;
  signal \rxeq_preset[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_preset[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxeq_preset[2]_i_3_n_0\ : STD_LOGIC;
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_preset_reg1 : signal is "NO";
  attribute async_reg of rxeq_preset_reg1 : signal is "true";
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_preset_reg2 : signal is "NO";
  attribute async_reg of rxeq_preset_reg2 : signal is "true";
  signal \rxeq_preset_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_preset_reg_n_0_[2]\ : STD_LOGIC;
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_scan_i_n_0 : STD_LOGIC;
  signal rxeq_scan_i_n_1 : STD_LOGIC;
  signal rxeq_scan_i_n_2 : STD_LOGIC;
  signal rxeq_scan_i_n_3 : STD_LOGIC;
  signal rxeq_scan_i_n_4 : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rxeq_txcoeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_txcoeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_txcoeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxeq_txcoeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxeq_txcoeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxeq_txcoeff_reg_n_0_[5]\ : STD_LOGIC;
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rxeq_txpreset[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxeq_txpreset[3]_i_3_n_0\ : STD_LOGIC;
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_txpreset_reg1 : signal is "NO";
  attribute async_reg of rxeq_txpreset_reg1 : signal is "true";
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_txpreset_reg2 : signal is "NO";
  attribute async_reg of rxeq_txpreset_reg2 : signal is "true";
  signal \rxeq_txpreset_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxeq_txpreset_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxeq_txpreset_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxeq_txpreset_reg_n_0_[3]\ : STD_LOGIC;
  signal rxeq_user_en_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_user_en_reg1 : signal is "NO";
  attribute async_reg of rxeq_user_en_reg1 : signal is "true";
  signal rxeq_user_en_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_user_en_reg2 : signal is "NO";
  attribute async_reg of rxeq_user_en_reg2 : signal is "true";
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_user_mode_reg1 : signal is "NO";
  attribute async_reg of rxeq_user_mode_reg1 : signal is "true";
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of rxeq_user_mode_reg2 : signal is "NO";
  attribute async_reg of rxeq_user_mode_reg2 : signal is "true";
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_user_txcoeff_reg1 : signal is "NO";
  attribute async_reg of rxeq_user_txcoeff_reg1 : signal is "true";
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SHIFT_EXTRACT of rxeq_user_txcoeff_reg2 : signal is "NO";
  attribute async_reg of rxeq_user_txcoeff_reg2 : signal is "true";
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of txeq_control_reg1 : signal is "NO";
  attribute async_reg of txeq_control_reg1 : signal is "true";
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT of txeq_control_reg2 : signal is "NO";
  attribute async_reg of txeq_control_reg2 : signal is "true";
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of txeq_deemph_reg1 : signal is "NO";
  attribute async_reg of txeq_deemph_reg1 : signal is "true";
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SHIFT_EXTRACT of txeq_deemph_reg2 : signal is "NO";
  attribute async_reg of txeq_deemph_reg2 : signal is "true";
  signal txeq_preset : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \txeq_preset[0]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[13]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[14]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[15]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[16]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[17]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[7]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_preset[9]_i_1_n_0\ : STD_LOGIC;
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_done_i_1_n_0 : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of txeq_preset_reg1 : signal is "NO";
  attribute async_reg of txeq_preset_reg1 : signal is "true";
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT of txeq_preset_reg2 : signal is "NO";
  attribute async_reg of txeq_preset_reg2 : signal is "true";
  signal txeq_txcoeff : STD_LOGIC;
  signal \txeq_txcoeff[0]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[0]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[10]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[10]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[11]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[11]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[12]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[12]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[13]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[13]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[14]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[14]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[15]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[15]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[16]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[16]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[17]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[17]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[18]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[18]_i_3_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[1]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[1]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[2]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[2]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[3]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[3]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[4]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[4]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[5]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[5]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[6]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[6]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[7]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[7]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[8]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[8]_i_2_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[9]_i_1_n_0\ : STD_LOGIC;
  signal \txeq_txcoeff[9]_i_2_n_0\ : STD_LOGIC;
  signal txeq_txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txeq_txcoeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txeq_txcoeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[10]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[11]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[12]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[13]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[14]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[15]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[16]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[17]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[6]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[7]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[8]\ : STD_LOGIC;
  signal \txeq_txcoeff_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[4]_i_1\ : label is "soft_lutpair154";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[1]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[2]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[3]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[4]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[5]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_rx_reg[6]\ : label is "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_tx[2]_i_4\ : label is "soft_lutpair153";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_tx_reg[0]\ : label is "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_tx_reg[1]\ : label is "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_tx_reg[2]\ : label is "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of gen3_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gen3_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of gen3_reg2_reg : label is std.standard.true;
  attribute KEEP of gen3_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of gen3_reg2_reg : label is "NO";
  attribute SOFT_HLUTNM of \rxeq_cnt[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rxeq_cnt[2]_i_1\ : label is "soft_lutpair154";
  attribute ASYNC_REG_boolean of \rxeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_control_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_control_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_control_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_control_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_control_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_lffs_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_lffs_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_lffs_reg2_reg[5]\ : label is "NO";
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_3\ : label is "soft_lutpair156";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_preset_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_preset_reg2_reg[2]\ : label is "NO";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[11]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[9]_i_1\ : label is "soft_lutpair161";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_txpreset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_txpreset_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_txpreset_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_user_en_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_user_en_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_user_en_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_en_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_user_en_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_user_mode_reg1_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_user_mode_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of rxeq_user_mode_reg2_reg : label is std.standard.true;
  attribute KEEP of rxeq_user_mode_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of rxeq_user_mode_reg2_reg : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg1_reg[9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rxeq_user_txcoeff_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rxeq_user_txcoeff_reg2_reg[9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_control_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_control_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_control_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_control_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_control_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_control_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_control_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_control_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_control_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg1_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg1_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_deemph_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \txeq_deemph_reg2_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_deemph_reg2_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg1_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg1_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg1_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg1_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg1_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg2_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg2_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg2_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \txeq_preset_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \txeq_preset_reg2_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \txeq_preset_reg2_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \txeq_txcoeff[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \txeq_txcoeff_cnt[1]_i_1\ : label is "soft_lutpair155";
begin
  rxeq_adapt_done <= \^rxeq_adapt_done\;
\FSM_onehot_fsm_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx[1]_i_2_n_0\,
      I1 => rxeq_control_reg2(0),
      I2 => rxeq_control_reg2(1),
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      O => \FSM_onehot_fsm_rx[1]_i_1_n_0\
    );
\FSM_onehot_fsm_rx[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I5 => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      O => \FSM_onehot_fsm_rx[1]_i_2_n_0\
    );
\FSM_onehot_fsm_rx[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_control_reg2(1),
      I2 => \rxeq_cnt_reg_n_0_[0]\,
      I3 => \rxeq_cnt_reg_n_0_[1]\,
      I4 => \rxeq_cnt_reg_n_0_[2]\,
      I5 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => \FSM_onehot_fsm_rx[3]_i_1_n_0\
    );
\FSM_onehot_fsm_rx[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABA2AAA"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => \rxeq_cnt_reg_n_0_[0]\,
      I2 => \rxeq_cnt_reg_n_0_[1]\,
      I3 => \rxeq_cnt_reg_n_0_[2]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => \FSM_onehot_fsm_rx[4]_i_1_n_0\
    );
\FSM_onehot_fsm_rx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm_rx[1]_i_1_n_0\,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      S => preset_done_reg
    );
\FSM_onehot_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_scan_i_n_4,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      R => preset_done_reg
    );
\FSM_onehot_fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm_rx[3]_i_1_n_0\,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      R => preset_done_reg
    );
\FSM_onehot_fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm_rx[4]_i_1_n_0\,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      R => preset_done_reg
    );
\FSM_onehot_fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_scan_i_n_3,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      R => preset_done_reg
    );
\FSM_onehot_fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_scan_i_n_2,
      Q => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      R => preset_done_reg
    );
\FSM_sequential_fsm_tx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C04FC043C04FF04F"
    )
        port map (
      I0 => \FSM_sequential_fsm_tx[1]_i_2_n_0\,
      I1 => fsm_tx(0),
      I2 => fsm_tx(1),
      I3 => fsm_tx(2),
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \FSM_sequential_fsm_tx[0]_i_1_n_0\
    );
\FSM_sequential_fsm_tx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F703F7C3F7C0F70"
    )
        port map (
      I0 => \FSM_sequential_fsm_tx[1]_i_2_n_0\,
      I1 => fsm_tx(0),
      I2 => fsm_tx(1),
      I3 => fsm_tx(2),
      I4 => txeq_control_reg2(1),
      I5 => txeq_control_reg2(0),
      O => \FSM_sequential_fsm_tx[1]_i_1_n_0\
    );
\FSM_sequential_fsm_tx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_fsm_tx[1]_i_2_n_0\
    );
\FSM_sequential_fsm_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_tx[2]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_tx[2]_i_3_n_0\,
      I2 => fsm_tx(2),
      I3 => \FSM_sequential_fsm_tx[2]_i_4_n_0\,
      I4 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I5 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_fsm_tx[2]_i_1_n_0\
    );
\FSM_sequential_fsm_tx[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777FFF7"
    )
        port map (
      I0 => fsm_tx(1),
      I1 => fsm_tx(2),
      I2 => txeq_control_reg2(1),
      I3 => txeq_control_reg2(0),
      I4 => fsm_tx(0),
      O => \FSM_sequential_fsm_tx[2]_i_2_n_0\
    );
\FSM_sequential_fsm_tx[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F800080"
    )
        port map (
      I0 => txeq_control_reg2(1),
      I1 => txeq_control_reg2(0),
      I2 => fsm_tx(0),
      I3 => fsm_tx(1),
      I4 => txeq_preset_done,
      O => \FSM_sequential_fsm_tx[2]_i_3_n_0\
    );
\FSM_sequential_fsm_tx[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => fsm_tx(0),
      I1 => fsm_tx(1),
      O => \FSM_sequential_fsm_tx[2]_i_4_n_0\
    );
\FSM_sequential_fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_fsm_tx[0]_i_1_n_0\,
      Q => fsm_tx(0),
      S => preset_done_reg
    );
\FSM_sequential_fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_fsm_tx[1]_i_1_n_0\,
      Q => fsm_tx(1),
      R => preset_done_reg
    );
\FSM_sequential_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_fsm_tx[2]_i_1_n_0\,
      Q => fsm_tx(2),
      R => preset_done_reg
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => gen3_reg1,
      R => preset_done_reg
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gen3_reg1,
      Q => gen3_reg2,
      R => preset_done_reg
    );
\gtp_channel.gtpe2_channel_i_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[17]\,
      O => TXPOSTCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[16]\,
      O => TXPOSTCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[15]\,
      O => TXPOSTCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[14]\,
      O => TXPOSTCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[13]\,
      O => TXPOSTCURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[4]\,
      O => TXPRECURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[3]\,
      O => TXPRECURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[2]\,
      O => TXPRECURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[1]\,
      O => TXPRECURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[0]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[12]\,
      O => TXMAINCURSOR(6)
    );
\gtp_channel.gtpe2_channel_i_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[11]\,
      O => TXMAINCURSOR(5)
    );
\gtp_channel.gtpe2_channel_i_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[10]\,
      O => TXMAINCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[9]\,
      O => TXMAINCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[8]\,
      O => TXMAINCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[7]\,
      O => TXMAINCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gen3_reg2,
      I1 => \txeq_txcoeff_reg_n_0_[6]\,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I5 => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      O => rxeq_adapt_done_i_2_n_0
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_scan_i_n_1,
      Q => \^rxeq_adapt_done\,
      R => preset_done_reg
    );
rxeq_adapt_done_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_control_reg2(0),
      I2 => rxeq_control_reg2(1),
      O => rxeq_adapt_done_reg_i_2_n_0
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_scan_i_n_0,
      Q => rxeq_adapt_done_reg_reg_n_0,
      R => preset_done_reg
    );
\rxeq_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FFF8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_control_reg2(1),
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I4 => \rxeq_cnt_reg_n_0_[0]\,
      O => rxeq_cnt(0)
    );
\rxeq_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \rxeq_cnt_reg_n_0_[1]\,
      I1 => \rxeq_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => rxeq_cnt(1)
    );
\rxeq_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \rxeq_cnt_reg_n_0_[0]\,
      I1 => \rxeq_cnt_reg_n_0_[1]\,
      I2 => \rxeq_cnt_reg_n_0_[2]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => rxeq_cnt(2)
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_cnt(0),
      Q => \rxeq_cnt_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_cnt(1),
      Q => \rxeq_cnt_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_cnt(2),
      Q => \rxeq_cnt_reg_n_0_[2]\,
      R => preset_done_reg
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_control_reg1(0),
      R => preset_done_reg
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_control_reg1(1),
      R => preset_done_reg
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => preset_done_reg
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => preset_done_reg
    );
\rxeq_fs[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(0),
      O => rxeq_fs(0)
    );
\rxeq_fs[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(1),
      O => rxeq_fs(1)
    );
\rxeq_fs[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(2),
      O => rxeq_fs(2)
    );
\rxeq_fs[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(3),
      O => rxeq_fs(3)
    );
\rxeq_fs[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(4),
      O => rxeq_fs(4)
    );
\rxeq_fs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_control_reg2(1),
      I2 => \FSM_onehot_fsm_rx[1]_i_2_n_0\,
      O => \rxeq_fs[5]_i_1_n_0\
    );
\rxeq_fs[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => rxeq_lffs_reg2(5),
      O => rxeq_fs(5)
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(0),
      Q => \rxeq_fs_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(1),
      Q => \rxeq_fs_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(2),
      Q => \rxeq_fs_reg_n_0_[2]\,
      R => preset_done_reg
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(3),
      Q => \rxeq_fs_reg_n_0_[3]\,
      R => preset_done_reg
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(4),
      Q => \rxeq_fs_reg_n_0_[4]\,
      R => preset_done_reg
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_fs[5]_i_1_n_0\,
      D => rxeq_fs(5),
      Q => \rxeq_fs_reg_n_0_[5]\,
      R => preset_done_reg
    );
\rxeq_lf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(0),
      O => rxeq_lf(0)
    );
\rxeq_lf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(1),
      O => rxeq_lf(1)
    );
\rxeq_lf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(2),
      O => rxeq_lf(2)
    );
\rxeq_lf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(3),
      O => rxeq_lf(3)
    );
\rxeq_lf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(4),
      O => rxeq_lf(4)
    );
\rxeq_lf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx[1]_i_2_n_0\,
      I1 => \rxeq_cnt_reg_n_0_[2]\,
      I2 => \rxeq_cnt_reg_n_0_[1]\,
      I3 => \rxeq_cnt_reg_n_0_[0]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      O => \rxeq_lf[5]_i_1_n_0\
    );
\rxeq_lf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I1 => rxeq_lffs_reg2(5),
      O => rxeq_lf(5)
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(0),
      Q => \rxeq_lf_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(1),
      Q => \rxeq_lf_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(2),
      Q => \rxeq_lf_reg_n_0_[2]\,
      R => preset_done_reg
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(3),
      Q => \rxeq_lf_reg_n_0_[3]\,
      R => preset_done_reg
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(4),
      Q => \rxeq_lf_reg_n_0_[4]\,
      R => preset_done_reg
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_lf[5]_i_1_n_0\,
      D => rxeq_lf(5),
      Q => \rxeq_lf_reg_n_0_[5]\,
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(0),
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(1),
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(2),
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(3),
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(4),
      R => preset_done_reg
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_lffs_reg1(5),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => preset_done_reg
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => preset_done_reg
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxeq_new_txcoeff_req_0,
      Q => rxeq_new_txcoeff_req,
      R => preset_done_reg
    );
\rxeq_preset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => rxeq_preset_reg2(0),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I3 => \rxeq_preset[2]_i_2_n_0\,
      I4 => \rxeq_preset_reg_n_0_[0]\,
      O => \rxeq_preset[0]_i_1_n_0\
    );
\rxeq_preset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => rxeq_preset_reg2(1),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I3 => \rxeq_preset[2]_i_2_n_0\,
      I4 => \rxeq_preset_reg_n_0_[1]\,
      O => \rxeq_preset[1]_i_1_n_0\
    );
\rxeq_preset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => rxeq_preset_reg2(2),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I3 => \rxeq_preset[2]_i_2_n_0\,
      I4 => \rxeq_preset_reg_n_0_[2]\,
      O => \rxeq_preset[2]_i_1_n_0\
    );
\rxeq_preset[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => \rxeq_preset[2]_i_3_n_0\,
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      I4 => rxeq_adapt_done_reg_i_2_n_0,
      I5 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      O => \rxeq_preset[2]_i_2_n_0\
    );
\rxeq_preset[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => \rxeq_preset[2]_i_3_n_0\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_preset_reg1(0),
      R => preset_done_reg
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_preset_reg1(1),
      R => preset_done_reg
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_preset_reg1(2),
      R => preset_done_reg
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => preset_done_reg
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => preset_done_reg
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => preset_done_reg
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxeq_preset[0]_i_1_n_0\,
      Q => \rxeq_preset_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxeq_preset[1]_i_1_n_0\,
      Q => \rxeq_preset_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxeq_preset[2]_i_1_n_0\,
      Q => \rxeq_preset_reg_n_0_[2]\,
      R => preset_done_reg
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      Q => rxeq_preset_valid,
      R => preset_done_reg
    );
rxeq_scan_i: entity work.pcie_7x_0_pcie_7x_0_rxeq_scan
     port map (
      CLK => CLK,
      D(2) => rxeq_scan_i_n_2,
      D(1) => rxeq_scan_i_n_3,
      D(0) => rxeq_scan_i_n_4,
      \FSM_onehot_fsm_rx_reg[5]\(2) => \rxeq_cnt_reg_n_0_[2]\,
      \FSM_onehot_fsm_rx_reg[5]\(1) => \rxeq_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_rx_reg[5]\(0) => \rxeq_cnt_reg_n_0_[0]\,
      Q(4) => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      Q(3) => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      Q(2) => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      Q(1) => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      adapt_done_reg_0 => rxeq_scan_i_n_0,
      \fs_reg1_reg[5]_0\(5) => \rxeq_fs_reg_n_0_[5]\,
      \fs_reg1_reg[5]_0\(4) => \rxeq_fs_reg_n_0_[4]\,
      \fs_reg1_reg[5]_0\(3) => \rxeq_fs_reg_n_0_[3]\,
      \fs_reg1_reg[5]_0\(2) => \rxeq_fs_reg_n_0_[2]\,
      \fs_reg1_reg[5]_0\(1) => \rxeq_fs_reg_n_0_[1]\,
      \fs_reg1_reg[5]_0\(0) => \rxeq_fs_reg_n_0_[0]\,
      \lf_reg1_reg[5]_0\(5) => \rxeq_lf_reg_n_0_[5]\,
      \lf_reg1_reg[5]_0\(4) => \rxeq_lf_reg_n_0_[4]\,
      \lf_reg1_reg[5]_0\(3) => \rxeq_lf_reg_n_0_[3]\,
      \lf_reg1_reg[5]_0\(2) => \rxeq_lf_reg_n_0_[2]\,
      \lf_reg1_reg[5]_0\(1) => \rxeq_lf_reg_n_0_[1]\,
      \lf_reg1_reg[5]_0\(0) => \rxeq_lf_reg_n_0_[0]\,
      new_txcoeff_done_reg_0 => rxeq_scan_i_n_1,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      preset_done_reg_0 => preset_done_reg,
      \preset_reg1_reg[2]_0\(2) => \rxeq_preset_reg_n_0_[2]\,
      \preset_reg1_reg[2]_0\(1) => \rxeq_preset_reg_n_0_[1]\,
      \preset_reg1_reg[2]_0\(0) => \rxeq_preset_reg_n_0_[0]\,
      rxeq_adapt_done => \^rxeq_adapt_done\,
      rxeq_adapt_done_reg => rxeq_adapt_done_i_2_n_0,
      rxeq_adapt_done_reg_reg => \FSM_onehot_fsm_rx[1]_i_2_n_0\,
      rxeq_adapt_done_reg_reg_0 => rxeq_adapt_done_reg_i_2_n_0,
      rxeq_adapt_done_reg_reg_1 => rxeq_adapt_done_reg_reg_n_0,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req,
      rxeq_new_txcoeff_req_0 => rxeq_new_txcoeff_req_0,
      rxeq_preset_valid => rxeq_preset_valid,
      \txcoeff_reg1_reg[17]_0\(17 downto 6) => \in10__0\(11 downto 0),
      \txcoeff_reg1_reg[17]_0\(5) => \rxeq_txcoeff_reg_n_0_[5]\,
      \txcoeff_reg1_reg[17]_0\(4) => \rxeq_txcoeff_reg_n_0_[4]\,
      \txcoeff_reg1_reg[17]_0\(3) => \rxeq_txcoeff_reg_n_0_[3]\,
      \txcoeff_reg1_reg[17]_0\(2) => \rxeq_txcoeff_reg_n_0_[2]\,
      \txcoeff_reg1_reg[17]_0\(1) => \rxeq_txcoeff_reg_n_0_[1]\,
      \txcoeff_reg1_reg[17]_0\(0) => \rxeq_txcoeff_reg_n_0_[0]\,
      \txpreset_reg1_reg[3]_0\(3) => \rxeq_txpreset_reg_n_0_[3]\,
      \txpreset_reg1_reg[3]_0\(2) => \rxeq_txpreset_reg_n_0_[2]\,
      \txpreset_reg1_reg[3]_0\(1) => \rxeq_txpreset_reg_n_0_[1]\,
      \txpreset_reg1_reg[3]_0\(0) => \rxeq_txpreset_reg_n_0_[0]\
    );
\rxeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(0),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(0)
    );
\rxeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(10),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(10)
    );
\rxeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(11),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(11)
    );
\rxeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(12)
    );
\rxeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(13)
    );
\rxeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(14)
    );
\rxeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(15)
    );
\rxeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(16)
    );
\rxeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(17)
    );
\rxeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(1),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(1)
    );
\rxeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(2),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(2)
    );
\rxeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(3),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(3)
    );
\rxeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(4),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(4)
    );
\rxeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(5),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(5)
    );
\rxeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(6),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(6)
    );
\rxeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(7),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(7)
    );
\rxeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(8),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(8)
    );
\rxeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \in10__0\(9),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txcoeff(9)
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(0),
      Q => \rxeq_txcoeff_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(10),
      Q => \in10__0\(4),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(11),
      Q => \in10__0\(5),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(12),
      Q => \in10__0\(6),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(13),
      Q => \in10__0\(7),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(14),
      Q => \in10__0\(8),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(15),
      Q => \in10__0\(9),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(16),
      Q => \in10__0\(10),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(17),
      Q => \in10__0\(11),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(1),
      Q => \rxeq_txcoeff_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(2),
      Q => \rxeq_txcoeff_reg_n_0_[2]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(3),
      Q => \rxeq_txcoeff_reg_n_0_[3]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(4),
      Q => \rxeq_txcoeff_reg_n_0_[4]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(5),
      Q => \rxeq_txcoeff_reg_n_0_[5]\,
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(6),
      Q => \in10__0\(0),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(7),
      Q => \in10__0\(1),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(8),
      Q => \in10__0\(2),
      R => preset_done_reg
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txcoeff(9),
      Q => \in10__0\(3),
      R => preset_done_reg
    );
\rxeq_txpreset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rxeq_txpreset_reg2(0),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txpreset(0)
    );
\rxeq_txpreset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rxeq_txpreset_reg2(1),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txpreset(1)
    );
\rxeq_txpreset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rxeq_txpreset_reg2(2),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txpreset(2)
    );
\rxeq_txpreset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF044"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[6]\,
      I1 => \rxeq_txpreset[3]_i_3_n_0\,
      I2 => rxeq_control_reg2(1),
      I3 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      I4 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      O => \rxeq_txpreset[3]_i_1_n_0\
    );
\rxeq_txpreset[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rxeq_txpreset_reg2(3),
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[3]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[1]\,
      O => rxeq_txpreset(3)
    );
\rxeq_txpreset[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_fsm_rx_reg_n_0_[2]\,
      I1 => \FSM_onehot_fsm_rx_reg_n_0_[4]\,
      I2 => \FSM_onehot_fsm_rx_reg_n_0_[5]\,
      O => \rxeq_txpreset[3]_i_3_n_0\
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_txpreset_reg1(0),
      R => preset_done_reg
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_txpreset_reg1(1),
      R => preset_done_reg
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_txpreset_reg1(2),
      R => preset_done_reg
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_txpreset_reg1(3),
      R => preset_done_reg
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => preset_done_reg
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => preset_done_reg
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => preset_done_reg
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => preset_done_reg
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txpreset(0),
      Q => \rxeq_txpreset_reg_n_0_[0]\,
      R => preset_done_reg
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txpreset(1),
      Q => \rxeq_txpreset_reg_n_0_[1]\,
      R => preset_done_reg
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txpreset(2),
      Q => \rxeq_txpreset_reg_n_0_[2]\,
      R => preset_done_reg
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rxeq_txpreset[3]_i_1_n_0\,
      D => rxeq_txpreset(3),
      Q => \rxeq_txpreset_reg_n_0_[3]\,
      R => preset_done_reg
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_en_reg1,
      R => preset_done_reg
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => preset_done_reg
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_mode_reg1,
      R => preset_done_reg
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(0),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(10),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(11),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(12),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(13),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(14),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(15),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(16),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(17),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(1),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(2),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(3),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(4),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(5),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(6),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(7),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(8),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => rxeq_user_txcoeff_reg1(9),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => preset_done_reg
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => preset_done_reg
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_control_reg1(0),
      R => preset_done_reg
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_control_reg1(1),
      R => preset_done_reg
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => preset_done_reg
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => preset_done_reg
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(0),
      S => preset_done_reg
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(1),
      R => preset_done_reg
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(2),
      R => preset_done_reg
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(3),
      R => preset_done_reg
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(4),
      R => preset_done_reg
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_deemph_reg1(5),
      R => preset_done_reg
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => preset_done_reg
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => preset_done_reg
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => preset_done_reg
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => preset_done_reg
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => preset_done_reg
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => preset_done_reg
    );
\txeq_preset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      O => \txeq_preset[0]_i_1_n_0\
    );
\txeq_preset[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAABAAEF"
    )
        port map (
      I0 => preset_done_reg,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(0),
      I4 => txeq_preset_reg2(2),
      O => \txeq_preset[10]_i_1_n_0\
    );
\txeq_preset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF18FF11"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(3),
      I3 => preset_done_reg,
      I4 => txeq_preset_reg2(1),
      O => \txeq_preset[11]_i_1_n_0\
    );
\txeq_preset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000133A"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => preset_done_reg,
      O => \txeq_preset[12]_i_1_n_0\
    );
\txeq_preset[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(3),
      O => \txeq_preset[13]_i_1_n_0\
    );
\txeq_preset[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      O => \txeq_preset[14]_i_1_n_0\
    );
\txeq_preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => preset_done_reg,
      I1 => fsm_tx(0),
      I2 => fsm_tx(1),
      I3 => fsm_tx(2),
      O => \txeq_preset[15]_i_1_n_0\
    );
\txeq_preset[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => preset_done_reg,
      I3 => txeq_preset_reg2(3),
      O => \txeq_preset[15]_i_2_n_0\
    );
\txeq_preset[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => fsm_tx(2),
      I1 => fsm_tx(1),
      I2 => fsm_tx(0),
      I3 => txeq_preset_reg2(2),
      I4 => preset_done_reg,
      O => \txeq_preset[16]_i_1_n_0\
    );
\txeq_preset[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      O => \txeq_preset[16]_i_2_n_0\
    );
\txeq_preset[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFAFCFAFA"
    )
        port map (
      I0 => txeq_preset(17),
      I1 => \txeq_preset[17]_i_2_n_0\,
      I2 => preset_done_reg,
      I3 => fsm_tx(0),
      I4 => fsm_tx(1),
      I5 => fsm_tx(2),
      O => \txeq_preset[17]_i_1_n_0\
    );
\txeq_preset[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2051"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      O => \txeq_preset[17]_i_2_n_0\
    );
\txeq_preset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000140"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => preset_done_reg,
      O => \txeq_preset[1]_i_1_n_0\
    );
\txeq_preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => preset_done_reg,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      O => \txeq_preset[2]_i_1_n_0\
    );
\txeq_preset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003424"
    )
        port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => preset_done_reg,
      O => \txeq_preset[3]_i_1_n_0\
    );
\txeq_preset[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA3C00AAAA"
    )
        port map (
      I0 => txeq_preset(7),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => \txeq_preset[7]_i_2_n_0\,
      I4 => \txeq_preset[15]_i_1_n_0\,
      I5 => preset_done_reg,
      O => \txeq_preset[7]_i_1_n_0\
    );
\txeq_preset[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      O => \txeq_preset[7]_i_2_n_0\
    );
\txeq_preset[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF120F"
    )
        port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(1),
      I4 => preset_done_reg,
      O => \txeq_preset[8]_i_1_n_0\
    );
\txeq_preset[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF300D"
    )
        port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(0),
      I4 => preset_done_reg,
      O => \txeq_preset[9]_i_1_n_0\
    );
txeq_preset_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_tx(2),
      I1 => fsm_tx(1),
      I2 => fsm_tx(0),
      O => txeq_preset_done_i_1_n_0
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txeq_preset_done_i_1_n_0,
      Q => txeq_preset_done,
      R => preset_done_reg
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_preset_reg1(0),
      R => preset_done_reg
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_preset_reg1(1),
      R => preset_done_reg
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_preset_reg1(2),
      R => preset_done_reg
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => txeq_preset_reg1(3),
      R => preset_done_reg
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => preset_done_reg
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => preset_done_reg
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => preset_done_reg
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => preset_done_reg
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[0]_i_1_n_0\,
      Q => txeq_preset(0),
      R => \txeq_preset[16]_i_1_n_0\
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[10]_i_1_n_0\,
      Q => txeq_preset(10),
      R => '0'
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[11]_i_1_n_0\,
      Q => txeq_preset(11),
      R => '0'
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[12]_i_1_n_0\,
      Q => txeq_preset(12),
      R => '0'
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[13]_i_1_n_0\,
      Q => txeq_preset(13),
      R => \txeq_preset[16]_i_1_n_0\
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[14]_i_1_n_0\,
      Q => txeq_preset(14),
      R => \txeq_preset[16]_i_1_n_0\
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[15]_i_2_n_0\,
      Q => txeq_preset(15),
      R => '0'
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[16]_i_2_n_0\,
      Q => txeq_preset(16),
      R => \txeq_preset[16]_i_1_n_0\
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txeq_preset[17]_i_1_n_0\,
      Q => txeq_preset(17),
      R => '0'
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[1]_i_1_n_0\,
      Q => txeq_preset(1),
      R => '0'
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[2]_i_1_n_0\,
      Q => txeq_preset(2),
      R => '0'
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[3]_i_1_n_0\,
      Q => txeq_preset(3),
      R => '0'
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txeq_preset[7]_i_1_n_0\,
      Q => txeq_preset(7),
      R => '0'
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[8]_i_1_n_0\,
      Q => txeq_preset(8),
      R => '0'
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \txeq_preset[15]_i_1_n_0\,
      D => \txeq_preset[9]_i_1_n_0\,
      Q => txeq_preset(9),
      R => '0'
    );
\txeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45404040"
    )
        port map (
      I0 => fsm_tx(2),
      I1 => \txeq_txcoeff[0]_i_2_n_0\,
      I2 => fsm_tx(1),
      I3 => fsm_tx(0),
      I4 => \txeq_txcoeff_reg_n_0_[6]\,
      O => \txeq_txcoeff[0]_i_1_n_0\
    );
\txeq_txcoeff[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[7]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[6]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(0),
      O => \txeq_txcoeff[0]_i_2_n_0\
    );
\txeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[9]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[10]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[16]\,
      O => \txeq_txcoeff[10]_i_1_n_0\
    );
\txeq_txcoeff[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[17]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[16]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(10),
      O => \txeq_txcoeff[10]_i_2_n_0\
    );
\txeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[10]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[11]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[17]\,
      O => \txeq_txcoeff[11]_i_1_n_0\
    );
\txeq_txcoeff[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => in7(12),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[17]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(11),
      O => \txeq_txcoeff[11]_i_2_n_0\
    );
\txeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[11]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[12]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => in7(12),
      O => \txeq_txcoeff[12]_i_1_n_0\
    );
\txeq_txcoeff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => in7(12),
      I4 => fsm_tx(0),
      I5 => txeq_preset(12),
      O => \txeq_txcoeff[12]_i_2_n_0\
    );
\txeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[12]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[13]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => txeq_deemph_reg2(0),
      O => \txeq_txcoeff[13]_i_1_n_0\
    );
\txeq_txcoeff[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => txeq_deemph_reg2(0),
      I4 => fsm_tx(0),
      I5 => txeq_preset(13),
      O => \txeq_txcoeff[13]_i_2_n_0\
    );
\txeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[13]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[14]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => txeq_deemph_reg2(1),
      O => \txeq_txcoeff[14]_i_1_n_0\
    );
\txeq_txcoeff[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => txeq_deemph_reg2(1),
      I4 => fsm_tx(0),
      I5 => txeq_preset(14),
      O => \txeq_txcoeff[14]_i_2_n_0\
    );
\txeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[14]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[15]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => txeq_deemph_reg2(2),
      O => \txeq_txcoeff[15]_i_1_n_0\
    );
\txeq_txcoeff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => txeq_deemph_reg2(2),
      I4 => fsm_tx(0),
      I5 => txeq_preset(15),
      O => \txeq_txcoeff[15]_i_2_n_0\
    );
\txeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[15]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[16]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => txeq_deemph_reg2(3),
      O => \txeq_txcoeff[16]_i_1_n_0\
    );
\txeq_txcoeff[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => txeq_deemph_reg2(3),
      I4 => fsm_tx(0),
      I5 => txeq_preset(16),
      O => \txeq_txcoeff[16]_i_2_n_0\
    );
\txeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[16]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[17]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => txeq_deemph_reg2(4),
      O => \txeq_txcoeff[17]_i_1_n_0\
    );
\txeq_txcoeff[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => txeq_deemph_reg2(5),
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => txeq_deemph_reg2(4),
      I4 => fsm_tx(0),
      I5 => txeq_preset(17),
      O => \txeq_txcoeff[17]_i_2_n_0\
    );
\txeq_txcoeff[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040FFF"
    )
        port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => fsm_tx(2),
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      O => txeq_txcoeff
    );
\txeq_txcoeff[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F440044004400"
    )
        port map (
      I0 => fsm_tx(1),
      I1 => \txeq_txcoeff_reg_n_0_[17]\,
      I2 => \txeq_txcoeff[18]_i_3_n_0\,
      I3 => fsm_tx(2),
      I4 => txeq_deemph_reg2(5),
      I5 => fsm_tx(0),
      O => \txeq_txcoeff[18]_i_2_n_0\
    );
\txeq_txcoeff[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I1 => fsm_tx(1),
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      O => \txeq_txcoeff[18]_i_3_n_0\
    );
\txeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[0]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[1]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[7]\,
      O => \txeq_txcoeff[1]_i_1_n_0\
    );
\txeq_txcoeff[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[8]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[7]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(1),
      O => \txeq_txcoeff[1]_i_2_n_0\
    );
\txeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[1]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[2]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[8]\,
      O => \txeq_txcoeff[2]_i_1_n_0\
    );
\txeq_txcoeff[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[9]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[8]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(2),
      O => \txeq_txcoeff[2]_i_2_n_0\
    );
\txeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[2]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[3]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[9]\,
      O => \txeq_txcoeff[3]_i_1_n_0\
    );
\txeq_txcoeff[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[10]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[9]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(3),
      O => \txeq_txcoeff[3]_i_2_n_0\
    );
\txeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[3]\,
      I1 => fsm_tx(1),
      I2 => fsm_tx(2),
      I3 => \txeq_txcoeff[4]_i_2_n_0\,
      O => \txeq_txcoeff[4]_i_1_n_0\
    );
\txeq_txcoeff[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACCCCCC00000000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[11]\,
      I1 => \txeq_txcoeff_reg_n_0_[10]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => fsm_tx(1),
      I4 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I5 => fsm_tx(0),
      O => \txeq_txcoeff[4]_i_2_n_0\
    );
\txeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[4]\,
      I1 => fsm_tx(1),
      I2 => fsm_tx(2),
      I3 => \txeq_txcoeff[5]_i_2_n_0\,
      O => \txeq_txcoeff[5]_i_1_n_0\
    );
\txeq_txcoeff[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACCCCCC00000000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[12]\,
      I1 => \txeq_txcoeff_reg_n_0_[11]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => fsm_tx(1),
      I4 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I5 => fsm_tx(0),
      O => \txeq_txcoeff[5]_i_2_n_0\
    );
\txeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(6),
      I1 => fsm_tx(1),
      I2 => fsm_tx(2),
      I3 => \txeq_txcoeff[6]_i_2_n_0\,
      O => \txeq_txcoeff[6]_i_1_n_0\
    );
\txeq_txcoeff[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0A0A020A0A0"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[12]\,
      I1 => fsm_tx(1),
      I2 => fsm_tx(0),
      I3 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I4 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I5 => \txeq_txcoeff_reg_n_0_[13]\,
      O => \txeq_txcoeff[6]_i_2_n_0\
    );
\txeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[6]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[7]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[13]\,
      O => \txeq_txcoeff[7]_i_1_n_0\
    );
\txeq_txcoeff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[14]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[13]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(7),
      O => \txeq_txcoeff[7]_i_2_n_0\
    );
\txeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[7]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[8]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[14]\,
      O => \txeq_txcoeff[8]_i_1_n_0\
    );
\txeq_txcoeff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[15]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[14]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(8),
      O => \txeq_txcoeff[8]_i_2_n_0\
    );
\txeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[8]\,
      I1 => fsm_tx(2),
      I2 => \txeq_txcoeff[9]_i_2_n_0\,
      I3 => fsm_tx(1),
      I4 => fsm_tx(0),
      I5 => \txeq_txcoeff_reg_n_0_[15]\,
      O => \txeq_txcoeff[9]_i_1_n_0\
    );
\txeq_txcoeff[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \txeq_txcoeff_reg_n_0_[16]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I2 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I3 => \txeq_txcoeff_reg_n_0_[15]\,
      I4 => fsm_tx(0),
      I5 => txeq_preset(9),
      O => \txeq_txcoeff[9]_i_2_n_0\
    );
\txeq_txcoeff_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004000F000400"
    )
        port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => fsm_tx(2),
      I3 => fsm_tx(0),
      I4 => fsm_tx(1),
      I5 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      O => txeq_txcoeff_cnt(0)
    );
\txeq_txcoeff_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006000"
    )
        port map (
      I0 => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      I1 => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      I2 => fsm_tx(0),
      I3 => fsm_tx(1),
      I4 => fsm_tx(2),
      O => txeq_txcoeff_cnt(1)
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txeq_txcoeff_cnt(0),
      Q => \txeq_txcoeff_cnt_reg_n_0_[0]\,
      R => preset_done_reg
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txeq_txcoeff_cnt(1),
      Q => \txeq_txcoeff_cnt_reg_n_0_[1]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[0]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[0]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[10]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[10]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[11]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[11]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[12]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[12]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[13]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[13]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[14]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[14]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[15]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[15]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[16]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[16]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[17]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[17]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[18]_i_2_n_0\,
      Q => in7(12),
      R => preset_done_reg
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[1]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[1]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[2]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[2]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[3]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[3]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[4]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[4]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[5]_i_1_n_0\,
      Q => in10(6),
      R => preset_done_reg
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[6]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[6]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[7]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[7]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[8]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[8]\,
      R => preset_done_reg
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txeq_txcoeff,
      D => \txeq_txcoeff[9]_i_1_n_0\,
      Q => \txeq_txcoeff_reg_n_0_[9]\,
      R => preset_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_memory_dpdistram is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of pcie_7x_0_xpm_memory_dpdistram : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of pcie_7x_0_xpm_memory_dpdistram : entity is 2;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of pcie_7x_0_xpm_memory_dpdistram : entity is 16;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of pcie_7x_0_xpm_memory_dpdistram : entity is 1;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of pcie_7x_0_xpm_memory_dpdistram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of pcie_7x_0_xpm_memory_dpdistram : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of pcie_7x_0_xpm_memory_dpdistram : entity is "true";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of pcie_7x_0_xpm_memory_dpdistram : entity is 64;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of pcie_7x_0_xpm_memory_dpdistram : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_memory_dpdistram : entity is "xpm_memory_dpdistram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of pcie_7x_0_xpm_memory_dpdistram : entity is 1;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of pcie_7x_0_xpm_memory_dpdistram : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of pcie_7x_0_xpm_memory_dpdistram : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of pcie_7x_0_xpm_memory_dpdistram : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of pcie_7x_0_xpm_memory_dpdistram : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of pcie_7x_0_xpm_memory_dpdistram : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of pcie_7x_0_xpm_memory_dpdistram : entity is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of pcie_7x_0_xpm_memory_dpdistram : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of pcie_7x_0_xpm_memory_dpdistram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of pcie_7x_0_xpm_memory_dpdistram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_memory_dpdistram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of pcie_7x_0_xpm_memory_dpdistram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of pcie_7x_0_xpm_memory_dpdistram : entity is 1;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of pcie_7x_0_xpm_memory_dpdistram : entity is 16;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_memory_dpdistram : entity is "TRUE";
end pcie_7x_0_xpm_memory_dpdistram;

architecture STRUCTURE of pcie_7x_0_xpm_memory_dpdistram is
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 2;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 1;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_base_inst : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 2;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "16'b0000000000000000";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 16;
begin
xpm_memory_base_inst: entity work.pcie_7x_0_xpm_memory_base
     port map (
      addra(1 downto 0) => addra(1 downto 0),
      addrb(1 downto 0) => addrb(1 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => regcea,
      regceb => regceb,
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 5;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 16;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 1;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "true";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 512;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "xpm_memory_dpdistram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 1;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is 16;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ : entity is "TRUE";
end \pcie_7x_0_xpm_memory_dpdistram__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_xpm_memory_dpdistram__parameterized0\ is
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 5;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 1;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_base_inst : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 2;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "16'b0000000000000000";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 16;
begin
xpm_memory_base_inst: entity work.\pcie_7x_0_xpm_memory_base__parameterized0\
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      addrb(4 downto 0) => addrb(4 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => regcea,
      regceb => regceb,
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_xpm_memory_sdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of pcie_7x_0_xpm_memory_sdpram : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of pcie_7x_0_xpm_memory_sdpram : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of pcie_7x_0_xpm_memory_sdpram : entity is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of pcie_7x_0_xpm_memory_sdpram : entity is "independent_clock";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of pcie_7x_0_xpm_memory_sdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of pcie_7x_0_xpm_memory_sdpram : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of pcie_7x_0_xpm_memory_sdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of pcie_7x_0_xpm_memory_sdpram : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of pcie_7x_0_xpm_memory_sdpram : entity is 8192;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_xpm_memory_sdpram : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of pcie_7x_0_xpm_memory_sdpram : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of pcie_7x_0_xpm_memory_sdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of pcie_7x_0_xpm_memory_sdpram : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of pcie_7x_0_xpm_memory_sdpram : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of pcie_7x_0_xpm_memory_sdpram : entity is 16;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of pcie_7x_0_xpm_memory_sdpram : entity is 2;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of pcie_7x_0_xpm_memory_sdpram : entity is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of pcie_7x_0_xpm_memory_sdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of pcie_7x_0_xpm_memory_sdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of pcie_7x_0_xpm_memory_sdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of pcie_7x_0_xpm_memory_sdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of pcie_7x_0_xpm_memory_sdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of pcie_7x_0_xpm_memory_sdpram : entity is 16;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of pcie_7x_0_xpm_memory_sdpram : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie_7x_0_xpm_memory_sdpram : entity is "TRUE";
end pcie_7x_0_xpm_memory_sdpram;

architecture STRUCTURE of pcie_7x_0_xpm_memory_sdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 9;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 9;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 15;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 16;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "16'b0000000000000000";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 16;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\pcie_7x_0_xpm_memory_base__parameterized1\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => regceb,
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end pcie_7x_0_blk_mem_gen_prim_width;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_prim_width is
  signal ENB_dly : STD_LOGIC;
begin
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => POR_A,
      Q => ENB_dly,
      R => '0'
    );
\prim_noinit.ram\: entity work.pcie_7x_0_blk_mem_gen_prim_wrapper
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \pcie_7x_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_prim_width__parameterized0\ is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1_n_0\,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_dclk_o,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => \^por_b\,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32\ : entity is "blk_mem_gen_prim_width";
end \pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32\ is
begin
\prim_noinit.ram\: entity work.\pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_clk_x_pntrs is
  port (
    rx_fifo_wr_en_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_fifo_wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_14_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dest_graysync_ff_reg[1][7]\ : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dclk_o : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_clk_x_pntrs : entity is "clk_x_pntrs";
end pcie_7x_0_clk_x_pntrs;

architecture STRUCTURE of pcie_7x_0_clk_x_pntrs is
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_9__0_n_0\ : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 8;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 8;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_full_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111111111F1"
    )
        port map (
      I0 => \ram_full_i_i_2__2_n_0\,
      I1 => \ram_full_i_i_3__2_n_0\,
      I2 => rx_fifo_wr_en,
      I3 => ram_full_fb_i_reg,
      I4 => \ram_full_i_i_4__2_n_0\,
      I5 => \ram_full_i_i_5__0_n_0\,
      O => rx_fifo_wr_en_reg
    );
\ram_full_i_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => p_14_out(5),
      I1 => p_25_out(5),
      I2 => p_14_out(4),
      I3 => p_25_out(4),
      I4 => \ram_full_i_i_6__0_n_0\,
      O => \ram_full_i_i_2__2_n_0\
    );
\ram_full_i_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => p_14_out(1),
      I1 => p_25_out(1),
      I2 => p_14_out(0),
      I3 => p_25_out(0),
      I4 => \ram_full_i_i_7__0_n_0\,
      O => \ram_full_i_i_3__2_n_0\
    );
\ram_full_i_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => p_25_out(1),
      I2 => wr_pntr_plus2(0),
      I3 => p_25_out(0),
      I4 => \ram_full_i_i_8__0_n_0\,
      O => \ram_full_i_i_4__2_n_0\
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => p_25_out(5),
      I2 => wr_pntr_plus2(4),
      I3 => p_25_out(4),
      I4 => \ram_full_i_i_9__0_n_0\,
      O => \ram_full_i_i_5__0_n_0\
    );
\ram_full_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(6),
      I1 => p_14_out(6),
      I2 => p_25_out(7),
      I3 => p_14_out(7),
      O => \ram_full_i_i_6__0_n_0\
    );
\ram_full_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => p_14_out(2),
      I2 => p_25_out(3),
      I3 => p_14_out(3),
      O => \ram_full_i_i_7__0_n_0\
    );
\ram_full_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => wr_pntr_plus2(2),
      I2 => p_25_out(3),
      I3 => wr_pntr_plus2(3),
      O => \ram_full_i_i_8__0_n_0\
    );
\ram_full_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(6),
      I1 => wr_pntr_plus2(6),
      I2 => p_25_out(7),
      I3 => wr_pntr_plus2(7),
      O => \ram_full_i_i_9__0_n_0\
    );
rd_pntr_cdc_inst: entity work.pcie_7x_0_xpm_cdc_gray
     port map (
      dest_clk => \dest_graysync_ff_reg[1][7]\,
      dest_out_bin(7 downto 0) => p_25_out(7 downto 0),
      src_clk => s_dclk_o,
      src_in_bin(7 downto 0) => RD_PNTR(7 downto 0)
    );
wr_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__6\
     port map (
      dest_clk => s_dclk_o,
      dest_out_bin(7 downto 0) => WR_PNTR_RD(7 downto 0),
      src_clk => \dest_graysync_ff_reg[1][7]\,
      src_in_bin(7 downto 0) => WR_PNTR(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_clk_x_pntrs__parameterized0\ is
  port (
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_dclk_o : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_gray_ff_reg[0]\ : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \pcie_7x_0_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_clk_x_pntrs__parameterized0\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
rd_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => s_dclk_o,
      dest_out_bin(3 downto 0) => RD_PNTR_WR(3 downto 0),
      src_clk => \src_gray_ff_reg[0]\,
      src_in_bin(3 downto 0) => RD_PNTR(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__parameterized2__6\
     port map (
      dest_clk => \src_gray_ff_reg[0]\,
      dest_out_bin(3 downto 0) => WR_PNTR_RD(3 downto 0),
      src_clk => s_dclk_o,
      src_in_bin(3 downto 0) => WR_PNTR(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1\ is
  port (
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_dclk_o : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_graysync_ff_reg[1][3]\ : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1\ : entity is "clk_x_pntrs";
end \pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
rd_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__parameterized2__5\
     port map (
      dest_clk => s_dclk_o,
      dest_out_bin(3 downto 0) => RD_PNTR_WR(3 downto 0),
      src_clk => \dest_graysync_ff_reg[1][3]\,
      src_in_bin(3 downto 0) => RD_PNTR(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__parameterized2__4\
     port map (
      dest_clk => \dest_graysync_ff_reg[1][3]\,
      dest_out_bin(3 downto 0) => WR_PNTR_RD(3 downto 0),
      src_clk => s_dclk_o,
      src_in_bin(3 downto 0) => WR_PNTR(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_clk_x_pntrs__xdcDup__1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_14_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dclk_o : in STD_LOGIC;
    p_13_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dest_graysync_ff_reg[1][7]\ : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \pcie_7x_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_clk_x_pntrs__xdcDup__1\ is
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal ram_full_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  signal ram_full_i_i_8_n_0 : STD_LOGIC;
  signal ram_full_i_i_9_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 8;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 8;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FFFF"
    )
        port map (
      I0 => \ram_full_i_i_2__1_n_0\,
      I1 => \out\,
      I2 => tx_fifo_wr,
      I3 => ram_full_i_i_3_n_0,
      I4 => ram_full_i_i_4_n_0,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
\ram_full_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => p_25_out(1),
      I2 => wr_pntr_plus2(3),
      I3 => p_25_out(3),
      I4 => ram_full_i_i_6_n_0,
      O => \ram_full_i_i_2__1_n_0\
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => p_25_out(5),
      I2 => wr_pntr_plus2(7),
      I3 => p_25_out(7),
      I4 => ram_full_i_i_7_n_0,
      O => ram_full_i_i_3_n_0
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => p_14_out(5),
      I1 => p_25_out(5),
      I2 => p_14_out(7),
      I3 => p_25_out(7),
      I4 => ram_full_i_i_8_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => p_14_out(1),
      I1 => p_25_out(1),
      I2 => p_14_out(3),
      I3 => p_25_out(3),
      I4 => ram_full_i_i_9_n_0,
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_25_out(0),
      I1 => wr_pntr_plus2(0),
      I2 => p_25_out(2),
      I3 => wr_pntr_plus2(2),
      O => ram_full_i_i_6_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_25_out(4),
      I1 => wr_pntr_plus2(4),
      I2 => p_25_out(6),
      I3 => wr_pntr_plus2(6),
      O => ram_full_i_i_7_n_0
    );
ram_full_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_25_out(4),
      I1 => p_14_out(4),
      I2 => p_25_out(6),
      I3 => p_14_out(6),
      O => ram_full_i_i_8_n_0
    );
ram_full_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_25_out(0),
      I1 => p_14_out(0),
      I2 => p_25_out(2),
      I3 => p_14_out(2),
      O => ram_full_i_i_9_n_0
    );
rd_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__5\
     port map (
      dest_clk => s_dclk_o,
      dest_out_bin(7 downto 0) => p_25_out(7 downto 0),
      src_clk => \dest_graysync_ff_reg[1][7]\,
      src_in_bin(7 downto 0) => p_0_out_0(7 downto 0)
    );
wr_pntr_cdc_inst: entity work.\pcie_7x_0_xpm_cdc_gray__4\
     port map (
      dest_clk => \dest_graysync_ff_reg[1][7]\,
      dest_out_bin(7 downto 0) => WR_PNTR_RD(7 downto 0),
      src_clk => s_dclk_o,
      src_in_bin(7 downto 0) => p_13_out(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_axi_bridge is
  port (
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wr_done : out STD_LOGIC;
    sys_rst_n : out STD_LOGIC;
    axi_rd_done : out STD_LOGIC;
    tx_fifo_read_en : out STD_LOGIC;
    axi_wr_busy : out STD_LOGIC;
    axi_bready_ff_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    rx_fifo_wr_en : out STD_LOGIC;
    axi_rd_busy : out STD_LOGIC;
    axi_rready_reg : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_wr_done_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_wr_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_fifo_data_o_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    axi_rd_done_ff : in STD_LOGIC;
    axi_wr_done_ff : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    axi_rd : in STD_LOGIC;
    axi_wr : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_fifo_data_out_ff_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cmd_fifo_data_out_ff_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_axi_bridge : entity is "jtag_axi_v1_2_9_axi_bridge";
end pcie_7x_0_jtag_axi_v1_2_9_axi_bridge;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_axi_bridge is
  signal \^sys_rst_n\ : STD_LOGIC;
begin
  sys_rst_n <= \^sys_rst_n\;
read_axi_lite_u: entity work.pcie_7x_0_jtag_axi_v1_2_9_read_axilite
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      E(0) => E(0),
      SR(0) => \^sys_rst_n\,
      axi_rd => axi_rd,
      axi_rd_busy => axi_rd_busy,
      axi_rd_done => axi_rd_done,
      axi_rd_done_ff => axi_rd_done_ff,
      axi_rd_resp(1 downto 0) => axi_rd_resp(1 downto 0),
      axi_rready_reg_0 => axi_rready_reg,
      \cmd_fifo_data_out_ff_reg[63]_0\(63 downto 0) => \cmd_fifo_data_out_ff_reg[63]\(63 downto 0),
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_20_out => p_20_out,
      \rx_fifo_data_o_reg[31]_0\(31 downto 0) => \rx_fifo_data_o_reg[31]\(31 downto 0),
      rx_fifo_wr_en => rx_fifo_wr_en
    );
write_axi_lite_u: entity work.pcie_7x_0_jtag_axi_v1_2_9_write_axilite
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => \^sys_rst_n\,
      aresetn => aresetn,
      axi_bready_ff_reg_0 => axi_bready_ff_reg,
      axi_wr => axi_wr,
      axi_wr_busy => axi_wr_busy,
      axi_wr_done => axi_wr_done,
      axi_wr_done_ff => axi_wr_done_ff,
      axi_wr_done_reg_0(0) => axi_wr_done_reg(0),
      axi_wr_resp(1 downto 0) => axi_wr_resp(1 downto 0),
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      \out\ => \out\,
      \tx_fifo_data_out_ff_reg[31]_0\(31 downto 0) => \tx_fifo_data_out_ff_reg[31]\(31 downto 0),
      tx_fifo_read_en => tx_fifo_read_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface is
  port (
    fifo_rst_xsdb : out STD_LOGIC;
    tx_fifo_wr : out STD_LOGIC;
    wr_cmd_fifowren_i : out STD_LOGIC;
    rd_cmd_fifowren_i : out STD_LOGIC;
    wr_axi_en : out STD_LOGIC;
    rd_axi_en : out STD_LOGIC;
    rx_fifo_rd : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    p_20_out_0 : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    s_drdy_i : out STD_LOGIC;
    s_do_i : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \tx_fifo_dataout_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_fifo_dataout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_fifo_dataout_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_fifo_rden_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dwe_i : in STD_LOGIC;
    s_den_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_datain_ff_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface : entity is "jtag_axi_v1_2_9_xsdb_fifo_interface";
end pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface is
  signal U_XSDB_SLAVE_i_18_n_0 : STD_LOGIC;
  signal axi_has_burst : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fifo_rst_xsdb\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^rd_axi_en\ : STD_LOGIC;
  signal rd_axi_en_i_1_n_0 : STD_LOGIC;
  signal rd_axi_en_i_2_n_0 : STD_LOGIC;
  signal rst_xsdbfifo_reg1 : STD_LOGIC;
  signal rst_xsdbfifo_reg10 : STD_LOGIC;
  signal rst_xsdbfifo_reg1_i_1_n_0 : STD_LOGIC;
  signal rst_xsdbfifo_reg1_i_3_n_0 : STD_LOGIC;
  signal rst_xsdbfifo_reg2 : STD_LOGIC;
  signal rst_xsdbfifo_reg3 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_1 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_10 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_11 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_12 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_13 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_14 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_15 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_16 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_17 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_18 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_19 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_3 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_4 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_5 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_6 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_7 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_8 : STD_LOGIC;
  signal rxfifo2xsdb_i_n_9 : STD_LOGIC;
  signal \s_rst_xsdbfifo_large__0\ : STD_LOGIC;
  signal \select\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[2]\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[5]\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[6]\ : STD_LOGIC;
  signal \status_reg_datain_ff_reg_n_0_[7]\ : STD_LOGIC;
  signal sts_flag_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \sts_flag_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sts_flag_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sts_flag_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sts_flag_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sts_flag_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \sts_flag_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sts_flag_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \^wr_axi_en\ : STD_LOGIC;
  signal wr_axi_en_i_1_n_0 : STD_LOGIC;
  signal wr_axi_en_i_2_n_0 : STD_LOGIC;
  signal wr_axi_en_i_3_n_0 : STD_LOGIC;
  signal xsdb2read_cmdfifo_n_0 : STD_LOGIC;
  signal xsdb2txfifo_i_n_2 : STD_LOGIC;
  signal xsdb2write_cmdfifo_n_0 : STD_LOGIC;
  signal xsdb_den_status : STD_LOGIC;
  signal xsdb_drdy_ctrl : STD_LOGIC;
  signal xsdb_drdy_reset : STD_LOGIC;
  signal xsdb_drdy_reset_i_1_n_0 : STD_LOGIC;
  signal xsdb_drdy_status_reg : STD_LOGIC;
  signal xsdb_drdy_status_reg_ff : STD_LOGIC;
  signal xsdb_drdy_status_reg_ff_i_2_n_0 : STD_LOGIC;
  signal xsdb_drdy_xsdb_rxfifo : STD_LOGIC;
  signal xsdb_drdy_xsdb_txfifo : STD_LOGIC;
  signal xsdb_status_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \xsdb_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \xsdb_status_reg[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_10 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_11 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_12 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_13 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_14 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_15 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_16 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_3 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_4 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_5 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_6 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_7 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_8 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of U_XSDB_SLAVE_i_9 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of rd_axi_en_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of rst_xsdbfifo_reg1_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of rst_xsdbfifo_reg1_i_3 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sts_flag_reg[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sts_flag_reg[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sts_flag_reg[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sts_flag_reg[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sts_flag_reg[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sts_flag_reg[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sts_flag_reg[6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of wr_axi_en_i_2 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of wr_axi_en_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of xsdb_drdy_ctrl_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of xsdb_drdy_reset_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of xsdb_drdy_status_reg_ff_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of xsdb_drdy_status_reg_ff_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \xsdb_status_reg[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \xsdb_status_reg[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \xsdb_status_reg[11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \xsdb_status_reg[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \xsdb_status_reg[13]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \xsdb_status_reg[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \xsdb_status_reg[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \xsdb_status_reg[15]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \xsdb_status_reg[15]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \xsdb_status_reg[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \xsdb_status_reg[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \xsdb_status_reg[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \xsdb_status_reg[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \xsdb_status_reg[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \xsdb_status_reg[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \xsdb_status_reg[9]_i_1\ : label is "soft_lutpair100";
begin
  fifo_rst_xsdb <= \^fifo_rst_xsdb\;
  rd_axi_en <= \^rd_axi_en\;
  wr_axi_en <= \^wr_axi_en\;
U_XSDB_SLAVE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(15),
      I1 => rxfifo2xsdb_i_n_4,
      I2 => \select\,
      O => s_do_i(15)
    );
U_XSDB_SLAVE_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(6),
      I1 => rxfifo2xsdb_i_n_13,
      I2 => \select\,
      O => s_do_i(6)
    );
U_XSDB_SLAVE_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(5),
      I1 => rxfifo2xsdb_i_n_14,
      I2 => \select\,
      O => s_do_i(5)
    );
U_XSDB_SLAVE_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(4),
      I1 => rxfifo2xsdb_i_n_15,
      I2 => \select\,
      O => s_do_i(4)
    );
U_XSDB_SLAVE_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(3),
      I1 => rxfifo2xsdb_i_n_16,
      I2 => \select\,
      O => s_do_i(3)
    );
U_XSDB_SLAVE_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(2),
      I1 => rxfifo2xsdb_i_n_17,
      I2 => \select\,
      O => s_do_i(2)
    );
U_XSDB_SLAVE_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(1),
      I1 => rxfifo2xsdb_i_n_18,
      I2 => \select\,
      O => s_do_i(1)
    );
U_XSDB_SLAVE_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(0),
      I1 => rxfifo2xsdb_i_n_19,
      I2 => \select\,
      O => s_do_i(0)
    );
U_XSDB_SLAVE_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xsdb_drdy_ctrl,
      I1 => xsdb_drdy_status_reg,
      I2 => xsdb_drdy_reset,
      I3 => U_XSDB_SLAVE_i_18_n_0,
      O => s_drdy_i
    );
U_XSDB_SLAVE_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xsdb2write_cmdfifo_n_0,
      I1 => xsdb2read_cmdfifo_n_0,
      I2 => xsdb_drdy_xsdb_rxfifo,
      I3 => xsdb_drdy_xsdb_txfifo,
      O => U_XSDB_SLAVE_i_18_n_0
    );
U_XSDB_SLAVE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(14),
      I1 => rxfifo2xsdb_i_n_5,
      I2 => \select\,
      O => s_do_i(14)
    );
U_XSDB_SLAVE_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(13),
      I1 => rxfifo2xsdb_i_n_6,
      I2 => \select\,
      O => s_do_i(13)
    );
U_XSDB_SLAVE_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(12),
      I1 => rxfifo2xsdb_i_n_7,
      I2 => \select\,
      O => s_do_i(12)
    );
U_XSDB_SLAVE_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(11),
      I1 => rxfifo2xsdb_i_n_8,
      I2 => \select\,
      O => s_do_i(11)
    );
U_XSDB_SLAVE_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(10),
      I1 => rxfifo2xsdb_i_n_9,
      I2 => \select\,
      O => s_do_i(10)
    );
U_XSDB_SLAVE_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(9),
      I1 => rxfifo2xsdb_i_n_10,
      I2 => \select\,
      O => s_do_i(9)
    );
U_XSDB_SLAVE_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(8),
      I1 => rxfifo2xsdb_i_n_11,
      I2 => \select\,
      O => s_do_i(8)
    );
U_XSDB_SLAVE_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => xsdb_status_reg(7),
      I1 => rxfifo2xsdb_i_n_12,
      I2 => \select\,
      O => s_do_i(7)
    );
axi_has_burst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => '1',
      Q => axi_has_burst,
      R => \^fifo_rst_xsdb\
    );
rd_axi_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => Q(0),
      I1 => rd_axi_en_i_2_n_0,
      I2 => wr_axi_en_i_3_n_0,
      I3 => rx_fifo_rden_reg_reg(0),
      I4 => xsdb_drdy_status_reg_ff_i_2_n_0,
      I5 => \^rd_axi_en\,
      O => rd_axi_en_i_1_n_0
    );
rd_axi_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(2),
      I1 => rx_fifo_rden_reg_reg(1),
      O => rd_axi_en_i_2_n_0
    );
rd_axi_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rd_axi_en_i_1_n_0,
      Q => \^rd_axi_en\,
      R => \^fifo_rst_xsdb\
    );
rst_xsdbfifo_large_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \s_rst_xsdbfifo_large__0\,
      Q => \^fifo_rst_xsdb\,
      R => '0'
    );
rst_xsdbfifo_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => s_den_i,
      I2 => s_dwe_i,
      I3 => rst_xsdbfifo_reg10,
      O => rst_xsdbfifo_reg1_i_1_n_0
    );
rst_xsdbfifo_reg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(0),
      I1 => rx_fifo_rden_reg_reg(2),
      I2 => rx_fifo_rden_reg_reg(1),
      I3 => rst_xsdbfifo_reg1_i_3_n_0,
      I4 => rx_fifo_rden_reg_reg(4),
      I5 => rx_fifo_rden_reg_reg(3),
      O => rst_xsdbfifo_reg10
    );
rst_xsdbfifo_reg1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(5),
      I1 => rx_fifo_rden_reg_reg(7),
      I2 => rx_fifo_rden_reg_reg(6),
      O => rst_xsdbfifo_reg1_i_3_n_0
    );
rst_xsdbfifo_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rst_xsdbfifo_reg1_i_1_n_0,
      Q => rst_xsdbfifo_reg1,
      R => '0'
    );
rst_xsdbfifo_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rst_xsdbfifo_reg1,
      Q => rst_xsdbfifo_reg2,
      R => '0'
    );
rst_xsdbfifo_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rst_xsdbfifo_reg2,
      Q => rst_xsdbfifo_reg3,
      R => '0'
    );
rxfifo2xsdb_i: entity work.pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(15) => rxfifo2xsdb_i_n_4,
      Q(14) => rxfifo2xsdb_i_n_5,
      Q(13) => rxfifo2xsdb_i_n_6,
      Q(12) => rxfifo2xsdb_i_n_7,
      Q(11) => rxfifo2xsdb_i_n_8,
      Q(10) => rxfifo2xsdb_i_n_9,
      Q(9) => rxfifo2xsdb_i_n_10,
      Q(8) => rxfifo2xsdb_i_n_11,
      Q(7) => rxfifo2xsdb_i_n_12,
      Q(6) => rxfifo2xsdb_i_n_13,
      Q(5) => rxfifo2xsdb_i_n_14,
      Q(4) => rxfifo2xsdb_i_n_15,
      Q(3) => rxfifo2xsdb_i_n_16,
      Q(2) => rxfifo2xsdb_i_n_17,
      Q(1) => rxfifo2xsdb_i_n_18,
      Q(0) => rxfifo2xsdb_i_n_19,
      ram_empty_fb_i_reg => xsdb_drdy_status_reg_ff_i_2_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rst_xsdbfifo_large_reg => rxfifo2xsdb_i_n_1,
      \rx_fifo_datain_ff_reg[0]_0\ => xsdb2txfifo_i_n_2,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_rden_reg_reg_0(7 downto 0) => rx_fifo_rden_reg_reg(7 downto 0),
      \s_daddr_i_reg[5]\ => rxfifo2xsdb_i_n_3,
      s_dclk_o => s_dclk_o,
      s_den_i => s_den_i,
      s_dwe_i => s_dwe_i,
      \select\ => \select\,
      \shift_reg_reg[0]_0\ => \^fifo_rst_xsdb\,
      xsdb_den_status => xsdb_den_status,
      xsdb_drdy_xsdb_rxfifo => xsdb_drdy_xsdb_rxfifo
    );
s_rst_xsdbfifo_large: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_xsdbfifo_reg1,
      I1 => rst_xsdbfifo_reg2,
      I2 => rst_xsdbfifo_reg3,
      O => \s_rst_xsdbfifo_large__0\
    );
select_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => rxfifo2xsdb_i_n_1,
      Q => \select\,
      R => '0'
    );
\status_reg_datain_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(0),
      Q => data0(0),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(10),
      Q => data0(3),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(11),
      Q => data0(4),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(12),
      Q => data3(1),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(13),
      Q => data3(2),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(14),
      Q => data3(3),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(15),
      Q => data3(4),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(1),
      Q => \status_reg_datain_ff_reg_n_0_[1]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(2),
      Q => \status_reg_datain_ff_reg_n_0_[2]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(3),
      Q => \status_reg_datain_ff_reg_n_0_[3]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(4),
      Q => data3(0),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(5),
      Q => \status_reg_datain_ff_reg_n_0_[5]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(6),
      Q => \status_reg_datain_ff_reg_n_0_[6]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(7),
      Q => \status_reg_datain_ff_reg_n_0_[7]\,
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(8),
      Q => data0(1),
      R => \^fifo_rst_xsdb\
    );
\status_reg_datain_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \status_reg_datain_ff_reg[15]_0\(9),
      Q => data0(2),
      R => \^fifo_rst_xsdb\
    );
\sts_flag_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(0),
      I1 => rx_fifo_rden_reg_reg(1),
      I2 => rx_fifo_rden_reg_reg(2),
      O => \sts_flag_reg[0]_i_1_n_0\
    );
\sts_flag_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(2),
      I1 => rx_fifo_rden_reg_reg(1),
      I2 => rx_fifo_rden_reg_reg(0),
      I3 => rx_fifo_rden_reg_reg(3),
      I4 => \sts_flag_reg[4]_i_2_n_0\,
      O => sts_flag_reg(1)
    );
\sts_flag_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(1),
      I1 => rx_fifo_rden_reg_reg(2),
      I2 => rx_fifo_rden_reg_reg(0),
      I3 => rx_fifo_rden_reg_reg(3),
      I4 => \sts_flag_reg[4]_i_2_n_0\,
      O => sts_flag_reg(2)
    );
\sts_flag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(0),
      I1 => rx_fifo_rden_reg_reg(2),
      I2 => rx_fifo_rden_reg_reg(1),
      O => \sts_flag_reg[3]_i_1_n_0\
    );
\sts_flag_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(2),
      I1 => rx_fifo_rden_reg_reg(3),
      I2 => rx_fifo_rden_reg_reg(0),
      I3 => rx_fifo_rden_reg_reg(1),
      I4 => \sts_flag_reg[4]_i_2_n_0\,
      O => sts_flag_reg(4)
    );
\sts_flag_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(4),
      I1 => s_den_i,
      I2 => rx_fifo_rden_reg_reg(6),
      I3 => rx_fifo_rden_reg_reg(7),
      I4 => rx_fifo_rden_reg_reg(5),
      I5 => \^fifo_rst_xsdb\,
      O => \sts_flag_reg[4]_i_2_n_0\
    );
\sts_flag_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(1),
      I1 => rx_fifo_rden_reg_reg(2),
      I2 => rx_fifo_rden_reg_reg(0),
      O => \sts_flag_reg[5]_i_1_n_0\
    );
\sts_flag_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \sts_flag_reg[4]_i_2_n_0\,
      I1 => rx_fifo_rden_reg_reg(5),
      I2 => rx_fifo_rden_reg_reg(4),
      I3 => rx_fifo_rden_reg_reg(3),
      O => \sts_flag_reg[6]_i_1_n_0\
    );
\sts_flag_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(2),
      I1 => rx_fifo_rden_reg_reg(1),
      I2 => rx_fifo_rden_reg_reg(0),
      O => \sts_flag_reg[6]_i_2_n_0\
    );
\sts_flag_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \sts_flag_reg[0]_i_1_n_0\,
      Q => \sts_flag_reg_reg_n_0_[0]\,
      R => \sts_flag_reg[6]_i_1_n_0\
    );
\sts_flag_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => sts_flag_reg(1),
      Q => \sts_flag_reg_reg_n_0_[1]\,
      R => '0'
    );
\sts_flag_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => sts_flag_reg(2),
      Q => \sts_flag_reg_reg_n_0_[2]\,
      R => '0'
    );
\sts_flag_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \sts_flag_reg[3]_i_1_n_0\,
      Q => \sts_flag_reg_reg_n_0_[3]\,
      R => \sts_flag_reg[6]_i_1_n_0\
    );
\sts_flag_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => sts_flag_reg(4),
      Q => \sts_flag_reg_reg_n_0_[4]\,
      R => '0'
    );
\sts_flag_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \sts_flag_reg[5]_i_1_n_0\,
      Q => \sts_flag_reg_reg_n_0_[5]\,
      R => \sts_flag_reg[6]_i_1_n_0\
    );
\sts_flag_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \sts_flag_reg[6]_i_2_n_0\,
      Q => \sts_flag_reg_reg_n_0_[6]\,
      R => \sts_flag_reg[6]_i_1_n_0\
    );
wr_axi_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => Q(0),
      I1 => wr_axi_en_i_2_n_0,
      I2 => wr_axi_en_i_3_n_0,
      I3 => rx_fifo_rden_reg_reg(0),
      I4 => xsdb_drdy_status_reg_ff_i_2_n_0,
      I5 => \^wr_axi_en\,
      O => wr_axi_en_i_1_n_0
    );
wr_axi_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(1),
      I1 => rx_fifo_rden_reg_reg(2),
      O => wr_axi_en_i_2_n_0
    );
wr_axi_en_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(3),
      I1 => s_dwe_i,
      O => wr_axi_en_i_3_n_0
    );
wr_axi_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => wr_axi_en_i_1_n_0,
      Q => \^wr_axi_en\,
      R => \^fifo_rst_xsdb\
    );
xsdb2read_cmdfifo: entity work.\pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\,
      Q(15 downto 0) => Q(15 downto 0),
      p_20_out_1 => p_20_out_1,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      s_dclk_o => s_dclk_o,
      s_dwe_i => s_dwe_i,
      \shift_reg_reg[0]_0\(2 downto 0) => rx_fifo_rden_reg_reg(2 downto 0),
      \shift_reg_reg[0]_1\ => xsdb2txfifo_i_n_2,
      \shift_reg_reg[0]_2\ => rxfifo2xsdb_i_n_3,
      \tx_fifo_dataout_reg[63]_0\(63 downto 0) => \tx_fifo_dataout_reg[63]_0\(63 downto 0),
      tx_fifowren_reg_0 => \^fifo_rst_xsdb\,
      xsdb_drdy_reg_0 => xsdb2read_cmdfifo_n_0
    );
xsdb2txfifo_i: entity work.pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      \out\ => \out\,
      p_20_out => p_20_out,
      \s_daddr_i_reg[3]\ => xsdb2txfifo_i_n_2,
      s_dclk_o => s_dclk_o,
      s_dwe_i => s_dwe_i,
      \shift_reg_reg[0]_0\ => \^fifo_rst_xsdb\,
      \shift_reg_reg[0]_1\(5 downto 0) => rx_fifo_rden_reg_reg(5 downto 0),
      \shift_reg_reg[0]_2\ => rxfifo2xsdb_i_n_3,
      \tx_fifo_dataout_reg[31]_0\(31 downto 0) => \tx_fifo_dataout_reg[31]\(31 downto 0),
      tx_fifo_wr => tx_fifo_wr,
      xsdb_drdy_xsdb_txfifo => xsdb_drdy_xsdb_txfifo
    );
xsdb2write_cmdfifo: entity work.\pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      Q(15 downto 0) => Q(15 downto 0),
      \count_reg[3]_0\(3 downto 0) => rx_fifo_rden_reg_reg(3 downto 0),
      \count_reg[3]_1\ => rxfifo2xsdb_i_n_3,
      p_20_out_0 => p_20_out_0,
      s_dclk_o => s_dclk_o,
      s_dwe_i => s_dwe_i,
      \tx_fifo_dataout_reg[63]_0\(63 downto 0) => \tx_fifo_dataout_reg[63]\(63 downto 0),
      tx_fifowren_reg_0 => \^fifo_rst_xsdb\,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i,
      xsdb_drdy_reg_0 => xsdb2write_cmdfifo_n_0
    );
xsdb_drdy_ctrl_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_den_i,
      I1 => s_dwe_i,
      O => p_2_in
    );
xsdb_drdy_ctrl_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => p_2_in,
      Q => xsdb_drdy_ctrl,
      R => '0'
    );
xsdb_drdy_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_dwe_i,
      I1 => s_den_i,
      I2 => rst_xsdbfifo_reg10,
      O => xsdb_drdy_reset_i_1_n_0
    );
xsdb_drdy_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => xsdb_drdy_reset_i_1_n_0,
      Q => xsdb_drdy_reset,
      R => '0'
    );
xsdb_drdy_status_reg_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(3),
      I1 => rx_fifo_rden_reg_reg(1),
      I2 => rx_fifo_rden_reg_reg(0),
      I3 => rx_fifo_rden_reg_reg(2),
      I4 => xsdb_drdy_status_reg_ff_i_2_n_0,
      O => xsdb_den_status
    );
xsdb_drdy_status_reg_ff_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => rx_fifo_rden_reg_reg(5),
      I1 => rx_fifo_rden_reg_reg(7),
      I2 => rx_fifo_rden_reg_reg(6),
      I3 => s_den_i,
      I4 => rx_fifo_rden_reg_reg(4),
      O => xsdb_drdy_status_reg_ff_i_2_n_0
    );
xsdb_drdy_status_reg_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => xsdb_den_status,
      Q => xsdb_drdy_status_reg_ff,
      R => \^fifo_rst_xsdb\
    );
xsdb_drdy_status_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => xsdb_drdy_status_reg_ff,
      Q => xsdb_drdy_status_reg,
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \xsdb_status_reg[0]_i_2_n_0\,
      I1 => \xsdb_status_reg[0]_i_3_n_0\,
      I2 => \xsdb_status_reg[15]_i_2_n_0\,
      I3 => data0(0),
      O => \xsdb_status_reg[0]_i_1_n_0\
    );
\xsdb_status_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data0(0),
      I1 => \sts_flag_reg_reg_n_0_[0]\,
      I2 => \sts_flag_reg_reg_n_0_[2]\,
      I3 => \status_reg_datain_ff_reg_n_0_[2]\,
      I4 => \sts_flag_reg_reg_n_0_[1]\,
      I5 => \status_reg_datain_ff_reg_n_0_[1]\,
      O => \xsdb_status_reg[0]_i_2_n_0\
    );
\xsdb_status_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data3(0),
      I1 => \sts_flag_reg_reg_n_0_[3]\,
      I2 => \sts_flag_reg_reg_n_0_[5]\,
      I3 => \status_reg_datain_ff_reg_n_0_[6]\,
      I4 => \sts_flag_reg_reg_n_0_[4]\,
      I5 => \status_reg_datain_ff_reg_n_0_[5]\,
      O => \xsdb_status_reg[0]_i_3_n_0\
    );
\xsdb_status_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(3),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[10]_i_1_n_0\
    );
\xsdb_status_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[11]_i_1_n_0\
    );
\xsdb_status_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data3(1),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[12]_i_1_n_0\
    );
\xsdb_status_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[6]\,
      I1 => axi_has_burst,
      I2 => \xsdb_status_reg[15]_i_2_n_0\,
      I3 => data3(2),
      O => \xsdb_status_reg[13]_i_1_n_0\
    );
\xsdb_status_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data3(3),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[14]_i_1_n_0\
    );
\xsdb_status_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data3(4),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[15]_i_1_n_0\
    );
\xsdb_status_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[0]\,
      I1 => \sts_flag_reg_reg_n_0_[1]\,
      I2 => \sts_flag_reg_reg_n_0_[2]\,
      I3 => \xsdb_status_reg[15]_i_3_n_0\,
      I4 => \xsdb_status_reg[15]_i_4_n_0\,
      O => \xsdb_status_reg[15]_i_2_n_0\
    );
\xsdb_status_reg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[4]\,
      I2 => \sts_flag_reg_reg_n_0_[5]\,
      I3 => \sts_flag_reg_reg_n_0_[6]\,
      O => \xsdb_status_reg[15]_i_3_n_0\
    );
\xsdb_status_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[4]\,
      I2 => \sts_flag_reg_reg_n_0_[5]\,
      I3 => \sts_flag_reg_reg_n_0_[6]\,
      O => \xsdb_status_reg[15]_i_4_n_0\
    );
\xsdb_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \xsdb_status_reg[1]_i_2_n_0\,
      I1 => \sts_flag_reg_reg_n_0_[6]\,
      I2 => axi_has_burst,
      I3 => \xsdb_status_reg[1]_i_3_n_0\,
      I4 => \xsdb_status_reg[15]_i_2_n_0\,
      I5 => \status_reg_datain_ff_reg_n_0_[1]\,
      O => \xsdb_status_reg[1]_i_1_n_0\
    );
\xsdb_status_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[0]\,
      I1 => \sts_flag_reg_reg_n_0_[2]\,
      I2 => \status_reg_datain_ff_reg_n_0_[3]\,
      I3 => \sts_flag_reg_reg_n_0_[1]\,
      I4 => data0(1),
      O => \xsdb_status_reg[1]_i_2_n_0\
    );
\xsdb_status_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[5]\,
      I2 => \status_reg_datain_ff_reg_n_0_[7]\,
      I3 => \sts_flag_reg_reg_n_0_[4]\,
      I4 => data3(1),
      O => \xsdb_status_reg[1]_i_3_n_0\
    );
\xsdb_status_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \xsdb_status_reg[2]_i_2_n_0\,
      I1 => \xsdb_status_reg[2]_i_3_n_0\,
      I2 => \xsdb_status_reg[15]_i_2_n_0\,
      I3 => \status_reg_datain_ff_reg_n_0_[2]\,
      O => \xsdb_status_reg[2]_i_1_n_0\
    );
\xsdb_status_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[0]\,
      I1 => \sts_flag_reg_reg_n_0_[2]\,
      I2 => data0(1),
      I3 => \sts_flag_reg_reg_n_0_[1]\,
      I4 => data0(2),
      O => \xsdb_status_reg[2]_i_2_n_0\
    );
\xsdb_status_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[5]\,
      I2 => data3(1),
      I3 => \sts_flag_reg_reg_n_0_[4]\,
      I4 => data3(2),
      O => \xsdb_status_reg[2]_i_3_n_0\
    );
\xsdb_status_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \xsdb_status_reg[3]_i_2_n_0\,
      I1 => \xsdb_status_reg[3]_i_3_n_0\,
      I2 => \xsdb_status_reg[15]_i_2_n_0\,
      I3 => \status_reg_datain_ff_reg_n_0_[3]\,
      O => \xsdb_status_reg[3]_i_1_n_0\
    );
\xsdb_status_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[0]\,
      I1 => \sts_flag_reg_reg_n_0_[2]\,
      I2 => data0(2),
      I3 => \sts_flag_reg_reg_n_0_[1]\,
      I4 => data0(3),
      O => \xsdb_status_reg[3]_i_2_n_0\
    );
\xsdb_status_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[5]\,
      I2 => data3(2),
      I3 => \sts_flag_reg_reg_n_0_[4]\,
      I4 => data3(3),
      O => \xsdb_status_reg[3]_i_3_n_0\
    );
\xsdb_status_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \xsdb_status_reg[4]_i_2_n_0\,
      I1 => \xsdb_status_reg[4]_i_3_n_0\,
      I2 => \xsdb_status_reg[15]_i_2_n_0\,
      I3 => data3(0),
      O => \xsdb_status_reg[4]_i_1_n_0\
    );
\xsdb_status_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[0]\,
      I1 => \sts_flag_reg_reg_n_0_[2]\,
      I2 => data0(3),
      I3 => \sts_flag_reg_reg_n_0_[1]\,
      I4 => data0(4),
      O => \xsdb_status_reg[4]_i_2_n_0\
    );
\xsdb_status_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \sts_flag_reg_reg_n_0_[3]\,
      I1 => \sts_flag_reg_reg_n_0_[5]\,
      I2 => data3(3),
      I3 => \sts_flag_reg_reg_n_0_[4]\,
      I4 => data3(4),
      O => \xsdb_status_reg[4]_i_3_n_0\
    );
\xsdb_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => data0(4),
      I1 => \sts_flag_reg_reg_n_0_[2]\,
      I2 => data3(4),
      I3 => \sts_flag_reg_reg_n_0_[5]\,
      I4 => \xsdb_status_reg[15]_i_2_n_0\,
      I5 => \status_reg_datain_ff_reg_n_0_[5]\,
      O => \xsdb_status_reg[5]_i_1_n_0\
    );
\xsdb_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \status_reg_datain_ff_reg_n_0_[6]\,
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[6]_i_1_n_0\
    );
\xsdb_status_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \status_reg_datain_ff_reg_n_0_[7]\,
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[7]_i_1_n_0\
    );
\xsdb_status_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(1),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[8]_i_1_n_0\
    );
\xsdb_status_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(2),
      I1 => \xsdb_status_reg[15]_i_2_n_0\,
      O => \xsdb_status_reg[9]_i_1_n_0\
    );
\xsdb_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[0]_i_1_n_0\,
      Q => xsdb_status_reg(0),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[10]_i_1_n_0\,
      Q => xsdb_status_reg(10),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[11]_i_1_n_0\,
      Q => xsdb_status_reg(11),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[12]_i_1_n_0\,
      Q => xsdb_status_reg(12),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[13]_i_1_n_0\,
      Q => xsdb_status_reg(13),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[14]_i_1_n_0\,
      Q => xsdb_status_reg(14),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[15]_i_1_n_0\,
      Q => xsdb_status_reg(15),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[1]_i_1_n_0\,
      Q => xsdb_status_reg(1),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[2]_i_1_n_0\,
      Q => xsdb_status_reg(2),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[3]_i_1_n_0\,
      Q => xsdb_status_reg(3),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[4]_i_1_n_0\,
      Q => xsdb_status_reg(4),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[5]_i_1_n_0\,
      Q => xsdb_status_reg(5),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[6]_i_1_n_0\,
      Q => xsdb_status_reg(6),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[7]_i_1_n_0\,
      Q => xsdb_status_reg(7),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[8]_i_1_n_0\,
      Q => xsdb_status_reg(8),
      R => \^fifo_rst_xsdb\
    );
\xsdb_status_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => \xsdb_status_reg[9]_i_1_n_0\,
      Q => xsdb_status_reg(9),
      R => \^fifo_rst_xsdb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_memory is
  port (
    \goreg_dm.dout_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[31]\ : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_13_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[31]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[31]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[31]_2\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_memory : entity is "memory";
end pcie_7x_0_memory;

architecture STRUCTURE of pcie_7x_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.pcie_7x_0_dmem
     port map (
      D(31 downto 0) => dout_i(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[31]_0\ => \gpr1.dout_i_reg[31]\,
      \gpr1.dout_i_reg[31]_1\ => \gpr1.dout_i_reg[31]_0\,
      \gpr1.dout_i_reg[31]_2\ => \gpr1.dout_i_reg[31]_1\,
      \gpr1.dout_i_reg[31]_3\ => \gpr1.dout_i_reg[31]_2\,
      p_0_out_0(7 downto 0) => p_0_out_0(7 downto 0),
      p_13_out(5 downto 0) => p_13_out(5 downto 0),
      s_dclk_o => s_dclk_o
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(0),
      Q => \goreg_dm.dout_i_reg[31]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(10),
      Q => \goreg_dm.dout_i_reg[31]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(11),
      Q => \goreg_dm.dout_i_reg[31]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(12),
      Q => \goreg_dm.dout_i_reg[31]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(13),
      Q => \goreg_dm.dout_i_reg[31]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(14),
      Q => \goreg_dm.dout_i_reg[31]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(15),
      Q => \goreg_dm.dout_i_reg[31]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(16),
      Q => \goreg_dm.dout_i_reg[31]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(17),
      Q => \goreg_dm.dout_i_reg[31]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(18),
      Q => \goreg_dm.dout_i_reg[31]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(19),
      Q => \goreg_dm.dout_i_reg[31]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(1),
      Q => \goreg_dm.dout_i_reg[31]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(20),
      Q => \goreg_dm.dout_i_reg[31]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(21),
      Q => \goreg_dm.dout_i_reg[31]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(22),
      Q => \goreg_dm.dout_i_reg[31]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(23),
      Q => \goreg_dm.dout_i_reg[31]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(24),
      Q => \goreg_dm.dout_i_reg[31]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(25),
      Q => \goreg_dm.dout_i_reg[31]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(26),
      Q => \goreg_dm.dout_i_reg[31]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(27),
      Q => \goreg_dm.dout_i_reg[31]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(28),
      Q => \goreg_dm.dout_i_reg[31]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(29),
      Q => \goreg_dm.dout_i_reg[31]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(2),
      Q => \goreg_dm.dout_i_reg[31]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(30),
      Q => \goreg_dm.dout_i_reg[31]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(31),
      Q => \goreg_dm.dout_i_reg[31]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(3),
      Q => \goreg_dm.dout_i_reg[31]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(4),
      Q => \goreg_dm.dout_i_reg[31]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(5),
      Q => \goreg_dm.dout_i_reg[31]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(6),
      Q => \goreg_dm.dout_i_reg[31]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(7),
      Q => \goreg_dm.dout_i_reg[31]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(8),
      Q => \goreg_dm.dout_i_reg[31]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \gpr1.dout_i_reg[0]\,
      CE => E(0),
      D => dout_i(9),
      Q => \goreg_dm.dout_i_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_logic is
  port (
    dm_rd_en : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_logic : entity is "rd_logic";
end pcie_7x_0_rd_logic;

architecture STRUCTURE of pcie_7x_0_rd_logic is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.pcie_7x_0_rd_fwft_17
     port map (
      E(0) => E(0),
      dm_rd_en => dm_rd_en,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_reg[0]\,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      tx_fifo_read_en => tx_fifo_read_en
    );
\gras.rsts\: entity work.pcie_7x_0_rd_status_flags_as
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_empty_i_reg_0 => \gc0.count_reg[0]\
    );
rpntr: entity work.pcie_7x_0_rd_bin_cntr
     port map (
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \dest_out_bin_ff_reg[5]\ => rpntr_n_0,
      \gc0.count_reg[0]_0\ => \gc0.count_reg[0]\,
      p_0_out_0(7 downto 0) => p_0_out_0(7 downto 0),
      p_8_out => p_8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_rd_logic_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_I : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    RD_PNTR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dclk_o : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_rd_logic_18 : entity is "rd_logic";
end pcie_7x_0_rd_logic_18;

architecture STRUCTURE of pcie_7x_0_rd_logic_18 is
  signal \gr1.gr1_int.rfwft_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.pcie_7x_0_rd_fwft_22
     port map (
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      aempty_fwft_fb_i_reg_0 => p_2_out,
      \out\(1) => \gr1.gr1_int.rfwft_n_0\,
      \out\(0) => p_0_in(0),
      p_8_out => p_8_out,
      rx_fifo_rd => rx_fifo_rd,
      \s_daddr_i_reg[2]\ => \s_daddr_i_reg[2]\,
      s_dclk_o => s_dclk_o
    );
\gras.rsts\: entity work.pcie_7x_0_rd_status_flags_as_23
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      s_dclk_o => s_dclk_o
    );
rpntr: entity work.pcie_7x_0_rd_bin_cntr_24
     port map (
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => rpntr_n_0,
      \out\(1) => \gr1.gr1_int.rfwft_n_0\,
      \out\(0) => p_0_in(0),
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => p_2_out,
      rx_fifo_rd => rx_fifo_rd,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC;
    \gc0.count_reg[0]\ : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aresetn : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \pcie_7x_0_rd_logic__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_rd_logic__parameterized0\ is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.pcie_7x_0_rd_fwft
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => p_2_out,
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      empty_fwft_fb_o_i_reg_0 => \gc0.count_reg[0]\,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \gpregsm1.user_valid_reg_0\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_1\ => \gpregsm1.user_valid_reg_0\,
      \out\ => \out\,
      p_8_out => p_8_out,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      \wr_qid_reg[0]\ => \wr_qid_reg[0]\
    );
\gras.rsts\: entity work.\pcie_7x_0_rd_status_flags_as__parameterized0\
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_empty_fb_i_reg_1 => \gc0.count_reg[0]\
    );
rpntr: entity work.\pcie_7x_0_rd_bin_cntr__parameterized0\
     port map (
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[0]_0\ => rpntr_n_0,
      \gc0.count_reg[0]_0\ => \gc0.count_reg[0]\,
      p_8_out => p_8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_rd_logic__parameterized0_25\ is
  port (
    \out\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_rd_logic__parameterized0_25\ : entity is "rd_logic";
end \pcie_7x_0_rd_logic__parameterized0_25\;

architecture STRUCTURE of \pcie_7x_0_rd_logic__parameterized0_25\ is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.pcie_7x_0_rd_fwft_36
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => p_2_out,
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      axi_rd_resp(0) => axi_rd_resp(0),
      \axi_rd_resp_reg[1]\ => \axi_rd_resp_reg[1]\,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \gpregsm1.user_valid_reg_0\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_1\ => \gc0.count_reg[3]\,
      \out\ => \out\,
      p_8_out => p_8_out,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      \rd_qid_reg[0]\ => \rd_qid_reg[0]\
    );
\gras.rsts\: entity work.\pcie_7x_0_rd_status_flags_as__parameterized0_37\
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_empty_i_reg_0 => \gc0.count_reg[3]\
    );
rpntr: entity work.\pcie_7x_0_rd_bin_cntr__parameterized0_38\
     port map (
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_d1_reg[0]_0\ => rpntr_n_0,
      \gc0.count_reg[3]_0\ => \gc0.count_reg[3]\,
      p_8_out => p_8_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    wr_pntr_plus2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    p_13_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    p_14_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_logic : entity is "wr_logic";
end pcie_7x_0_wr_logic;

architecture STRUCTURE of pcie_7x_0_wr_logic is
  signal \^out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwas.wsts\: entity work.pcie_7x_0_wr_status_flags_as
     port map (
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_dclk_o => s_dclk_o
    );
wpntr: entity work.pcie_7x_0_wr_bin_cntr
     port map (
      \gic0.gc0.count_d2_reg[6]_0\ => p_13_out(6),
      \gic0.gc0.count_d2_reg[6]_1\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]_0\ => p_13_out(7),
      \gic0.gc0.count_d2_reg[7]_1\ => \gic0.gc0.count_d2_reg[7]\,
      \gic0.gc0.count_reg[0]_0\ => wr_pntr_plus2(0),
      \gic0.gc0.count_reg[1]_0\ => wr_pntr_plus2(1),
      \gic0.gc0.count_reg[2]_0\ => wr_pntr_plus2(2),
      \gic0.gc0.count_reg[3]_0\ => wr_pntr_plus2(3),
      \gic0.gc0.count_reg[4]_0\ => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[5]_0\ => wr_pntr_plus2(5),
      \gic0.gc0.count_reg[6]_0\ => wr_pntr_plus2(6),
      \out\ => \^out\,
      p_13_out(5 downto 0) => p_13_out(5 downto 0),
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      s_dclk_o => s_dclk_o,
      tx_fifo_wr => tx_fifo_wr,
      wr_pntr_plus2(0) => wr_pntr_plus2(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_wr_logic_19 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    wr_pntr_plus2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_reg[7]\ : in STD_LOGIC;
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_wr_logic_19 : entity is "wr_logic";
end pcie_7x_0_wr_logic_19;

architecture STRUCTURE of pcie_7x_0_wr_logic_19 is
begin
\gwas.wsts\: entity work.pcie_7x_0_wr_status_flags_as_20
     port map (
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_2 => \gic0.gc0.count_reg[7]\
    );
wpntr: entity work.pcie_7x_0_wr_bin_cntr_21
     port map (
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      \gic0.gc0.count_reg[0]_0\ => wr_pntr_plus2(0),
      \gic0.gc0.count_reg[1]_0\ => wr_pntr_plus2(1),
      \gic0.gc0.count_reg[6]_0\ => wr_pntr_plus2(6),
      \gic0.gc0.count_reg[7]_0\ => \gic0.gc0.count_reg[7]\,
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      p_20_out => p_20_out,
      wr_pntr_plus2(4) => wr_pntr_plus2(7),
      wr_pntr_plus2(3 downto 0) => wr_pntr_plus2(5 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_logic__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    WR_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_dclk_o : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \pcie_7x_0_wr_logic__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_wr_logic__parameterized0\ is
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
\gwas.wsts\: entity work.\pcie_7x_0_wr_status_flags_as__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_dly_D_0 => ENB_dly_D_0,
      ram_full_fb_i_reg_0 => \^ram_full_fb_i_reg\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_dclk_o => s_dclk_o,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i
    );
wpntr: entity work.\pcie_7x_0_wr_bin_cntr__parameterized0\
     port map (
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      \dest_out_bin_ff_reg[0]\ => wpntr_n_0,
      p_20_out => p_20_out,
      ram_full_i_reg => \^ram_full_fb_i_reg\,
      s_dclk_o => s_dclk_o,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_wr_logic__parameterized0_26\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    WR_PNTR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_dclk_o : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_wr_logic__parameterized0_26\ : entity is "wr_logic";
end \pcie_7x_0_wr_logic__parameterized0_26\;

architecture STRUCTURE of \pcie_7x_0_wr_logic__parameterized0_26\ is
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
\gwas.wsts\: entity work.\pcie_7x_0_wr_status_flags_as__parameterized0_34\
     port map (
      ENA_I => ENA_I,
      ENB_dly_D_0 => ENB_dly_D_0,
      ram_full_fb_i_reg_0 => \^ram_full_fb_i_reg\,
      ram_full_i_reg_0 => wpntr_n_0,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      s_dclk_o => s_dclk_o
    );
wpntr: entity work.\pcie_7x_0_wr_bin_cntr__parameterized0_35\
     port map (
      RD_PNTR_WR(3 downto 0) => RD_PNTR_WR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      \dest_out_bin_ff_reg[0]\ => wpntr_n_0,
      p_20_out => p_20_out,
      ram_full_i_reg => \^ram_full_fb_i_reg\,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_axi_basic_top is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc_d : out STD_LOGIC;
    m_axis_rx_tvalid_reg : out STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    reg_tcfg_gnt : out STD_LOGIC;
    tready_thrtl_reg : out STD_LOGIC;
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    trn_in_packet : out STD_LOGIC;
    reg_dsc_detect : out STD_LOGIC;
    ppm_L1_thrtl : out STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\ : out STD_LOGIC;
    lnk_up_thrtl : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ppm_L1_trig : out STD_LOGIC;
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    trn_tcfg_gnt : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \throttle_ctl_pipeline.reg_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \throttle_ctl_pipeline.reg_tuser_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttle_ctl_pipeline.reg_tkeep_reg[7]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    rsrc_rdy_filtered : in STD_LOGIC;
    trn_reof : in STD_LOGIC;
    trn_rsrc_dsc_prev0 : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    tx_cfg_gnt : in STD_LOGIC;
    trn_tcfg_req : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_in_packet_reg : in STD_LOGIC;
    ppm_L1_thrtl_reg : in STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ : in STD_LOGIC;
    lnk_up_thrtl_reg : in STD_LOGIC;
    dsc_detect : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    tcfg_req_trig : in STD_LOGIC;
    tready_thrtl_i_5 : in STD_LOGIC;
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trn_rd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trn_rbar_hit : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_axi_basic_top : entity is "pcie_7x_0_axi_basic_top";
end pcie_7x_0_pcie_7x_0_axi_basic_top;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_axi_basic_top is
begin
rx_inst: entity work.pcie_7x_0_pcie_7x_0_axi_basic_rx
     port map (
      CLK => CLK,
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      dsc_detect => dsc_detect,
      m_axis_rx_tkeep(0) => m_axis_rx_tkeep(0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(12 downto 0) => m_axis_rx_tuser(12 downto 0),
      m_axis_rx_tvalid_reg => m_axis_rx_tvalid_reg,
      reg_dsc_detect_reg => reg_dsc_detect,
      rsrc_rdy_filtered => rsrc_rdy_filtered,
      trn_in_packet => trn_in_packet,
      trn_in_packet_reg => trn_in_packet_reg,
      trn_rbar_hit(6 downto 0) => trn_rbar_hit(6 downto 0),
      \trn_rbar_hit_prev_reg[0]\ => \throttle_ctl_pipeline.reg_tkeep_reg[7]\,
      trn_rd(63 downto 0) => trn_rd(63 downto 0),
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem(0),
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_rsrc_dsc_d => trn_rsrc_dsc_d,
      trn_rsrc_dsc_prev0 => trn_rsrc_dsc_prev0
    );
tx_inst: entity work.pcie_7x_0_pcie_7x_0_axi_basic_tx
     port map (
      CLK => CLK,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0\ => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_turnoff_ok => cfg_turnoff_ok,
      lnk_up_thrtl => lnk_up_thrtl,
      lnk_up_thrtl_reg => lnk_up_thrtl_reg,
      \out\ => \out\,
      ppm_L1_thrtl => ppm_L1_thrtl,
      ppm_L1_thrtl_reg => ppm_L1_thrtl_reg,
      ppm_L1_trig => ppm_L1_trig,
      reg_tcfg_gnt => reg_tcfg_gnt,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => tbuf_av_min_trig,
      tcfg_req_trig => tcfg_req_trig,
      \throttle_ctl_pipeline.reg_tdata_reg[63]\(63 downto 0) => \throttle_ctl_pipeline.reg_tdata_reg[63]\(63 downto 0),
      \throttle_ctl_pipeline.reg_tkeep_reg[7]\ => \throttle_ctl_pipeline.reg_tkeep_reg[7]\,
      \throttle_ctl_pipeline.reg_tuser_reg[3]\(3 downto 0) => \throttle_ctl_pipeline.reg_tuser_reg[3]\(3 downto 0),
      tready_thrtl_i_5 => tready_thrtl_i_5,
      tready_thrtl_reg => tready_thrtl_reg,
      trn_tbuf_av(5 downto 0) => trn_tbuf_av(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tcfg_req => trn_tcfg_req,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem(0),
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_debug_probes is
  port (
    user_clk : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    user_reset : in STD_LOGIC;
    reset_state : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ltssm : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_negotiated_width : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pclk : in STD_LOGIC;
    prst_n : in STD_LOGIC;
    txdetectrx : in STD_LOGIC;
    powerdown : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trc_rst_n : in STD_LOGIC;
    trc_clk : in STD_LOGIC;
    trc_en : in STD_LOGIC;
    trc_addr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    trc_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    trc_rdy : out STD_LOGIC
  );
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is 1;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is 0;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of pcie_7x_0_pcie_7x_0_debug_probes : entity is 2016;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of pcie_7x_0_pcie_7x_0_debug_probes : entity is 1;
  attribute C_XSDB_CG_ALPHA_VER : string;
  attribute C_XSDB_CG_ALPHA_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000000000000000";
  attribute C_XSDB_CG_VER : string;
  attribute C_XSDB_CG_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000000000000000";
  attribute C_XSDB_CORE_TYPE : string;
  attribute C_XSDB_CORE_TYPE of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000000000001001";
  attribute C_XSDB_CSE_DRV_VER : string;
  attribute C_XSDB_CSE_DRV_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000000000000001";
  attribute C_XSDB_EDA_VER : string;
  attribute C_XSDB_EDA_VER of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0001000000000001";
  attribute C_XSDB_NEXT_SLAVE : string;
  attribute C_XSDB_NEXT_SLAVE of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000000000000000";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of pcie_7x_0_pcie_7x_0_debug_probes : entity is "16'b0000100100000001";
  attribute LTSSM_ST_WIDTH : integer;
  attribute LTSSM_ST_WIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 6;
  attribute LTSSM_TMEM_AWIDTH : integer;
  attribute LTSSM_TMEM_AWIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 9;
  attribute LTSSM_WDATA_WIDTH : integer;
  attribute LTSSM_WDATA_WIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 16;
  attribute MAX_NUM_LTSSM_TRACE : integer;
  attribute MAX_NUM_LTSSM_TRACE of pcie_7x_0_pcie_7x_0_debug_probes : entity is 512;
  attribute MAX_NUM_RXDET_TRACE : integer;
  attribute MAX_NUM_RXDET_TRACE of pcie_7x_0_pcie_7x_0_debug_probes : entity is 4;
  attribute NUM_RESET_STATE : integer;
  attribute NUM_RESET_STATE of pcie_7x_0_pcie_7x_0_debug_probes : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_debug_probes : entity is "pcie_7x_0_debug_probes";
  attribute PHY_LANE : integer;
  attribute PHY_LANE of pcie_7x_0_pcie_7x_0_debug_probes : entity is 1;
  attribute RST_ST_TRC_DWIDTH : integer;
  attribute RST_ST_TRC_DWIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 16;
  attribute RXDET_TRACE_DWIDTH : integer;
  attribute RXDET_TRACE_DWIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 16;
  attribute RXDET_TRACE_MEM_AWIDTH : integer;
  attribute RXDET_TRACE_MEM_AWIDTH of pcie_7x_0_pcie_7x_0_debug_probes : entity is 2;
end pcie_7x_0_pcie_7x_0_debug_probes;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_debug_probes is
  signal address_a_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_current_speed_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_negotiated_width_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cur_ltssm_st2 : STD_LOGIC;
  signal \cur_ltssm_st[0]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ltssm_st[1]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ltssm_st[2]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ltssm_st[3]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ltssm_st[4]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ltssm_st[5]_i_1_n_0\ : STD_LOGIC;
  signal cur_reset_st : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0\ : STD_LOGIC;
  signal ltssm_mem_raddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ltssm_mem_raddr : signal is std.standard.true;
  signal ltssm_mem_rd : STD_LOGIC;
  attribute MARK_DEBUG of ltssm_mem_rd : signal is std.standard.true;
  signal ltssm_mem_rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of ltssm_mem_rdata : signal is std.standard.true;
  signal ltssm_mem_waddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MARK_DEBUG of ltssm_mem_waddr : signal is std.standard.true;
  signal ltssm_mem_wdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of ltssm_mem_wdata : signal is std.standard.true;
  signal ltssm_mem_wr : STD_LOGIC;
  attribute MARK_DEBUG of ltssm_mem_wr : signal is std.standard.true;
  signal ltssm_mem_wr_inferred_i_2_n_0 : STD_LOGIC;
  signal ltssm_mem_wr_inferred_i_3_n_0 : STD_LOGIC;
  signal \ltssm_trace_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \ltssm_trace_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal ltssm_trace_cnt_reg0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \pre_ltssm_st[0]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[1]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[2]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[3]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[4]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[5]_i_1_n_0\ : STD_LOGIC;
  signal \pre_ltssm_st[5]_i_2_n_0\ : STD_LOGIC;
  signal pre_reset_st : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reset_st_en : STD_LOGIC;
  signal reset_st_trc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_state_mem_inst_i_3_n_0 : STD_LOGIC;
  signal rxdet_dur1 : STD_LOGIC;
  signal \rxdet_dur[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxdet_dur[7]_i_3_n_0\ : STD_LOGIC;
  signal rxdet_dur_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdet_iter_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdet_iter_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdet_iter_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdet_lane_trace[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdet_lane_wen : STD_LOGIC;
  signal rxdet_on_d : STD_LOGIC;
  signal rxdet_phystatus_rcved : STD_LOGIC;
  signal rxstatus_d : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trc_addr\ : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal trc_rd_wdn1 : STD_LOGIC;
  signal \trc_rd_wdn[1]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rd_wdn[2]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rd_wdn[3]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rd_wdn_reg_n_0_[0]\ : STD_LOGIC;
  signal \trc_rd_wdn_reg_n_0_[1]\ : STD_LOGIC;
  signal trc_rdt_muxed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trc_rdt_muxed1 : STD_LOGIC;
  signal \trc_rdt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \trc_rdt_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \^trc_rdy\ : STD_LOGIC;
  signal \NLW_genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ltssm_trace_mem_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_ltssm_trace_mem_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_reset_state_mem_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address_a[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \address_a[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \address_a[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \address_a[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cur_ltssm_st[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cur_ltssm_st[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cur_ltssm_st[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cur_ltssm_st[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cur_ltssm_st[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cur_ltssm_st[5]_i_1\ : label is "soft_lutpair11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cur_speed_xpm_cdc_array_single_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cur_speed_xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cur_speed_xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cur_speed_xpm_cdc_array_single_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of cur_speed_xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of cur_speed_xpm_cdc_array_single_inst : label is 3;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cur_speed_xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cur_speed_xpm_cdc_array_single_inst : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 2;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 16;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 1;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "true";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 64;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 1;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "16'b0000000000000000";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is 16;
  attribute XPM_MODULE of \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[8]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ltssm_trace_cnt[8]_i_3\ : label is "soft_lutpair3";
  attribute ADDR_WIDTH_A of ltssm_trace_mem_inst : label is 9;
  attribute ADDR_WIDTH_B of ltssm_trace_mem_inst : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of ltssm_trace_mem_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of ltssm_trace_mem_inst : label is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of ltssm_trace_mem_inst : label is 0;
  attribute CLOCKING_MODE_string : string;
  attribute CLOCKING_MODE_string of ltssm_trace_mem_inst : label is "independent_clock";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of ltssm_trace_mem_inst : label is 0;
  attribute MEMORY_INIT_FILE of ltssm_trace_mem_inst : label is "none";
  attribute MEMORY_INIT_PARAM of ltssm_trace_mem_inst : label is "";
  attribute MEMORY_OPTIMIZATION of ltssm_trace_mem_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of ltssm_trace_mem_inst : label is "blockram";
  attribute MEMORY_SIZE of ltssm_trace_mem_inst : label is 8192;
  attribute MESSAGE_CONTROL of ltssm_trace_mem_inst : label is 0;
  attribute P_CLOCKING_MODE of ltssm_trace_mem_inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of ltssm_trace_mem_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION of ltssm_trace_mem_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of ltssm_trace_mem_inst : label is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of ltssm_trace_mem_inst : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of ltssm_trace_mem_inst : label is 2;
  attribute READ_DATA_WIDTH_B of ltssm_trace_mem_inst : label is 16;
  attribute READ_LATENCY_B of ltssm_trace_mem_inst : label is 2;
  attribute READ_RESET_VALUE_B of ltssm_trace_mem_inst : label is "16'b0000000000000000";
  attribute RST_MODE_A of ltssm_trace_mem_inst : label is "SYNC";
  attribute RST_MODE_B of ltssm_trace_mem_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of ltssm_trace_mem_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of ltssm_trace_mem_inst : label is 0;
  attribute USE_MEM_INIT of ltssm_trace_mem_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of ltssm_trace_mem_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A of ltssm_trace_mem_inst : label is 16;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of ltssm_trace_mem_inst : label is "no_change";
  attribute XPM_MODULE of ltssm_trace_mem_inst : label is "TRUE";
  attribute DEST_SYNC_FF of negotiated_width_xpm_cdc_array_single_inst : label is 3;
  attribute INIT_SYNC_FF of negotiated_width_xpm_cdc_array_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of negotiated_width_xpm_cdc_array_single_inst : label is 0;
  attribute SRC_INPUT_REG of negotiated_width_xpm_cdc_array_single_inst : label is 1;
  attribute VERSION of negotiated_width_xpm_cdc_array_single_inst : label is 0;
  attribute WIDTH of negotiated_width_xpm_cdc_array_single_inst : label is 4;
  attribute XPM_CDC of negotiated_width_xpm_cdc_array_single_inst : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of negotiated_width_xpm_cdc_array_single_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \pre_ltssm_st[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pre_ltssm_st[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pre_ltssm_st[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pre_ltssm_st[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pre_ltssm_st[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pre_ltssm_st[5]_i_1\ : label is "soft_lutpair14";
  attribute ADDR_WIDTH_A of reset_state_mem_inst : label is 5;
  attribute ADDR_WIDTH_B of reset_state_mem_inst : label is 5;
  attribute BYTE_WRITE_WIDTH_A of reset_state_mem_inst : label is 16;
  attribute CLOCKING_MODE of reset_state_mem_inst : label is 1;
  attribute MEMORY_INIT_FILE of reset_state_mem_inst : label is "none";
  attribute MEMORY_INIT_PARAM of reset_state_mem_inst : label is "";
  attribute MEMORY_OPTIMIZATION of reset_state_mem_inst : label is "true";
  attribute MEMORY_SIZE of reset_state_mem_inst : label is 512;
  attribute MESSAGE_CONTROL of reset_state_mem_inst : label is 0;
  attribute P_CLOCKING_MODE of reset_state_mem_inst : label is 1;
  attribute P_MEMORY_OPTIMIZATION of reset_state_mem_inst : label is 1;
  attribute READ_DATA_WIDTH_A of reset_state_mem_inst : label is 16;
  attribute READ_DATA_WIDTH_B of reset_state_mem_inst : label is 16;
  attribute READ_LATENCY_A of reset_state_mem_inst : label is 2;
  attribute READ_LATENCY_B of reset_state_mem_inst : label is 2;
  attribute READ_RESET_VALUE_A of reset_state_mem_inst : label is "16'b0000000000000000";
  attribute READ_RESET_VALUE_B of reset_state_mem_inst : label is "16'b0000000000000000";
  attribute RST_MODE_A of reset_state_mem_inst : label is "SYNC";
  attribute RST_MODE_B of reset_state_mem_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of reset_state_mem_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of reset_state_mem_inst : label is 0;
  attribute USE_MEM_INIT of reset_state_mem_inst : label is 1;
  attribute WRITE_DATA_WIDTH_A of reset_state_mem_inst : label is 16;
  attribute XPM_MODULE of reset_state_mem_inst : label is "TRUE";
  attribute SOFT_HLUTNM of \rxdet_dur[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rxdet_dur[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rxdet_dur[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rxdet_dur[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rxdet_dur[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rxdet_dur[7]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \trc_rd_wdn[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \trc_rd_wdn[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \trc_rdt_reg[0]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \trc_rdt_reg[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \trc_rdt_reg[13]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \trc_rdt_reg[15]_i_10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \trc_rdt_reg[15]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \trc_rdt_reg[15]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \trc_rdt_reg[15]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \trc_rdt_reg[15]_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \trc_rdt_reg[3]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \trc_rdt_reg[8]_i_2\ : label is "soft_lutpair7";
begin
  \^trc_addr\(16 downto 9) <= trc_addr(16 downto 9);
  ltssm_mem_raddr(8 downto 0) <= trc_addr(8 downto 0);
  trc_rdy <= \^trc_rdy\;
\address_a[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => address_a_reg(0),
      O => \p_0_in__0\(0)
    );
\address_a[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => address_a_reg(0),
      I1 => address_a_reg(1),
      O => \p_0_in__0\(1)
    );
\address_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => address_a_reg(0),
      I1 => address_a_reg(1),
      I2 => address_a_reg(2),
      O => \p_0_in__0\(2)
    );
\address_a[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => address_a_reg(1),
      I1 => address_a_reg(0),
      I2 => address_a_reg(2),
      I3 => address_a_reg(3),
      O => \p_0_in__0\(3)
    );
\address_a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => address_a_reg(2),
      I1 => address_a_reg(0),
      I2 => address_a_reg(1),
      I3 => address_a_reg(3),
      I4 => address_a_reg(4),
      O => \p_0_in__0\(4)
    );
\address_a_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_st_en,
      CLR => sys_rst,
      D => \p_0_in__0\(0),
      Q => address_a_reg(0)
    );
\address_a_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_st_en,
      CLR => sys_rst,
      D => \p_0_in__0\(1),
      Q => address_a_reg(1)
    );
\address_a_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_st_en,
      CLR => sys_rst,
      D => \p_0_in__0\(2),
      Q => address_a_reg(2)
    );
\address_a_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_st_en,
      CLR => sys_rst,
      D => \p_0_in__0\(3),
      Q => address_a_reg(3)
    );
\address_a_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_st_en,
      CLR => sys_rst,
      D => \p_0_in__0\(4),
      Q => address_a_reg(4)
    );
\cur_ltssm_st[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(0),
      O => \cur_ltssm_st[0]_i_1_n_0\
    );
\cur_ltssm_st[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(1),
      O => \cur_ltssm_st[1]_i_1_n_0\
    );
\cur_ltssm_st[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(2),
      O => \cur_ltssm_st[2]_i_1_n_0\
    );
\cur_ltssm_st[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(3),
      O => \cur_ltssm_st[3]_i_1_n_0\
    );
\cur_ltssm_st[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(4),
      O => \cur_ltssm_st[4]_i_1_n_0\
    );
\cur_ltssm_st[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm(5),
      O => \cur_ltssm_st[5]_i_1_n_0\
    );
\cur_ltssm_st_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[0]_i_1_n_0\,
      Q => ltssm_mem_wdata(8)
    );
\cur_ltssm_st_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[1]_i_1_n_0\,
      Q => ltssm_mem_wdata(9)
    );
\cur_ltssm_st_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[2]_i_1_n_0\,
      Q => ltssm_mem_wdata(10)
    );
\cur_ltssm_st_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[3]_i_1_n_0\,
      Q => ltssm_mem_wdata(11)
    );
\cur_ltssm_st_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[4]_i_1_n_0\,
      Q => ltssm_mem_wdata(12)
    );
\cur_ltssm_st_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \cur_ltssm_st[5]_i_1_n_0\,
      Q => ltssm_mem_wdata(13)
    );
\cur_reset_st_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => reset_state(0),
      PRE => sys_rst,
      Q => cur_reset_st(0)
    );
\cur_reset_st_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => reset_state(1),
      Q => cur_reset_st(1)
    );
\cur_reset_st_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => reset_state(2),
      Q => cur_reset_st(2)
    );
\cur_reset_st_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => reset_state(3),
      Q => cur_reset_st(3)
    );
\cur_reset_st_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => reset_state(4),
      Q => cur_reset_st(4)
    );
cur_speed_xpm_cdc_array_single_inst: entity work.\pcie_7x_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => trc_clk,
      dest_out(2 downto 0) => cfg_current_speed_sync(2 downto 0),
      src_clk => user_clk,
      src_in(2 downto 0) => cfg_current_speed(2 downto 0)
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(0),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(0),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(10),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(10),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(11),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(11),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(12),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(12),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(13),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(13),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(14),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(14),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(15),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(15),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(1),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(1),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(2),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(2),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(3),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(3),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(4),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(4),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(5),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(5),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(6),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(6),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(7),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(7),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(8),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(8),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \rxdet_lane_trace[0]\(9),
      Q => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(9),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => phystatus(0),
      I1 => txdetectrx,
      I2 => powerdown(0),
      I3 => powerdown(1),
      I4 => rxdet_phystatus_rcved,
      O => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0\,
      Q => rxdet_phystatus_rcved,
      R => \rxdet_dur[7]_i_1_n_0\
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst\: entity work.pcie_7x_0_xpm_memory_dpdistram
     port map (
      addra(1 downto 0) => rxdet_iter_cnt(1 downto 0),
      addrb(1 downto 0) => ltssm_mem_raddr(1 downto 0),
      clka => pclk,
      clkb => trc_clk,
      dina(15 downto 8) => rxdet_dur_reg(7 downto 0),
      dina(7 downto 5) => B"000",
      dina(4) => phystatus(0),
      dina(3) => '0',
      dina(2 downto 0) => rxstatus_d(2 downto 0),
      douta(15 downto 0) => \NLW_genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_douta_UNCONNECTED\(15 downto 0),
      doutb(15 downto 0) => \rxdet_lane_trace[0]\(15 downto 0),
      ena => rxdet_lane_wen,
      enb => ltssm_mem_rd,
      regcea => '1',
      regceb => '1',
      rsta => rxdet_dur1,
      rstb => \trc_rdt_reg[15]_i_1_n_0\,
      wea(0) => rxdet_lane_wen
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prst_n,
      O => rxdet_dur1
    );
\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030AA3030303030"
    )
        port map (
      I0 => phystatus(0),
      I1 => rxdet_phystatus_rcved,
      I2 => rxdet_on_d,
      I3 => powerdown(1),
      I4 => powerdown(0),
      I5 => txdetectrx,
      O => rxdet_lane_wen
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ltssm_mem_wdata(15)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ltssm_mem_wdata(14)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ltssm_mem_wdata(7)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ltssm_mem_wdata(6)
    );
ltssm_mem_wr_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => ltssm_mem_wr_inferred_i_2_n_0,
      I1 => ltssm_mem_wdata(11),
      I2 => ltssm_mem_wdata(3),
      I3 => ltssm_mem_wdata(10),
      I4 => ltssm_mem_wdata(2),
      I5 => ltssm_mem_wr_inferred_i_3_n_0,
      O => ltssm_mem_wr
    );
ltssm_mem_wr_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => ltssm_mem_wdata(9),
      I1 => ltssm_mem_wdata(1),
      I2 => ltssm_mem_wdata(8),
      I3 => ltssm_mem_wdata(0),
      O => ltssm_mem_wr_inferred_i_2_n_0
    );
ltssm_mem_wr_inferred_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => ltssm_mem_wdata(13),
      I1 => ltssm_mem_wdata(5),
      I2 => ltssm_mem_wdata(12),
      I3 => ltssm_mem_wdata(4),
      O => ltssm_mem_wr_inferred_i_3_n_0
    );
\ltssm_trace_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ltssm_mem_waddr(0),
      O => p_0_in(0)
    );
\ltssm_trace_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ltssm_mem_waddr(0),
      I1 => ltssm_mem_waddr(1),
      O => p_0_in(1)
    );
\ltssm_trace_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ltssm_mem_waddr(0),
      I1 => ltssm_mem_waddr(1),
      I2 => ltssm_mem_waddr(2),
      O => p_0_in(2)
    );
\ltssm_trace_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ltssm_mem_waddr(1),
      I1 => ltssm_mem_waddr(0),
      I2 => ltssm_mem_waddr(2),
      I3 => ltssm_mem_waddr(3),
      O => p_0_in(3)
    );
\ltssm_trace_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ltssm_mem_waddr(2),
      I1 => ltssm_mem_waddr(0),
      I2 => ltssm_mem_waddr(1),
      I3 => ltssm_mem_waddr(3),
      I4 => ltssm_mem_waddr(4),
      O => p_0_in(4)
    );
\ltssm_trace_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ltssm_mem_waddr(3),
      I1 => ltssm_mem_waddr(1),
      I2 => ltssm_mem_waddr(0),
      I3 => ltssm_mem_waddr(2),
      I4 => ltssm_mem_waddr(4),
      I5 => ltssm_mem_waddr(5),
      O => p_0_in(5)
    );
\ltssm_trace_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ltssm_trace_cnt[8]_i_4_n_0\,
      I1 => ltssm_mem_waddr(6),
      O => p_0_in(6)
    );
\ltssm_trace_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ltssm_trace_cnt[8]_i_4_n_0\,
      I1 => ltssm_mem_waddr(6),
      I2 => ltssm_mem_waddr(7),
      O => p_0_in(7)
    );
\ltssm_trace_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ltssm_mem_wr,
      I1 => ltssm_mem_waddr(6),
      I2 => ltssm_mem_waddr(5),
      I3 => ltssm_mem_waddr(4),
      I4 => ltssm_mem_waddr(3),
      I5 => \ltssm_trace_cnt[8]_i_3_n_0\,
      O => ltssm_trace_cnt_reg0
    );
\ltssm_trace_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ltssm_mem_waddr(6),
      I1 => \ltssm_trace_cnt[8]_i_4_n_0\,
      I2 => ltssm_mem_waddr(7),
      I3 => ltssm_mem_waddr(8),
      O => p_0_in(8)
    );
\ltssm_trace_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ltssm_mem_waddr(0),
      I1 => ltssm_mem_waddr(1),
      I2 => ltssm_mem_waddr(2),
      I3 => ltssm_mem_waddr(8),
      I4 => ltssm_mem_waddr(7),
      O => \ltssm_trace_cnt[8]_i_3_n_0\
    );
\ltssm_trace_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ltssm_mem_waddr(5),
      I1 => ltssm_mem_waddr(3),
      I2 => ltssm_mem_waddr(1),
      I3 => ltssm_mem_waddr(0),
      I4 => ltssm_mem_waddr(2),
      I5 => ltssm_mem_waddr(4),
      O => \ltssm_trace_cnt[8]_i_4_n_0\
    );
\ltssm_trace_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(0),
      Q => ltssm_mem_waddr(0)
    );
\ltssm_trace_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(1),
      Q => ltssm_mem_waddr(1)
    );
\ltssm_trace_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(2),
      Q => ltssm_mem_waddr(2)
    );
\ltssm_trace_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(3),
      Q => ltssm_mem_waddr(3)
    );
\ltssm_trace_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(4),
      Q => ltssm_mem_waddr(4)
    );
\ltssm_trace_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(5),
      Q => ltssm_mem_waddr(5)
    );
\ltssm_trace_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(6),
      Q => ltssm_mem_waddr(6)
    );
\ltssm_trace_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(7),
      Q => ltssm_mem_waddr(7)
    );
\ltssm_trace_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => ltssm_trace_cnt_reg0,
      CLR => sys_rst,
      D => p_0_in(8),
      Q => ltssm_mem_waddr(8)
    );
ltssm_trace_mem_inst: entity work.pcie_7x_0_xpm_memory_sdpram
     port map (
      addra(8 downto 0) => ltssm_mem_waddr(8 downto 0),
      addrb(8 downto 0) => ltssm_mem_raddr(8 downto 0),
      clka => user_clk,
      clkb => trc_clk,
      dbiterrb => NLW_ltssm_trace_mem_inst_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => ltssm_mem_wdata(15 downto 0),
      doutb(15 downto 0) => ltssm_mem_rdata(15 downto 0),
      ena => ltssm_mem_wr,
      enb => ltssm_mem_rd,
      injectdbiterra => '0',
      injectsbiterra => '0',
      regceb => '1',
      rstb => \trc_rdt_reg[15]_i_1_n_0\,
      sbiterrb => NLW_ltssm_trace_mem_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => ltssm_mem_wr
    );
negotiated_width_xpm_cdc_array_single_inst: entity work.pcie_7x_0_xpm_cdc_array_single
     port map (
      dest_clk => trc_clk,
      dest_out(3 downto 0) => cfg_negotiated_width_sync(3 downto 0),
      src_clk => user_clk,
      src_in(3 downto 0) => cfg_negotiated_width(3 downto 0)
    );
\pre_ltssm_st[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(8),
      O => \pre_ltssm_st[0]_i_1_n_0\
    );
\pre_ltssm_st[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(9),
      O => \pre_ltssm_st[1]_i_1_n_0\
    );
\pre_ltssm_st[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(10),
      O => \pre_ltssm_st[2]_i_1_n_0\
    );
\pre_ltssm_st[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(11),
      O => \pre_ltssm_st[3]_i_1_n_0\
    );
\pre_ltssm_st[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(12),
      O => \pre_ltssm_st[4]_i_1_n_0\
    );
\pre_ltssm_st[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \pre_ltssm_st[5]_i_2_n_0\,
      I1 => cur_ltssm_st2,
      I2 => ltssm_mem_wdata(13),
      O => \pre_ltssm_st[5]_i_1_n_0\
    );
\pre_ltssm_st[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => ltssm_mem_wdata(10),
      I1 => ltssm_mem_wdata(11),
      I2 => ltssm_mem_wdata(8),
      I3 => ltssm_mem_wdata(9),
      I4 => ltssm_mem_wdata(13),
      I5 => ltssm_mem_wdata(12),
      O => \pre_ltssm_st[5]_i_2_n_0\
    );
\pre_ltssm_st[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => ltssm(4),
      I1 => ltssm(1),
      I2 => ltssm(3),
      I3 => ltssm(2),
      I4 => ltssm(0),
      I5 => ltssm(5),
      O => cur_ltssm_st2
    );
\pre_ltssm_st_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[0]_i_1_n_0\,
      Q => ltssm_mem_wdata(0)
    );
\pre_ltssm_st_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[1]_i_1_n_0\,
      Q => ltssm_mem_wdata(1)
    );
\pre_ltssm_st_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[2]_i_1_n_0\,
      Q => ltssm_mem_wdata(2)
    );
\pre_ltssm_st_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[3]_i_1_n_0\,
      Q => ltssm_mem_wdata(3)
    );
\pre_ltssm_st_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[4]_i_1_n_0\,
      Q => ltssm_mem_wdata(4)
    );
\pre_ltssm_st_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => sys_rst,
      D => \pre_ltssm_st[5]_i_1_n_0\,
      Q => ltssm_mem_wdata(5)
    );
\pre_reset_st_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => cur_reset_st(0),
      PRE => sys_rst,
      Q => pre_reset_st(0)
    );
\pre_reset_st_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => cur_reset_st(1),
      Q => pre_reset_st(1)
    );
\pre_reset_st_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => cur_reset_st(2),
      Q => pre_reset_st(2)
    );
\pre_reset_st_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => cur_reset_st(3),
      Q => pre_reset_st(3)
    );
\pre_reset_st_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => sys_rst,
      D => cur_reset_st(4),
      Q => pre_reset_st(4)
    );
reset_state_mem_inst: entity work.\pcie_7x_0_xpm_memory_dpdistram__parameterized0\
     port map (
      addra(4 downto 0) => address_a_reg(4 downto 0),
      addrb(4 downto 0) => ltssm_mem_raddr(4 downto 0),
      clka => sys_clk,
      clkb => trc_clk,
      dina(15 downto 13) => B"000",
      dina(12 downto 8) => pre_reset_st(4 downto 0),
      dina(7 downto 5) => B"000",
      dina(4 downto 0) => cur_reset_st(4 downto 0),
      douta(15 downto 0) => NLW_reset_state_mem_inst_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => reset_st_trc(15 downto 0),
      ena => reset_st_en,
      enb => ltssm_mem_rd,
      regcea => '1',
      regceb => '1',
      rsta => sys_rst,
      rstb => \trc_rdt_reg[15]_i_1_n_0\,
      wea(0) => reset_st_en
    );
reset_state_mem_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => reset_state_mem_inst_i_3_n_0,
      I1 => pre_reset_st(2),
      I2 => cur_reset_st(2),
      I3 => pre_reset_st(3),
      I4 => cur_reset_st(3),
      O => reset_st_en
    );
reset_state_mem_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \trc_rd_wdn_reg_n_0_[0]\,
      I1 => \trc_rd_wdn_reg_n_0_[1]\,
      I2 => p_1_in,
      O => ltssm_mem_rd
    );
reset_state_mem_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => pre_reset_st(0),
      I1 => cur_reset_st(0),
      I2 => pre_reset_st(1),
      I3 => cur_reset_st(1),
      I4 => cur_reset_st(4),
      I5 => pre_reset_st(4),
      O => reset_state_mem_inst_i_3_n_0
    );
\rxdet_dur[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxdet_dur_reg(0),
      O => \p_0_in__1\(0)
    );
\rxdet_dur[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rxdet_dur_reg(0),
      I1 => rxdet_dur_reg(1),
      O => \p_0_in__1\(1)
    );
\rxdet_dur[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rxdet_dur_reg(0),
      I1 => rxdet_dur_reg(1),
      I2 => rxdet_dur_reg(2),
      O => \p_0_in__1\(2)
    );
\rxdet_dur[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rxdet_dur_reg(1),
      I1 => rxdet_dur_reg(0),
      I2 => rxdet_dur_reg(2),
      I3 => rxdet_dur_reg(3),
      O => \p_0_in__1\(3)
    );
\rxdet_dur[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rxdet_dur_reg(2),
      I1 => rxdet_dur_reg(0),
      I2 => rxdet_dur_reg(1),
      I3 => rxdet_dur_reg(3),
      I4 => rxdet_dur_reg(4),
      O => \p_0_in__1\(4)
    );
\rxdet_dur[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rxdet_dur_reg(3),
      I1 => rxdet_dur_reg(1),
      I2 => rxdet_dur_reg(0),
      I3 => rxdet_dur_reg(2),
      I4 => rxdet_dur_reg(4),
      I5 => rxdet_dur_reg(5),
      O => \p_0_in__1\(5)
    );
\rxdet_dur[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rxdet_dur[7]_i_3_n_0\,
      I1 => rxdet_dur_reg(6),
      O => \p_0_in__1\(6)
    );
\rxdet_dur[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => rxdet_on_d,
      I1 => txdetectrx,
      I2 => powerdown(0),
      I3 => powerdown(1),
      I4 => prst_n,
      O => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rxdet_dur[7]_i_3_n_0\,
      I1 => rxdet_dur_reg(6),
      I2 => rxdet_dur_reg(7),
      O => \p_0_in__1\(7)
    );
\rxdet_dur[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rxdet_dur_reg(5),
      I1 => rxdet_dur_reg(3),
      I2 => rxdet_dur_reg(1),
      I3 => rxdet_dur_reg(0),
      I4 => rxdet_dur_reg(2),
      I5 => rxdet_dur_reg(4),
      O => \rxdet_dur[7]_i_3_n_0\
    );
\rxdet_dur_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => rxdet_dur_reg(0),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => rxdet_dur_reg(1),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => rxdet_dur_reg(2),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => rxdet_dur_reg(3),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => rxdet_dur_reg(4),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => rxdet_dur_reg(5),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => rxdet_dur_reg(6),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_dur_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => rxdet_dur_reg(7),
      R => \rxdet_dur[7]_i_1_n_0\
    );
\rxdet_iter_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBBBBBCC0CCCCC"
    )
        port map (
      I0 => rxdet_iter_cnt(1),
      I1 => rxdet_on_d,
      I2 => powerdown(1),
      I3 => powerdown(0),
      I4 => txdetectrx,
      I5 => rxdet_iter_cnt(0),
      O => \rxdet_iter_cnt[0]_i_1_n_0\
    );
\rxdet_iter_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF00FFFF0000"
    )
        port map (
      I0 => txdetectrx,
      I1 => powerdown(0),
      I2 => powerdown(1),
      I3 => rxdet_on_d,
      I4 => rxdet_iter_cnt(1),
      I5 => rxdet_iter_cnt(0),
      O => \rxdet_iter_cnt[1]_i_1_n_0\
    );
\rxdet_iter_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \rxdet_iter_cnt[0]_i_1_n_0\,
      Q => rxdet_iter_cnt(0),
      R => rxdet_dur1
    );
\rxdet_iter_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => \rxdet_iter_cnt[1]_i_1_n_0\,
      Q => rxdet_iter_cnt(1),
      R => rxdet_dur1
    );
rxdet_on_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => txdetectrx,
      I1 => powerdown(0),
      I2 => powerdown(1),
      O => p_7_in
    );
rxdet_on_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => '1',
      D => p_7_in,
      Q => rxdet_on_d,
      R => '0'
    );
\rxstatus_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => rxstatus(0),
      Q => rxstatus_d(0),
      R => '0'
    );
\rxstatus_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => rxstatus(1),
      Q => rxstatus_d(1),
      R => '0'
    );
\rxstatus_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => rxstatus(2),
      Q => rxstatus_d(2),
      R => '0'
    );
\trc_rd_wdn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => trc_en,
      I1 => p_1_in,
      I2 => \^trc_rdy\,
      I3 => \trc_rd_wdn_reg_n_0_[0]\,
      I4 => \trc_rd_wdn_reg_n_0_[1]\,
      O => trc_rd_wdn1
    );
\trc_rd_wdn[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trc_rst_n,
      I1 => \trc_rd_wdn_reg_n_0_[0]\,
      O => \trc_rd_wdn[1]_i_1_n_0\
    );
\trc_rd_wdn[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trc_rst_n,
      I1 => \trc_rd_wdn_reg_n_0_[1]\,
      O => \trc_rd_wdn[2]_i_1_n_0\
    );
\trc_rd_wdn[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trc_rst_n,
      I1 => p_1_in,
      O => \trc_rd_wdn[3]_i_1_n_0\
    );
\trc_rd_wdn_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => trc_rd_wdn1,
      Q => \trc_rd_wdn_reg_n_0_[0]\,
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rd_wdn_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \trc_rd_wdn[1]_i_1_n_0\,
      Q => \trc_rd_wdn_reg_n_0_[1]\,
      R => '0'
    );
\trc_rd_wdn_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \trc_rd_wdn[2]_i_1_n_0\,
      Q => p_1_in,
      R => '0'
    );
\trc_rd_wdn_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => '1',
      D => \trc_rd_wdn[3]_i_1_n_0\,
      Q => \^trc_rdy\,
      R => '0'
    );
\trc_rdt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF3AAAAAAAA"
    )
        port map (
      I0 => data0(0),
      I1 => ltssm_mem_raddr(2),
      I2 => ltssm_mem_raddr(1),
      I3 => ltssm_mem_raddr(0),
      I4 => ltssm_mem_raddr(3),
      I5 => trc_rdt_muxed1,
      O => \trc_rdt_reg[0]_i_1_n_0\
    );
\trc_rdt_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF00E0"
    )
        port map (
      I0 => trc_rdt_muxed(0),
      I1 => \^trc_addr\(12),
      I2 => \^trc_addr\(14),
      I3 => \^trc_addr\(13),
      I4 => \trc_rdt_reg[0]_i_4_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => data0(0)
    );
\trc_rdt_reg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAD"
    )
        port map (
      I0 => ltssm_mem_raddr(0),
      I1 => cfg_negotiated_width_sync(0),
      I2 => ltssm_mem_raddr(1),
      I3 => cfg_current_speed_sync(0),
      O => trc_rdt_muxed(0)
    );
\trc_rdt_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(0),
      I1 => reset_st_trc(0),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(0),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[0]_i_4_n_0\
    );
\trc_rdt_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[10]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[10]_i_1_n_0\
    );
\trc_rdt_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(10),
      I1 => reset_st_trc(10),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(10),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[10]_i_2_n_0\
    );
\trc_rdt_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBFFFFAAEB0000"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => ltssm_mem_raddr(1),
      I2 => ltssm_mem_raddr(2),
      I3 => ltssm_mem_raddr(0),
      I4 => trc_rdt_muxed1,
      I5 => data0(11),
      O => \trc_rdt_reg[11]_i_1_n_0\
    );
\trc_rdt_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB08"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_5_n_0\,
      I1 => \^trc_addr\(14),
      I2 => \^trc_addr\(13),
      I3 => \trc_rdt_reg[11]_i_3_n_0\,
      I4 => \^trc_addr\(15),
      I5 => \^trc_addr\(16),
      O => data0(11)
    );
\trc_rdt_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(11),
      I1 => reset_st_trc(11),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(11),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[11]_i_3_n_0\
    );
\trc_rdt_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEA0000"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => ltssm_mem_raddr(2),
      I2 => ltssm_mem_raddr(0),
      I3 => ltssm_mem_raddr(1),
      I4 => trc_rdt_muxed1,
      I5 => data0(12),
      O => \trc_rdt_reg[12]_i_1_n_0\
    );
\trc_rdt_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB08"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_5_n_0\,
      I1 => \^trc_addr\(14),
      I2 => \^trc_addr\(13),
      I3 => \trc_rdt_reg[12]_i_3_n_0\,
      I4 => \^trc_addr\(15),
      I5 => \^trc_addr\(16),
      O => data0(12)
    );
\trc_rdt_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(12),
      I1 => reset_st_trc(12),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(12),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[12]_i_3_n_0\
    );
\trc_rdt_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \trc_rdt_reg[13]_i_2_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[13]_i_3_n_0\,
      I3 => \^trc_addr\(15),
      I4 => \^trc_addr\(16),
      O => \trc_rdt_reg[13]_i_1_n_0\
    );
\trc_rdt_reg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => ltssm_mem_raddr(0),
      I2 => ltssm_mem_raddr(1),
      I3 => ltssm_mem_raddr(2),
      O => \trc_rdt_reg[13]_i_2_n_0\
    );
\trc_rdt_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFC0A0C0"
    )
        port map (
      I0 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(13),
      I1 => reset_st_trc(13),
      I2 => \^trc_addr\(13),
      I3 => \^trc_addr\(12),
      I4 => ltssm_mem_rdata(13),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[13]_i_3_n_0\
    );
\trc_rdt_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[14]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[14]_i_1_n_0\
    );
\trc_rdt_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(14),
      I1 => reset_st_trc(14),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(14),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[14]_i_2_n_0\
    );
\trc_rdt_reg[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trc_rst_n,
      O => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^trc_addr\(14),
      I1 => \^trc_addr\(13),
      I2 => \^trc_addr\(16),
      I3 => \^trc_addr\(15),
      O => \trc_rdt_reg[15]_i_10_n_0\
    );
\trc_rdt_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_3_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[15]_i_7_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[15]_i_2_n_0\
    );
\trc_rdt_reg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => ltssm_mem_raddr(1),
      I2 => ltssm_mem_raddr(2),
      I3 => ltssm_mem_raddr(0),
      O => \trc_rdt_reg[15]_i_3_n_0\
    );
\trc_rdt_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_9_n_0\,
      I1 => \trc_rdt_reg[15]_i_10_n_0\,
      I2 => \^trc_addr\(10),
      I3 => \^trc_addr\(9),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(11),
      O => trc_rdt_muxed1
    );
\trc_rdt_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4F4F"
    )
        port map (
      I0 => \^trc_addr\(13),
      I1 => \^trc_addr\(12),
      I2 => \^trc_addr\(14),
      I3 => ltssm_mem_raddr(1),
      I4 => ltssm_mem_raddr(0),
      O => \trc_rdt_reg[15]_i_5_n_0\
    );
\trc_rdt_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^trc_addr\(13),
      I1 => \^trc_addr\(14),
      O => \trc_rdt_reg[15]_i_6_n_0\
    );
\trc_rdt_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(15),
      I1 => reset_st_trc(15),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(15),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[15]_i_7_n_0\
    );
\trc_rdt_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^trc_addr\(16),
      I1 => \^trc_addr\(15),
      O => \trc_rdt_reg[15]_i_8_n_0\
    );
\trc_rdt_reg[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ltssm_mem_raddr(4),
      I1 => ltssm_mem_raddr(7),
      I2 => ltssm_mem_raddr(8),
      I3 => ltssm_mem_raddr(5),
      I4 => ltssm_mem_raddr(6),
      O => \trc_rdt_reg[15]_i_9_n_0\
    );
\trc_rdt_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045444044"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_8_n_0\,
      I1 => \trc_rdt_reg[1]_i_2_n_0\,
      I2 => \^trc_addr\(13),
      I3 => \^trc_addr\(14),
      I4 => \trc_rdt_reg[1]_i_3_n_0\,
      I5 => trc_rdt_muxed1,
      O => \trc_rdt_reg[1]_i_1_n_0\
    );
\trc_rdt_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C050C005C000C0"
    )
        port map (
      I0 => \^trc_addr\(14),
      I1 => ltssm_mem_rdata(1),
      I2 => \^trc_addr\(12),
      I3 => \^trc_addr\(13),
      I4 => reset_st_trc(1),
      I5 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(1),
      O => \trc_rdt_reg[1]_i_2_n_0\
    );
\trc_rdt_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => cfg_current_speed_sync(1),
      I1 => ltssm_mem_raddr(1),
      I2 => ltssm_mem_raddr(0),
      I3 => cfg_negotiated_width_sync(1),
      I4 => \trc_rdt_reg[3]_i_4_n_0\,
      O => \trc_rdt_reg[1]_i_3_n_0\
    );
\trc_rdt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_3_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[2]_i_2_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[2]_i_3_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[2]_i_1_n_0\
    );
\trc_rdt_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFAEEEA"
    )
        port map (
      I0 => \trc_rdt_reg[3]_i_4_n_0\,
      I1 => ltssm_mem_raddr(0),
      I2 => ltssm_mem_raddr(1),
      I3 => cfg_negotiated_width_sync(2),
      I4 => cfg_current_speed_sync(2),
      O => \trc_rdt_reg[2]_i_2_n_0\
    );
\trc_rdt_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(2),
      I1 => reset_st_trc(2),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(2),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[2]_i_3_n_0\
    );
\trc_rdt_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => ltssm_mem_raddr(0),
      I2 => ltssm_mem_raddr(1),
      I3 => trc_rdt_muxed1,
      I4 => \trc_rdt_reg[3]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[3]_i_1_n_0\
    );
\trc_rdt_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \trc_rdt_reg[3]_i_3_n_0\,
      I1 => \trc_rdt_reg[15]_i_6_n_0\,
      I2 => \trc_rdt_reg[3]_i_4_n_0\,
      I3 => cfg_negotiated_width_sync(3),
      I4 => ltssm_mem_raddr(1),
      I5 => ltssm_mem_raddr(0),
      O => \trc_rdt_reg[3]_i_2_n_0\
    );
\trc_rdt_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(3),
      I1 => reset_st_trc(3),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(3),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[3]_i_3_n_0\
    );
\trc_rdt_reg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^trc_addr\(14),
      I1 => \^trc_addr\(12),
      I2 => \^trc_addr\(13),
      O => \trc_rdt_reg[3]_i_4_n_0\
    );
\trc_rdt_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^trc_addr\(16),
      I1 => \^trc_addr\(15),
      I2 => \trc_rdt_reg[4]_i_2_n_0\,
      I3 => trc_rdt_muxed1,
      O => \trc_rdt_reg[4]_i_1_n_0\
    );
\trc_rdt_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFC0A0C0"
    )
        port map (
      I0 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(4),
      I1 => reset_st_trc(4),
      I2 => \^trc_addr\(13),
      I3 => \^trc_addr\(12),
      I4 => ltssm_mem_rdata(4),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[4]_i_2_n_0\
    );
\trc_rdt_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => ltssm_mem_raddr(3),
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[5]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[5]_i_1_n_0\
    );
\trc_rdt_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(5),
      I1 => reset_st_trc(5),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(5),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[5]_i_2_n_0\
    );
\trc_rdt_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \trc_rdt_reg[13]_i_2_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[6]_i_2_n_0\,
      I3 => \^trc_addr\(15),
      I4 => \^trc_addr\(16),
      O => \trc_rdt_reg[6]_i_1_n_0\
    );
\trc_rdt_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFC0A0C0"
    )
        port map (
      I0 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(6),
      I1 => reset_st_trc(6),
      I2 => \^trc_addr\(13),
      I3 => \^trc_addr\(12),
      I4 => ltssm_mem_rdata(6),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[6]_i_2_n_0\
    );
\trc_rdt_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_3_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[7]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[7]_i_1_n_0\
    );
\trc_rdt_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(7),
      I1 => reset_st_trc(7),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(7),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[7]_i_2_n_0\
    );
\trc_rdt_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => ltssm_mem_raddr(0),
      I1 => \trc_rdt_reg[8]_i_2_n_0\,
      I2 => ltssm_mem_raddr(3),
      I3 => trc_rdt_muxed1,
      I4 => \trc_rdt_reg[8]_i_3_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[8]_i_1_n_0\
    );
\trc_rdt_reg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ltssm_mem_raddr(1),
      I1 => ltssm_mem_raddr(2),
      O => \trc_rdt_reg[8]_i_2_n_0\
    );
\trc_rdt_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFC0A0C0"
    )
        port map (
      I0 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(8),
      I1 => reset_st_trc(8),
      I2 => \^trc_addr\(13),
      I3 => \^trc_addr\(12),
      I4 => ltssm_mem_rdata(8),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[8]_i_3_n_0\
    );
\trc_rdt_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \trc_rdt_reg[15]_i_3_n_0\,
      I1 => trc_rdt_muxed1,
      I2 => \trc_rdt_reg[15]_i_5_n_0\,
      I3 => \trc_rdt_reg[15]_i_6_n_0\,
      I4 => \trc_rdt_reg[9]_i_2_n_0\,
      I5 => \trc_rdt_reg[15]_i_8_n_0\,
      O => \trc_rdt_reg[9]_i_1_n_0\
    );
\trc_rdt_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFF0AACCFF"
    )
        port map (
      I0 => ltssm_mem_rdata(9),
      I1 => reset_st_trc(9),
      I2 => \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0]\(9),
      I3 => \^trc_addr\(13),
      I4 => \^trc_addr\(12),
      I5 => \^trc_addr\(14),
      O => \trc_rdt_reg[9]_i_2_n_0\
    );
\trc_rdt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[0]_i_1_n_0\,
      Q => trc_do(0),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[10]_i_1_n_0\,
      Q => trc_do(10),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[11]_i_1_n_0\,
      Q => trc_do(11),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[12]_i_1_n_0\,
      Q => trc_do(12),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[13]_i_1_n_0\,
      Q => trc_do(13),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[14]_i_1_n_0\,
      Q => trc_do(14),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[15]_i_2_n_0\,
      Q => trc_do(15),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[1]_i_1_n_0\,
      Q => trc_do(1),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[2]_i_1_n_0\,
      Q => trc_do(2),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[3]_i_1_n_0\,
      Q => trc_do(3),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[4]_i_1_n_0\,
      Q => trc_do(4),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[5]_i_1_n_0\,
      Q => trc_do(5),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[6]_i_1_n_0\,
      Q => trc_do(6),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[7]_i_1_n_0\,
      Q => trc_do(7),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[8]_i_1_n_0\,
      Q => trc_do(8),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
\trc_rdt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trc_clk,
      CE => p_1_in,
      D => \trc_rdt_reg[9]_i_1_n_0\,
      Q => trc_do(9),
      R => \trc_rdt_reg[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_brams_7x is
  port (
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    CLK : in STD_LOGIC;
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_brams_7x : entity is "pcie_7x_0_pcie_brams_7x";
end pcie_7x_0_pcie_7x_0_pcie_brams_7x;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_brams_7x is
begin
\brams[0].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_7
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
\brams[1].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_8
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(35 downto 18),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(35 downto 18),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
\brams[2].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_9
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(53 downto 36),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(17 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(53 downto 36),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
\brams[3].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_10
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(13 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(67 downto 54),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(13 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(67 downto 54),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_brams_7x_0 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 68 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_brams_7x_0 : entity is "pcie_7x_0_pcie_brams_7x";
end pcie_7x_0_pcie_7x_0_pcie_brams_7x_0;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_brams_7x_0 is
begin
\brams[0].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
\brams[1].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_1
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(35 downto 18),
      wdata(17 downto 0) => wdata(35 downto 18)
    );
\brams[2].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_2
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(17 downto 0) => rdata(53 downto 36),
      wdata(17 downto 0) => wdata(53 downto 36)
    );
\brams[3].ram\: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_7x_3
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(14 downto 0) => rdata(68 downto 54),
      wdata(14 downto 0) => wdata(68 downto 54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pipe_wrapper is
  port (
    pipe_txoutclk_out : out STD_LOGIC;
    pclk_sel_reg : out STD_LOGIC;
    CLK : out STD_LOGIC;
    mmcm_i : out STD_LOGIC;
    mmcm_i_i_1 : out STD_LOGIC;
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_chanisaligned : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resetovrd.reset_reg[4]\ : out STD_LOGIC;
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \resetovrd.reset_reg[4]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \resetovrd.reset_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pclk_sel_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pllreset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rst_idle : out STD_LOGIC;
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_i_0 : out STD_LOGIC;
    \fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rate_idle_reg2_reg : out STD_LOGIC;
    gt_rxvalid_q_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_clock_locked_reg : out STD_LOGIC;
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rate_idle_reg2_reg_0 : out STD_LOGIC;
    \FSM_onehot_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_polarity : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx0_powerdown : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_compliance : in STD_LOGIC;
    pipe_tx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_clk : in STD_LOGIC;
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    \gt_rx_status_q_reg[0]\ : in STD_LOGIC;
    \gt_rx_status_q_reg[2]\ : in STD_LOGIC;
    reg_clock_locked : in STD_LOGIC;
    \rate_reg1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rate_in_reg1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pipe_wrapper : entity is "pcie_7x_0_pipe_wrapper";
end pcie_7x_0_pcie_7x_0_pipe_wrapper;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pipe_wrapper is
  signal \^clk\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DRP_START0 : STD_LOGIC;
  signal DRP_X160 : STD_LOGIC;
  signal \^fsm_onehot_fsm_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYNC_TXPHINITDONE1 : STD_LOGIC;
  signal SYNC_TXSYNC_START0 : STD_LOGIC;
  signal done : STD_LOGIC;
  signal drp_mux_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drp_mux_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drp_mux_en : STD_LOGIC;
  signal drp_mux_we : STD_LOGIC;
  signal eq_txeq_maincursor : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal eq_txeq_postcursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal eq_txeq_precursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ext_ch_gt_drpdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ext_ch_gt_drprdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt_cpllpdrefclk : STD_LOGIC;
  signal gt_phystatus : STD_LOGIC;
  signal gt_rxcdrlock : STD_LOGIC;
  signal gt_rxpmareset_i : STD_LOGIC;
  signal gt_rxratedone : STD_LOGIC;
  signal gt_rxresetdone : STD_LOGIC;
  signal gt_rxvalid : STD_LOGIC;
  signal gt_txratedone : STD_LOGIC;
  signal gt_txresetdone : STD_LOGIC;
  signal gt_txsyncdone : STD_LOGIC;
  signal \gtp_pipe_reset.gtp_pipe_reset_i_n_0\ : STD_LOGIC;
  signal \^mmcm_i_i_1\ : STD_LOGIC;
  signal oobclk : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^pclk_sel_reg\ : STD_LOGIC;
  signal \^pclk_sel_reg_0\ : STD_LOGIC;
  signal \pipe_lane[0].pipe_sync_i_n_1\ : STD_LOGIC;
  signal \pipe_lane[0].pipe_sync_i_n_3\ : STD_LOGIC;
  signal \pipe_lane[0].pipe_user_i_n_15\ : STD_LOGIC;
  signal \pipe_lane[0].pipe_user_i_n_16\ : STD_LOGIC;
  signal \pipe_lane[0].pipe_user_i_n_20\ : STD_LOGIC;
  signal \^pipe_rst_idle\ : STD_LOGIC;
  signal \^pipe_rxdlysresetdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_rxphaligndone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_rxpmaresetdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_rxsyncdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_txdlysresetdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_txoutclk_out\ : STD_LOGIC;
  signal \^pipe_txphaligndone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pipe_txphinitdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pllreset_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rate_done : STD_LOGIC;
  signal rate_rate_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_n_reg1 : STD_LOGIC;
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of reset_n_reg1 : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of reset_n_reg1 : signal is "true";
  signal reset_n_reg2 : STD_LOGIC;
  attribute SHIFT_EXTRACT of reset_n_reg2 : signal is "NO";
  attribute async_reg of reset_n_reg2 : signal is "true";
  signal \^resetovrd.reset_reg[4]\ : STD_LOGIC;
  signal rst_gtreset : STD_LOGIC;
  signal rst_userrdy : STD_LOGIC;
  signal rxeq_adapt_done : STD_LOGIC;
  signal rxsyncallin : STD_LOGIC;
  signal rxusrclk_rst_reg2 : STD_LOGIC;
  signal sync_txdlyen : STD_LOGIC;
  signal txsync_done : STD_LOGIC;
  signal txsyncallin0 : STD_LOGIC;
  signal user_eyescanreset : STD_LOGIC;
  signal user_resetdone : STD_LOGIC;
  signal user_resetovrd : STD_LOGIC;
  signal user_rxbufreset : STD_LOGIC;
  signal user_rxcdrfreqreset : STD_LOGIC;
  signal user_rxcdrlock : STD_LOGIC;
  signal user_rxcdrreset : STD_LOGIC;
  signal user_rxpcsreset : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of cpllpd_refclk_inst : label is "PRIMITIVE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of reset_n_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of reset_n_reg1_reg : label is "yes";
  attribute SHIFT_EXTRACT of reset_n_reg1_reg : label is "NO";
  attribute ASYNC_REG_boolean of reset_n_reg2_reg : label is std.standard.true;
  attribute KEEP of reset_n_reg2_reg : label is "yes";
  attribute SHIFT_EXTRACT of reset_n_reg2_reg : label is "NO";
begin
  CLK <= \^clk\;
  D(2 downto 0) <= \^d\(2 downto 0);
  \FSM_onehot_fsm_reg[4]\(0) <= \^fsm_onehot_fsm_reg[4]\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  SR(0) <= \^sr\(0);
  ext_ch_gt_drpdo(15 downto 0) <= \^ext_ch_gt_drpdo\(15 downto 0);
  ext_ch_gt_drprdy(0) <= \^ext_ch_gt_drprdy\(0);
  mmcm_i_i_1 <= \^mmcm_i_i_1\;
  pclk_sel_reg <= \^pclk_sel_reg\;
  pclk_sel_reg_0 <= \^pclk_sel_reg_0\;
  pipe_rst_idle <= \^pipe_rst_idle\;
  pipe_rxdlysresetdone(0) <= \^pipe_rxdlysresetdone\(0);
  pipe_rxphaligndone(0) <= \^pipe_rxphaligndone\(0);
  pipe_rxpmaresetdone(0) <= \^pipe_rxpmaresetdone\(0);
  pipe_rxsyncdone(0) <= \^pipe_rxsyncdone\(0);
  pipe_txdlysresetdone(0) <= \^pipe_txdlysresetdone\(0);
  pipe_txoutclk_out <= \^pipe_txoutclk_out\;
  pipe_txphaligndone(0) <= \^pipe_txphaligndone\(0);
  pipe_txphinitdone(0) <= \^pipe_txphinitdone\(0);
  pllreset_reg(0) <= \^pllreset_reg\(0);
  \resetovrd.reset_reg[4]\ <= \^resetovrd.reset_reg[4]\;
cpllpd_refclk_inst: unisim.vcomponents.BUFG
     port map (
      I => sys_clk,
      O => gt_cpllpdrefclk
    );
\gtp_pipe_reset.gtp_pipe_reset_i\: entity work.pcie_7x_0_pcie_7x_0_gtp_pipe_reset
     port map (
      CLK => \^pclk_sel_reg\,
      Q(1) => p_0_in0_in,
      Q(0) => \^fsm_onehot_fsm_reg[4]\(0),
      SR(0) => \^sr\(0),
      SYNC_TXSYNC_START0 => SYNC_TXSYNC_START0,
      dclk_rst_reg1_reg_0 => \^clk\,
      done => done,
      gt_phystatus => gt_phystatus,
      mmcm_lock_reg1_reg_0 => \^mmcm_i_i_1\,
      \out\ => reset_n_reg2,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      pipe_rst_fsm(3 downto 0) => pipe_rst_fsm(3 downto 0),
      pipe_rst_idle => \^pipe_rst_idle\,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(0),
      pllreset_reg_0 => \^pllreset_reg\(0),
      qpll_qplllock(0) => qpll_qplllock(0),
      reset_n_reg2_reg => \gtp_pipe_reset.gtp_pipe_reset_i_n_0\,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxusrclk_rst_reg2_reg_0(0) => rxusrclk_rst_reg2,
      txsync_done => txsync_done,
      user_resetdone => user_resetdone,
      user_rxcdrlock => user_rxcdrlock
    );
\pipe_clock_int.pipe_clock_i\: entity work.pcie_7x_0_pcie_7x_0_pipe_clock
     port map (
      CLK => \^pclk_sel_reg\,
      int_pclk_sel_slave(0) => int_pclk_sel_slave(0),
      mmcm_i_0 => \^clk\,
      mmcm_i_1 => mmcm_i,
      mmcm_i_2 => mmcm_i_0,
      mmcm_i_i_1_0 => \^mmcm_i_i_1\,
      \pclk_sel_reg1_reg[0]_0\ => \^pclk_sel_reg_0\,
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_txoutclk_out => \^pipe_txoutclk_out\
    );
\pipe_lane[0].gt_wrapper_i\: entity work.pcie_7x_0_pcie_7x_0_gt_wrapper
     port map (
      CLK => \^clk\,
      D(2 downto 0) => \^d\(2 downto 0),
      DRPADDR(8 downto 0) => drp_mux_addr(8 downto 0),
      DRPDI(15 downto 0) => drp_mux_di(15 downto 0),
      Q(2 downto 0) => \^q\(4 downto 2),
      RXRATE(0) => rate_rate_0(0),
      TXMAINCURSOR(6 downto 0) => eq_txeq_maincursor(6 downto 0),
      TXPOSTCURSOR(4 downto 0) => eq_txeq_postcursor(4 downto 0),
      TXPRECURSOR(4 downto 0) => eq_txeq_precursor(4 downto 0),
      drp_mux_en => drp_mux_en,
      drp_mux_we => drp_mux_we,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      gt_phystatus => gt_phystatus,
      \gt_rx_status_q_reg[0]\ => \gt_rx_status_q_reg[0]\,
      \gt_rx_status_q_reg[2]\ => \gt_rx_status_q_reg[2]\,
      gt_rxcdrlock => gt_rxcdrlock,
      gt_rxpmareset_i => gt_rxpmareset_i,
      gt_rxratedone => gt_rxratedone,
      gt_rxresetdone => gt_rxresetdone,
      gt_rxvalid => gt_rxvalid,
      gt_rxvalid_q_reg(2 downto 0) => gt_rxvalid_q_reg(2 downto 0),
      gt_txratedone => gt_txratedone,
      gt_txresetdone => gt_txresetdone,
      gt_txsyncdone => gt_txsyncdone,
      oobclk => oobclk,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(14 downto 0),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_rx0_chanisaligned => pipe_rx0_chanisaligned,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      pipe_rxcommadet(0) => pipe_rxcommadet(0),
      pipe_rxdisperr(3 downto 0) => pipe_rxdisperr(3 downto 0),
      pipe_rxdlysresetdone(0) => \^pipe_rxdlysresetdone\(0),
      pipe_rxnotintable(3 downto 0) => pipe_rxnotintable(3 downto 0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_rxphaligndone(0) => \^pipe_rxphaligndone\(0),
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(0),
      pipe_tx0_char_is_k(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data(15 downto 0) => pipe_tx0_data(15 downto 0),
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_txdlysresetdone(0) => \^pipe_txdlysresetdone\(0),
      pipe_txinhibit(0) => pipe_txinhibit(0),
      pipe_txoutclk_out => \^pipe_txoutclk_out\,
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(0),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      qpll_qplloutclk(0) => qpll_qplloutclk(0),
      qpll_qplloutrefclk(0) => qpll_qplloutrefclk(0),
      rdy_reg1_reg => \^pclk_sel_reg\,
      \resetovrd.reset_reg[4]\ => \^resetovrd.reset_reg[4]\,
      \resetovrd.reset_reg[4]_0\(15 downto 0) => \resetovrd.reset_reg[4]_0\(15 downto 0),
      \resetovrd.reset_reg[4]_1\(1 downto 0) => \resetovrd.reset_reg[4]_1\(1 downto 0),
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      sync_txdlyen => sync_txdlyen,
      txsyncallin0 => txsyncallin0,
      user_eyescanreset => user_eyescanreset,
      user_resetovrd => user_resetovrd,
      user_rxbufreset => user_rxbufreset,
      user_rxcdrfreqreset => user_rxcdrfreqreset,
      user_rxcdrreset => user_rxcdrreset,
      user_rxpcsreset => user_rxpcsreset
    );
\pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\: entity work.pcie_7x_0_pcie_7x_0_gtp_pipe_drp
     port map (
      CLK => \^clk\,
      DRPADDR(8 downto 0) => drp_mux_addr(8 downto 0),
      DRPDI(15 downto 0) => drp_mux_di(15 downto 0),
      DRP_START0 => DRP_START0,
      DRP_X160 => DRP_X160,
      Q(2 downto 0) => \fsm_reg[2]\(2 downto 0),
      SR(0) => \^sr\(0),
      done => done,
      drp_mux_en => drp_mux_en,
      drp_mux_we => drp_mux_we,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0),
      gt_ch_drp_rdy(0) => gt_ch_drp_rdy(0)
    );
\pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\: entity work.pcie_7x_0_pcie_7x_0_gtp_pipe_rate
     port map (
      CLK => \^pclk_sel_reg\,
      DRP_START0 => DRP_START0,
      DRP_X160 => DRP_X160,
      \FSM_onehot_fsm_reg[7]_0\(2) => p_0_in0_in,
      \FSM_onehot_fsm_reg[7]_0\(1) => rate_done,
      \FSM_onehot_fsm_reg[7]_0\(0) => \^fsm_onehot_fsm_reg[4]\(0),
      Q(3 downto 0) => \fsm_reg[3]\(3 downto 0),
      RXRATE(0) => rate_rate_0(0),
      done => done,
      \fsm_reg[0]_0\ => \^pllreset_reg\(0),
      gt_phystatus => gt_phystatus,
      gt_rxratedone => gt_rxratedone,
      gt_txratedone => gt_txratedone,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      pclk_sel_reg_0 => \^pclk_sel_reg_0\,
      pipe_rxpmaresetdone(0) => \^pipe_rxpmaresetdone\(0),
      \rate_in_reg1_reg[1]_0\(1 downto 0) => \rate_in_reg1_reg[1]\(1 downto 0),
      txsync_done => txsync_done
    );
\pipe_lane[0].pipe_eq.pipe_eq_i\: entity work.pcie_7x_0_pcie_7x_0_pipe_eq
     port map (
      CLK => \^pclk_sel_reg\,
      TXMAINCURSOR(6 downto 0) => eq_txeq_maincursor(6 downto 0),
      TXPOSTCURSOR(4 downto 0) => eq_txeq_postcursor(4 downto 0),
      TXPRECURSOR(4 downto 0) => eq_txeq_precursor(4 downto 0),
      preset_done_reg => \^pllreset_reg\(0),
      rxeq_adapt_done => rxeq_adapt_done
    );
\pipe_lane[0].pipe_sync_i\: entity work.pcie_7x_0_pcie_7x_0_pipe_sync
     port map (
      CLK => \^pclk_sel_reg\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\ => \pipe_lane[0].pipe_user_i_n_15\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\ => \pipe_lane[0].pipe_user_i_n_16\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1\ => \pipe_lane[0].pipe_user_i_n_20\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0\ => p_0_in4_in,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1\ => p_1_in5_in,
      Q(5 downto 0) => \^q\(5 downto 0),
      SYNC_TXPHINITDONE1 => SYNC_TXPHINITDONE1,
      SYNC_TXSYNC_START0 => SYNC_TXSYNC_START0,
      gt_txsyncdone => gt_txsyncdone,
      mmcm_lock_reg1_reg_0 => \^mmcm_i_i_1\,
      \out\ => p_1_in_0,
      pipe_rxdlysresetdone(0) => \^pipe_rxdlysresetdone\(0),
      pipe_rxphaligndone(0) => \^pipe_rxphaligndone\(0),
      pipe_rxsyncdone(0) => \^pipe_rxsyncdone\(0),
      pipe_sync_fsm_rx(0) => pipe_sync_fsm_rx(0),
      pipe_txdlysresetdone(0) => \^pipe_txdlysresetdone\(0),
      rate_idle_reg1_reg_0(0) => \^fsm_onehot_fsm_reg[4]\(0),
      rxelecidle_reg1_reg_0 => \^resetovrd.reset_reg[4]\,
      rxphaligndone_s_reg2_reg_0 => \^pllreset_reg\(0),
      sync_txdlyen => sync_txdlyen,
      txphaligndone_reg3_reg_0 => \pipe_lane[0].pipe_sync_i_n_1\,
      txphinitdone_reg2_reg_0 => p_1_in0_in,
      txphinitdone_reg3_reg_0 => \pipe_lane[0].pipe_sync_i_n_3\,
      txsync_done => txsync_done,
      txsyncallin0 => txsyncallin0,
      user_rxcdrlock => user_rxcdrlock
    );
\pipe_lane[0].pipe_user_i\: entity work.pcie_7x_0_pcie_7x_0_pipe_user
     port map (
      CLK => \^pclk_sel_reg\,
      D(0) => \^d\(2),
      \FSM_onehot_txsync_fsm.fsm_tx_reg[4]\ => \pipe_lane[0].pipe_sync_i_n_3\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0\ => p_1_in0_in,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[5]\ => \pipe_lane[0].pipe_sync_i_n_1\,
      \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0\ => p_1_in_0,
      SR(0) => rxusrclk_rst_reg2,
      SYNC_TXPHINITDONE1 => SYNC_TXPHINITDONE1,
      gt_phystatus => gt_phystatus,
      gt_rxcdrlock => gt_rxcdrlock,
      gt_rxpmareset_i => gt_rxpmareset_i,
      gt_rxresetdone => gt_rxresetdone,
      gt_rxvalid => gt_rxvalid,
      gt_rxvalid_q_reg => \^resetovrd.reset_reg[4]\,
      gt_rxvalid_q_reg_0 => \gt_rx_status_q_reg[0]\,
      gt_txresetdone => gt_txresetdone,
      oobclk => oobclk,
      \out\ => p_1_in5_in,
      pclk_sel_reg1_reg_0 => \^pclk_sel_reg_0\,
      pipe_rst_idle => \^pipe_rst_idle\,
      pipe_rxphaligndone(0) => \^pipe_rxphaligndone\(0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_txphaligndone(0) => \^pipe_txphaligndone\(0),
      pipe_txphinitdone(0) => \^pipe_txphinitdone\(0),
      rate_done_reg1_reg_0(1) => rate_done,
      rate_done_reg1_reg_0(0) => \^fsm_onehot_fsm_reg[4]\(0),
      rate_idle_reg2_reg_0 => rate_idle_reg2_reg,
      rate_idle_reg2_reg_1 => rate_idle_reg2_reg_0,
      reg_clock_locked => reg_clock_locked,
      reg_clock_locked_reg => reg_clock_locked_reg,
      rxeq_adapt_done => rxeq_adapt_done,
      rxeq_adapt_done_reg2_reg_0 => \^pllreset_reg\(0),
      rxsyncallin => rxsyncallin,
      txcompliance_reg2_reg_0 => p_0_in4_in,
      txcompliance_reg2_reg_1 => \pipe_lane[0].pipe_user_i_n_15\,
      txcompliance_reg2_reg_2 => \pipe_lane[0].pipe_user_i_n_16\,
      txelecidle_reg2_reg_0 => \pipe_lane[0].pipe_user_i_n_20\,
      txsyncallin0 => txsyncallin0,
      user_eyescanreset => user_eyescanreset,
      user_resetdone => user_resetdone,
      user_resetovrd => user_resetovrd,
      user_rxbufreset => user_rxbufreset,
      user_rxcdrfreqreset => user_rxcdrfreqreset,
      user_rxcdrlock => user_rxcdrlock,
      user_rxcdrreset => user_rxcdrreset,
      user_rxpcsreset => user_rxpcsreset
    );
\qpll_reset.qpll_reset_i\: entity work.pcie_7x_0_pcie_7x_0_qpll_reset
     port map (
      CLK => \^pclk_sel_reg\,
      \FSM_onehot_fsm_reg[7]_0\(1 downto 0) => \FSM_onehot_fsm_reg[7]\(1 downto 0),
      mmcm_lock_reg1_reg_0 => \gtp_pipe_reset.gtp_pipe_reset_i_n_0\,
      mmcm_lock_reg1_reg_1 => \^mmcm_i_i_1\,
      pipe_qrst_fsm(3 downto 0) => pipe_qrst_fsm(3 downto 0),
      qpll_drp_done(0) => qpll_drp_done(0),
      qpll_qplllock(0) => qpll_qplllock(0),
      \rate_reg1_reg[1]_0\(1 downto 0) => \rate_reg1_reg[1]\(1 downto 0)
    );
reset_n_reg1_reg: unisim.vcomponents.FDCE
     port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      CLR => sys_rst,
      D => '1',
      Q => reset_n_reg1
    );
reset_n_reg2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      CLR => sys_rst,
      D => reset_n_reg1,
      Q => reset_n_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end pcie_7x_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.pcie_7x_0_blk_mem_gen_prim_width
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\pcie_7x_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31\ : entity is "blk_mem_gen_generic_cstr";
end \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31\ is
begin
\ramloop[0].ram.r\: entity work.\pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end pcie_7x_0_fifo_generator_ramfifo;

architecture STRUCTURE of pcie_7x_0_fifo_generator_ramfifo is
  signal dm_rd_en : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\pcie_7x_0_clk_x_pntrs__xdcDup__1\
     port map (
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      \dest_graysync_ff_reg[1][7]\ => \gpr1.dout_i_reg[0]\,
      \out\ => \^out\,
      p_0_out_0(7 downto 0) => p_0_out_0(7 downto 0),
      p_13_out(7 downto 0) => p_13_out(7 downto 0),
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      s_dclk_o => s_dclk_o,
      tx_fifo_wr => tx_fifo_wr,
      wr_pntr_plus2(7 downto 0) => wr_pntr_plus2(7 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.pcie_7x_0_rd_logic
     port map (
      E(0) => p_6_out,
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_reg[0]\ => \gpr1.dout_i_reg[0]\,
      p_0_out_0(7 downto 0) => p_0_out_0(7 downto 0),
      tx_fifo_read_en => tx_fifo_read_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.pcie_7x_0_wr_logic
     port map (
      \gic0.gc0.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gic0.gc0.count_d2_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \out\ => \^out\,
      p_13_out(7 downto 0) => p_13_out(7 downto 0),
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      s_dclk_o => s_dclk_o,
      tx_fifo_wr => tx_fifo_wr,
      wr_pntr_plus2(7 downto 0) => wr_pntr_plus2(7 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.pcie_7x_0_memory
     port map (
      E(0) => p_6_out,
      Q(31 downto 0) => Q(31 downto 0),
      dm_rd_en => dm_rd_en,
      \goreg_dm.dout_i_reg[31]_0\(31 downto 0) => \goreg_dm.dout_i_reg[31]\(31 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[31]\ => \gntv_or_sync_fifo.gl0.wr_n_9\,
      \gpr1.dout_i_reg[31]_0\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gpr1.dout_i_reg[31]_1\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i_reg[31]_2\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      p_0_out_0(7 downto 0) => p_0_out_0(7 downto 0),
      p_13_out(5 downto 0) => p_13_out(5 downto 0),
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_gt_top is
  port (
    pipe_txoutclk_out : out STD_LOGIC;
    CLK : out STD_LOGIC;
    mmcm_i : out STD_LOGIC;
    mmcm_i_0 : out STD_LOGIC;
    mmcm_i_i_1 : out STD_LOGIC;
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_chanisaligned : out STD_LOGIC;
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pclk_sel_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pllreset_reg : out STD_LOGIC;
    pipe_rst_idle : out STD_LOGIC;
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_valid_gt : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    sys_rst_n : out STD_LOGIC;
    \gt_rxdata_q_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gt_rx_status_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rx0_polarity : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    pipe_tx0_elec_idle : in STD_LOGIC;
    pipe_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_tx0_powerdown : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_compliance : in STD_LOGIC;
    pipe_tx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_clk : in STD_LOGIC;
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    \rate_reg1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rate_in_reg1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_ltssm_state : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_gt_top : entity is "pcie_7x_0_gt_top";
end pcie_7x_0_pcie_7x_0_gt_top;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_gt_top is
  signal \^clk\ : STD_LOGIC;
  signal \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19\ : STD_LOGIC;
  signal phy_rdy_n : STD_LOGIC;
  signal \^pipe_rx0_valid_gt\ : STD_LOGIC;
  signal pipe_wrapper_i_n_104 : STD_LOGIC;
  signal pipe_wrapper_i_n_105 : STD_LOGIC;
  signal pipe_wrapper_i_n_106 : STD_LOGIC;
  signal pipe_wrapper_i_n_107 : STD_LOGIC;
  signal pipe_wrapper_i_n_108 : STD_LOGIC;
  signal pipe_wrapper_i_n_113 : STD_LOGIC;
  signal pipe_wrapper_i_n_12 : STD_LOGIC;
  signal pipe_wrapper_i_n_58 : STD_LOGIC;
  signal pipe_wrapper_i_n_59 : STD_LOGIC;
  signal pipe_wrapper_i_n_60 : STD_LOGIC;
  signal pipe_wrapper_i_n_61 : STD_LOGIC;
  signal pipe_wrapper_i_n_62 : STD_LOGIC;
  signal pipe_wrapper_i_n_63 : STD_LOGIC;
  signal pipe_wrapper_i_n_64 : STD_LOGIC;
  signal pipe_wrapper_i_n_65 : STD_LOGIC;
  signal pipe_wrapper_i_n_66 : STD_LOGIC;
  signal pipe_wrapper_i_n_67 : STD_LOGIC;
  signal pipe_wrapper_i_n_68 : STD_LOGIC;
  signal pipe_wrapper_i_n_69 : STD_LOGIC;
  signal pipe_wrapper_i_n_70 : STD_LOGIC;
  signal pipe_wrapper_i_n_71 : STD_LOGIC;
  signal pipe_wrapper_i_n_72 : STD_LOGIC;
  signal pipe_wrapper_i_n_73 : STD_LOGIC;
  signal pipe_wrapper_i_n_74 : STD_LOGIC;
  signal pipe_wrapper_i_n_75 : STD_LOGIC;
  signal pipe_wrapper_i_n_96 : STD_LOGIC;
  signal pl_ltssm_state_q : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reg_clock_locked : STD_LOGIC;
begin
  CLK <= \^clk\;
  pipe_rx0_valid_gt <= \^pipe_rx0_valid_gt\;
\gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\: entity work.pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x
     port map (
      D(1) => pipe_wrapper_i_n_74,
      D(0) => pipe_wrapper_i_n_75,
      Q(15 downto 0) => \gt_rxdata_q_reg[15]\(15 downto 0),
      SR(0) => phy_rdy_n,
      gt_rx_phy_status_q_reg_0 => \^clk\,
      gt_rx_phy_status_q_reg_1 => pipe_wrapper_i_n_113,
      \gt_rx_status_q_reg[2]_0\(2 downto 0) => \gt_rx_status_q_reg[2]\(2 downto 0),
      \gt_rx_status_q_reg[2]_1\(5 downto 0) => pl_ltssm_state_q(5 downto 0),
      \gt_rx_status_q_reg[2]_2\(2) => pipe_wrapper_i_n_105,
      \gt_rx_status_q_reg[2]_2\(1) => pipe_wrapper_i_n_106,
      \gt_rx_status_q_reg[2]_2\(0) => pipe_wrapper_i_n_107,
      \gt_rxdata_q_reg[15]_0\(15) => pipe_wrapper_i_n_58,
      \gt_rxdata_q_reg[15]_0\(14) => pipe_wrapper_i_n_59,
      \gt_rxdata_q_reg[15]_0\(13) => pipe_wrapper_i_n_60,
      \gt_rxdata_q_reg[15]_0\(12) => pipe_wrapper_i_n_61,
      \gt_rxdata_q_reg[15]_0\(11) => pipe_wrapper_i_n_62,
      \gt_rxdata_q_reg[15]_0\(10) => pipe_wrapper_i_n_63,
      \gt_rxdata_q_reg[15]_0\(9) => pipe_wrapper_i_n_64,
      \gt_rxdata_q_reg[15]_0\(8) => pipe_wrapper_i_n_65,
      \gt_rxdata_q_reg[15]_0\(7) => pipe_wrapper_i_n_66,
      \gt_rxdata_q_reg[15]_0\(6) => pipe_wrapper_i_n_67,
      \gt_rxdata_q_reg[15]_0\(5) => pipe_wrapper_i_n_68,
      \gt_rxdata_q_reg[15]_0\(4) => pipe_wrapper_i_n_69,
      \gt_rxdata_q_reg[15]_0\(3) => pipe_wrapper_i_n_70,
      \gt_rxdata_q_reg[15]_0\(2) => pipe_wrapper_i_n_71,
      \gt_rxdata_q_reg[15]_0\(1) => pipe_wrapper_i_n_72,
      \gt_rxdata_q_reg[15]_0\(0) => pipe_wrapper_i_n_73,
      gt_rxelecidle_q_reg_0 => pipe_wrapper_i_n_12,
      gt_rxvalid_q_reg_0 => \^pipe_rx0_valid_gt\,
      gt_rxvalid_q_reg_1 => pipe_wrapper_i_n_104,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      \pl_ltssm_state_q_reg[5]\ => \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19\
    );
pcie_block_i_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_rdy_n,
      O => sys_rst_n
    );
phy_rdy_n_int_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pipe_wrapper_i_n_108,
      Q => phy_rdy_n,
      R => '0'
    );
pipe_wrapper_i: entity work.pcie_7x_0_pcie_7x_0_pipe_wrapper
     port map (
      CLK => mmcm_i,
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_fsm_reg[4]\(0) => \FSM_onehot_fsm_reg[4]\(0),
      \FSM_onehot_fsm_reg[7]\(1 downto 0) => \FSM_onehot_fsm_reg[7]\(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => ext_ch_gt_drprdy(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0),
      \fsm_reg[2]\(2 downto 0) => \fsm_reg[2]\(2 downto 0),
      \fsm_reg[3]\(3 downto 0) => \fsm_reg[3]\(3 downto 0),
      gt_ch_drp_rdy(0) => gt_ch_drp_rdy(0),
      \gt_rx_status_q_reg[0]\ => \^pipe_rx0_valid_gt\,
      \gt_rx_status_q_reg[2]\ => \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19\,
      gt_rxvalid_q_reg(2) => pipe_wrapper_i_n_105,
      gt_rxvalid_q_reg(1) => pipe_wrapper_i_n_106,
      gt_rxvalid_q_reg(0) => pipe_wrapper_i_n_107,
      int_pclk_sel_slave(0) => int_pclk_sel_slave(0),
      mmcm_i => mmcm_i_0,
      mmcm_i_0 => pipe_wrapper_i_n_96,
      mmcm_i_i_1 => mmcm_i_i_1,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pclk_sel_reg => \^clk\,
      pclk_sel_reg_0 => pclk_sel_reg,
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(14 downto 0),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_qrst_fsm(3 downto 0) => pipe_qrst_fsm(3 downto 0),
      pipe_rst_fsm(3 downto 0) => pipe_rst_fsm(3 downto 0),
      pipe_rst_idle => pipe_rst_idle,
      pipe_rx0_chanisaligned => pipe_rx0_chanisaligned,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      pipe_rxcommadet(0) => pipe_rxcommadet(0),
      pipe_rxdisperr(3 downto 0) => pipe_rxdisperr(3 downto 0),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(0),
      pipe_rxnotintable(3 downto 0) => pipe_rxnotintable(3 downto 0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_rxphaligndone(0) => pipe_rxphaligndone(0),
      pipe_rxpmaresetdone(0) => pipe_rxpmaresetdone(0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxsyncdone(0) => pipe_rxsyncdone(0),
      pipe_sync_fsm_rx(0) => pipe_sync_fsm_rx(0),
      pipe_tx0_char_is_k(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data(15 downto 0) => pipe_tx0_data(15 downto 0),
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(0),
      pipe_txinhibit(0) => pipe_txinhibit(0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pipe_txphaligndone(0) => pipe_txphaligndone(0),
      pipe_txphinitdone(0) => pipe_txphinitdone(0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      pllreset_reg(0) => pllreset_reg,
      qpll_drp_done(0) => qpll_drp_done(0),
      qpll_qplllock(0) => qpll_qplllock(0),
      qpll_qplloutclk(0) => qpll_qplloutclk(0),
      qpll_qplloutrefclk(0) => qpll_qplloutrefclk(0),
      rate_idle_reg2_reg => pipe_wrapper_i_n_104,
      rate_idle_reg2_reg_0 => pipe_wrapper_i_n_113,
      \rate_in_reg1_reg[1]\(1 downto 0) => \rate_in_reg1_reg[1]\(1 downto 0),
      \rate_reg1_reg[1]\(1 downto 0) => \rate_reg1_reg[1]\(1 downto 0),
      reg_clock_locked => reg_clock_locked,
      reg_clock_locked_reg => pipe_wrapper_i_n_108,
      \resetovrd.reset_reg[4]\ => pipe_wrapper_i_n_12,
      \resetovrd.reset_reg[4]_0\(15) => pipe_wrapper_i_n_58,
      \resetovrd.reset_reg[4]_0\(14) => pipe_wrapper_i_n_59,
      \resetovrd.reset_reg[4]_0\(13) => pipe_wrapper_i_n_60,
      \resetovrd.reset_reg[4]_0\(12) => pipe_wrapper_i_n_61,
      \resetovrd.reset_reg[4]_0\(11) => pipe_wrapper_i_n_62,
      \resetovrd.reset_reg[4]_0\(10) => pipe_wrapper_i_n_63,
      \resetovrd.reset_reg[4]_0\(9) => pipe_wrapper_i_n_64,
      \resetovrd.reset_reg[4]_0\(8) => pipe_wrapper_i_n_65,
      \resetovrd.reset_reg[4]_0\(7) => pipe_wrapper_i_n_66,
      \resetovrd.reset_reg[4]_0\(6) => pipe_wrapper_i_n_67,
      \resetovrd.reset_reg[4]_0\(5) => pipe_wrapper_i_n_68,
      \resetovrd.reset_reg[4]_0\(4) => pipe_wrapper_i_n_69,
      \resetovrd.reset_reg[4]_0\(3) => pipe_wrapper_i_n_70,
      \resetovrd.reset_reg[4]_0\(2) => pipe_wrapper_i_n_71,
      \resetovrd.reset_reg[4]_0\(1) => pipe_wrapper_i_n_72,
      \resetovrd.reset_reg[4]_0\(0) => pipe_wrapper_i_n_73,
      \resetovrd.reset_reg[4]_1\(1) => pipe_wrapper_i_n_74,
      \resetovrd.reset_reg[4]_1\(0) => pipe_wrapper_i_n_75,
      sys_clk => sys_clk,
      sys_rst => sys_rst
    );
\pl_ltssm_state_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(0),
      Q => pl_ltssm_state_q(0)
    );
\pl_ltssm_state_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(1),
      Q => pl_ltssm_state_q(1)
    );
\pl_ltssm_state_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(2),
      Q => pl_ltssm_state_q(2)
    );
\pl_ltssm_state_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(3),
      Q => pl_ltssm_state_q(3)
    );
\pl_ltssm_state_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(4),
      Q => pl_ltssm_state_q(4)
    );
\pl_ltssm_state_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => pl_ltssm_state(5),
      Q => pl_ltssm_state_q(5)
    );
reg_clock_locked_reg: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => pipe_wrapper_i_n_96,
      D => '1',
      Q => reg_clock_locked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_bram_top_7x is
  port (
    rdata : out STD_LOGIC_VECTOR ( 68 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    CLK : in STD_LOGIC;
    mim_tx_wen : in STD_LOGIC;
    mim_tx_ren : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 68 downto 0 );
    mim_rx_wen : in STD_LOGIC;
    mim_rx_ren : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\ : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_bram_top_7x : entity is "pcie_7x_0_pcie_bram_top_7x";
end pcie_7x_0_pcie_7x_0_pcie_bram_top_7x;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_bram_top_7x is
begin
pcie_brams_rx: entity work.pcie_7x_0_pcie_7x_0_pcie_brams_7x
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(67 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(67 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(67 downto 0) => \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(67 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen
    );
pcie_brams_tx: entity work.pcie_7x_0_pcie_7x_0_pcie_brams_7x_0
     port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(68 downto 0) => rdata(68 downto 0),
      wdata(68 downto 0) => wdata(68 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end pcie_7x_0_blk_mem_gen_top;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.pcie_7x_0_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \pcie_7x_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_top__parameterized0_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_top__parameterized0_30\ : entity is "blk_mem_gen_top";
end \pcie_7x_0_blk_mem_gen_top__parameterized0_30\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_top__parameterized0_30\ is
begin
\valid.cstr\: entity work.\pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_fifo_generator_top : entity is "fifo_generator_top";
end pcie_7x_0_fifo_generator_top;

architecture STRUCTURE of pcie_7x_0_fifo_generator_top is
begin
\grf.rf\: entity work.pcie_7x_0_fifo_generator_ramfifo
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \goreg_dm.dout_i_reg[31]\(31 downto 0) => \goreg_dm.dout_i_reg[31]\(31 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \out\ => \out\,
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o,
      tx_fifo_read_en => tx_fifo_read_en,
      tx_fifo_wr => tx_fifo_wr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_7x is
  port (
    src_in : out STD_LOGIC;
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    trn_in_packet_reg : out STD_LOGIC;
    trn_reof : out STD_LOGIC;
    trn_rsof : out STD_LOGIC;
    trn_rsrc_dsc : out STD_LOGIC;
    ppm_L1_thrtl_reg : out STD_LOGIC;
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ : out STD_LOGIC;
    cfg_to_turnoff : out STD_LOGIC;
    user_reset_int_reg : out STD_LOGIC;
    dsc_detect : out STD_LOGIC;
    rsrc_rdy_filtered : out STD_LOGIC;
    trn_rsrc_dsc_prev0 : out STD_LOGIC;
    tcfg_req_trig : out STD_LOGIC;
    trn_tcfg_req : out STD_LOGIC;
    gt_rxelecidle_q_reg : out STD_LOGIC;
    trn_tbuf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tbuf_av_min_trig : out STD_LOGIC;
    lnk_up_thrtl_reg : out STD_LOGIC;
    trn_tdst_rdy : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    pipe_rx0_polarity : out STD_LOGIC;
    pipe_tx0_compliance : out STD_LOGIC;
    pipe_tx0_elec_idle : out STD_LOGIC;
    pipe_tx_deemph : out STD_LOGIC;
    pipe_tx_rate : out STD_LOGIC;
    pipe_tx_rcvr_det : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    trn_lnk_up : out STD_LOGIC;
    trn_recrc_err : out STD_LOGIC;
    trn_rerrfwd : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_rxelecidle_q_reg_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx0_powerdown : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_rxelecidle_q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    trn_rbar_hit : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_trn_pending : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC;
    trn_in_packet : in STD_LOGIC;
    trn_rdst_rdy : in STD_LOGIC;
    ppm_L1_trig : in STD_LOGIC;
    ppm_L1_thrtl : in STD_LOGIC;
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\ : in STD_LOGIC;
    bridge_reset_int : in STD_LOGIC;
    pl_phy_lnk_up : in STD_LOGIC;
    trn_rsrc_dsc_d : in STD_LOGIC;
    reg_dsc_detect : in STD_LOGIC;
    reg_tcfg_gnt : in STD_LOGIC;
    lnk_up_thrtl : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    cfg_pm_turnoff_ok_n : in STD_LOGIC;
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    cfg_interrupt_msienable_0 : in STD_LOGIC;
    pipe_rx0_chanisaligned : in STD_LOGIC;
    pipe_rx0_elec_idle : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    trn_tcfg_gnt : in STD_LOGIC;
    cfg_interrupt_msienable_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trn_teof : in STD_LOGIC;
    trn_tsof : in STD_LOGIC;
    trn_tsrc_rdy : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    trn_td : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trn_trem : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx0_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_7x : entity is "pcie_7x_0_pcie_7x";
end pcie_7x_0_pcie_7x_0_pcie_7x;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_7x is
  signal cfg_err_aer_headerlog_set_n : STD_LOGIC;
  signal cfg_err_cpl_rdy_n : STD_LOGIC;
  signal cfg_interrupt_rdy_n : STD_LOGIC;
  signal cfg_mgmt_rd_wr_done_n : STD_LOGIC;
  signal \^cfg_msg_received\ : STD_LOGIC;
  signal \^cfg_pcie_link_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_received_func_lvl_rst_n : STD_LOGIC;
  signal \^cfg_to_turnoff\ : STD_LOGIC;
  signal mim_rx_raddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mim_rx_rdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal mim_rx_ren : STD_LOGIC;
  signal mim_rx_waddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mim_rx_wdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal mim_rx_wen : STD_LOGIC;
  signal mim_tx_raddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mim_tx_rdata : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal mim_tx_ren : STD_LOGIC;
  signal mim_tx_waddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mim_tx_wdata : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal mim_tx_wen : STD_LOGIC;
  signal pcie_block_i_i_10_n_0 : STD_LOGIC;
  signal pcie_block_i_i_11_n_0 : STD_LOGIC;
  signal pcie_block_i_i_12_n_0 : STD_LOGIC;
  signal pcie_block_i_i_13_n_0 : STD_LOGIC;
  signal pcie_block_i_i_14_n_0 : STD_LOGIC;
  signal pcie_block_i_i_15_n_0 : STD_LOGIC;
  signal pcie_block_i_i_16_n_0 : STD_LOGIC;
  signal pcie_block_i_i_17_n_0 : STD_LOGIC;
  signal pcie_block_i_i_18_n_0 : STD_LOGIC;
  signal pcie_block_i_i_19_n_0 : STD_LOGIC;
  signal pcie_block_i_i_1_n_0 : STD_LOGIC;
  signal pcie_block_i_i_20_n_0 : STD_LOGIC;
  signal pcie_block_i_i_21_n_0 : STD_LOGIC;
  signal pcie_block_i_i_22_n_0 : STD_LOGIC;
  signal pcie_block_i_i_23_n_0 : STD_LOGIC;
  signal pcie_block_i_i_24_n_0 : STD_LOGIC;
  signal pcie_block_i_i_25_n_0 : STD_LOGIC;
  signal pcie_block_i_i_27_n_0 : STD_LOGIC;
  signal pcie_block_i_i_28_n_0 : STD_LOGIC;
  signal pcie_block_i_i_2_n_0 : STD_LOGIC;
  signal pcie_block_i_i_3_n_0 : STD_LOGIC;
  signal pcie_block_i_i_4_n_0 : STD_LOGIC;
  signal pcie_block_i_i_5_n_0 : STD_LOGIC;
  signal pcie_block_i_i_6_n_0 : STD_LOGIC;
  signal pcie_block_i_i_7_n_0 : STD_LOGIC;
  signal pcie_block_i_i_8_n_0 : STD_LOGIC;
  signal pcie_block_i_i_9_n_0 : STD_LOGIC;
  signal pcie_block_i_n_100 : STD_LOGIC;
  signal pcie_block_i_n_101 : STD_LOGIC;
  signal pcie_block_i_n_102 : STD_LOGIC;
  signal pcie_block_i_n_103 : STD_LOGIC;
  signal pcie_block_i_n_104 : STD_LOGIC;
  signal pcie_block_i_n_105 : STD_LOGIC;
  signal pcie_block_i_n_106 : STD_LOGIC;
  signal pcie_block_i_n_107 : STD_LOGIC;
  signal pcie_block_i_n_108 : STD_LOGIC;
  signal pcie_block_i_n_1097 : STD_LOGIC;
  signal pcie_block_i_n_1098 : STD_LOGIC;
  signal pcie_block_i_n_1099 : STD_LOGIC;
  signal pcie_block_i_n_1100 : STD_LOGIC;
  signal pcie_block_i_n_1101 : STD_LOGIC;
  signal pcie_block_i_n_1102 : STD_LOGIC;
  signal pcie_block_i_n_1103 : STD_LOGIC;
  signal pcie_block_i_n_1143 : STD_LOGIC;
  signal pcie_block_i_n_140 : STD_LOGIC;
  signal pcie_block_i_n_141 : STD_LOGIC;
  signal pcie_block_i_n_142 : STD_LOGIC;
  signal pcie_block_i_n_143 : STD_LOGIC;
  signal pcie_block_i_n_144 : STD_LOGIC;
  signal pcie_block_i_n_145 : STD_LOGIC;
  signal pcie_block_i_n_146 : STD_LOGIC;
  signal pcie_block_i_n_155 : STD_LOGIC;
  signal pcie_block_i_n_156 : STD_LOGIC;
  signal pcie_block_i_n_157 : STD_LOGIC;
  signal pcie_block_i_n_158 : STD_LOGIC;
  signal pcie_block_i_n_159 : STD_LOGIC;
  signal pcie_block_i_n_160 : STD_LOGIC;
  signal pcie_block_i_n_169 : STD_LOGIC;
  signal pcie_block_i_n_172 : STD_LOGIC;
  signal pcie_block_i_n_173 : STD_LOGIC;
  signal pcie_block_i_n_174 : STD_LOGIC;
  signal pcie_block_i_n_175 : STD_LOGIC;
  signal pcie_block_i_n_176 : STD_LOGIC;
  signal pcie_block_i_n_177 : STD_LOGIC;
  signal pcie_block_i_n_178 : STD_LOGIC;
  signal pcie_block_i_n_179 : STD_LOGIC;
  signal pcie_block_i_n_180 : STD_LOGIC;
  signal pcie_block_i_n_181 : STD_LOGIC;
  signal pcie_block_i_n_182 : STD_LOGIC;
  signal pcie_block_i_n_183 : STD_LOGIC;
  signal pcie_block_i_n_184 : STD_LOGIC;
  signal pcie_block_i_n_185 : STD_LOGIC;
  signal pcie_block_i_n_186 : STD_LOGIC;
  signal pcie_block_i_n_187 : STD_LOGIC;
  signal pcie_block_i_n_188 : STD_LOGIC;
  signal pcie_block_i_n_189 : STD_LOGIC;
  signal pcie_block_i_n_190 : STD_LOGIC;
  signal pcie_block_i_n_191 : STD_LOGIC;
  signal pcie_block_i_n_192 : STD_LOGIC;
  signal pcie_block_i_n_193 : STD_LOGIC;
  signal pcie_block_i_n_194 : STD_LOGIC;
  signal pcie_block_i_n_195 : STD_LOGIC;
  signal pcie_block_i_n_610 : STD_LOGIC;
  signal pcie_block_i_n_611 : STD_LOGIC;
  signal pcie_block_i_n_618 : STD_LOGIC;
  signal pcie_block_i_n_619 : STD_LOGIC;
  signal pcie_block_i_n_687 : STD_LOGIC;
  signal pcie_block_i_n_688 : STD_LOGIC;
  signal pcie_block_i_n_689 : STD_LOGIC;
  signal pcie_block_i_n_690 : STD_LOGIC;
  signal pcie_block_i_n_691 : STD_LOGIC;
  signal pcie_block_i_n_704 : STD_LOGIC;
  signal pcie_block_i_n_705 : STD_LOGIC;
  signal pcie_block_i_n_706 : STD_LOGIC;
  signal pcie_block_i_n_707 : STD_LOGIC;
  signal pcie_block_i_n_708 : STD_LOGIC;
  signal pcie_block_i_n_709 : STD_LOGIC;
  signal pcie_block_i_n_710 : STD_LOGIC;
  signal pcie_block_i_n_711 : STD_LOGIC;
  signal pcie_block_i_n_712 : STD_LOGIC;
  signal pcie_block_i_n_713 : STD_LOGIC;
  signal pcie_block_i_n_714 : STD_LOGIC;
  signal pcie_block_i_n_715 : STD_LOGIC;
  signal pcie_block_i_n_716 : STD_LOGIC;
  signal pcie_block_i_n_717 : STD_LOGIC;
  signal pcie_block_i_n_718 : STD_LOGIC;
  signal pcie_block_i_n_719 : STD_LOGIC;
  signal pcie_block_i_n_72 : STD_LOGIC;
  signal pcie_block_i_n_720 : STD_LOGIC;
  signal pcie_block_i_n_721 : STD_LOGIC;
  signal pcie_block_i_n_722 : STD_LOGIC;
  signal pcie_block_i_n_723 : STD_LOGIC;
  signal pcie_block_i_n_724 : STD_LOGIC;
  signal pcie_block_i_n_725 : STD_LOGIC;
  signal pcie_block_i_n_726 : STD_LOGIC;
  signal pcie_block_i_n_727 : STD_LOGIC;
  signal pcie_block_i_n_728 : STD_LOGIC;
  signal pcie_block_i_n_729 : STD_LOGIC;
  signal pcie_block_i_n_730 : STD_LOGIC;
  signal pcie_block_i_n_731 : STD_LOGIC;
  signal pcie_block_i_n_732 : STD_LOGIC;
  signal pcie_block_i_n_733 : STD_LOGIC;
  signal pcie_block_i_n_734 : STD_LOGIC;
  signal pcie_block_i_n_735 : STD_LOGIC;
  signal pcie_block_i_n_736 : STD_LOGIC;
  signal pcie_block_i_n_737 : STD_LOGIC;
  signal pcie_block_i_n_738 : STD_LOGIC;
  signal pcie_block_i_n_739 : STD_LOGIC;
  signal pcie_block_i_n_740 : STD_LOGIC;
  signal pcie_block_i_n_741 : STD_LOGIC;
  signal pcie_block_i_n_742 : STD_LOGIC;
  signal pcie_block_i_n_743 : STD_LOGIC;
  signal pcie_block_i_n_744 : STD_LOGIC;
  signal pcie_block_i_n_745 : STD_LOGIC;
  signal pcie_block_i_n_746 : STD_LOGIC;
  signal pcie_block_i_n_747 : STD_LOGIC;
  signal pcie_block_i_n_748 : STD_LOGIC;
  signal pcie_block_i_n_749 : STD_LOGIC;
  signal pcie_block_i_n_75 : STD_LOGIC;
  signal pcie_block_i_n_750 : STD_LOGIC;
  signal pcie_block_i_n_751 : STD_LOGIC;
  signal pcie_block_i_n_752 : STD_LOGIC;
  signal pcie_block_i_n_753 : STD_LOGIC;
  signal pcie_block_i_n_754 : STD_LOGIC;
  signal pcie_block_i_n_755 : STD_LOGIC;
  signal pcie_block_i_n_756 : STD_LOGIC;
  signal pcie_block_i_n_757 : STD_LOGIC;
  signal pcie_block_i_n_758 : STD_LOGIC;
  signal pcie_block_i_n_759 : STD_LOGIC;
  signal pcie_block_i_n_76 : STD_LOGIC;
  signal pcie_block_i_n_760 : STD_LOGIC;
  signal pcie_block_i_n_761 : STD_LOGIC;
  signal pcie_block_i_n_762 : STD_LOGIC;
  signal pcie_block_i_n_763 : STD_LOGIC;
  signal pcie_block_i_n_764 : STD_LOGIC;
  signal pcie_block_i_n_765 : STD_LOGIC;
  signal pcie_block_i_n_766 : STD_LOGIC;
  signal pcie_block_i_n_767 : STD_LOGIC;
  signal pcie_block_i_n_768 : STD_LOGIC;
  signal pcie_block_i_n_769 : STD_LOGIC;
  signal pcie_block_i_n_77 : STD_LOGIC;
  signal pcie_block_i_n_770 : STD_LOGIC;
  signal pcie_block_i_n_771 : STD_LOGIC;
  signal pcie_block_i_n_772 : STD_LOGIC;
  signal pcie_block_i_n_773 : STD_LOGIC;
  signal pcie_block_i_n_774 : STD_LOGIC;
  signal pcie_block_i_n_775 : STD_LOGIC;
  signal pcie_block_i_n_776 : STD_LOGIC;
  signal pcie_block_i_n_777 : STD_LOGIC;
  signal pcie_block_i_n_778 : STD_LOGIC;
  signal pcie_block_i_n_779 : STD_LOGIC;
  signal pcie_block_i_n_78 : STD_LOGIC;
  signal pcie_block_i_n_780 : STD_LOGIC;
  signal pcie_block_i_n_781 : STD_LOGIC;
  signal pcie_block_i_n_782 : STD_LOGIC;
  signal pcie_block_i_n_783 : STD_LOGIC;
  signal pcie_block_i_n_784 : STD_LOGIC;
  signal pcie_block_i_n_785 : STD_LOGIC;
  signal pcie_block_i_n_786 : STD_LOGIC;
  signal pcie_block_i_n_787 : STD_LOGIC;
  signal pcie_block_i_n_788 : STD_LOGIC;
  signal pcie_block_i_n_789 : STD_LOGIC;
  signal pcie_block_i_n_790 : STD_LOGIC;
  signal pcie_block_i_n_791 : STD_LOGIC;
  signal pcie_block_i_n_792 : STD_LOGIC;
  signal pcie_block_i_n_793 : STD_LOGIC;
  signal pcie_block_i_n_794 : STD_LOGIC;
  signal pcie_block_i_n_795 : STD_LOGIC;
  signal pcie_block_i_n_796 : STD_LOGIC;
  signal pcie_block_i_n_797 : STD_LOGIC;
  signal pcie_block_i_n_798 : STD_LOGIC;
  signal pcie_block_i_n_799 : STD_LOGIC;
  signal pcie_block_i_n_800 : STD_LOGIC;
  signal pcie_block_i_n_801 : STD_LOGIC;
  signal pcie_block_i_n_802 : STD_LOGIC;
  signal pcie_block_i_n_803 : STD_LOGIC;
  signal pcie_block_i_n_804 : STD_LOGIC;
  signal pcie_block_i_n_805 : STD_LOGIC;
  signal pcie_block_i_n_806 : STD_LOGIC;
  signal pcie_block_i_n_807 : STD_LOGIC;
  signal pcie_block_i_n_808 : STD_LOGIC;
  signal pcie_block_i_n_809 : STD_LOGIC;
  signal pcie_block_i_n_810 : STD_LOGIC;
  signal pcie_block_i_n_811 : STD_LOGIC;
  signal pcie_block_i_n_812 : STD_LOGIC;
  signal pcie_block_i_n_813 : STD_LOGIC;
  signal pcie_block_i_n_814 : STD_LOGIC;
  signal pcie_block_i_n_815 : STD_LOGIC;
  signal pcie_block_i_n_816 : STD_LOGIC;
  signal pcie_block_i_n_817 : STD_LOGIC;
  signal pcie_block_i_n_818 : STD_LOGIC;
  signal pcie_block_i_n_819 : STD_LOGIC;
  signal pcie_block_i_n_820 : STD_LOGIC;
  signal pcie_block_i_n_821 : STD_LOGIC;
  signal pcie_block_i_n_822 : STD_LOGIC;
  signal pcie_block_i_n_823 : STD_LOGIC;
  signal pcie_block_i_n_824 : STD_LOGIC;
  signal pcie_block_i_n_825 : STD_LOGIC;
  signal pcie_block_i_n_826 : STD_LOGIC;
  signal pcie_block_i_n_827 : STD_LOGIC;
  signal pcie_block_i_n_828 : STD_LOGIC;
  signal pcie_block_i_n_829 : STD_LOGIC;
  signal pcie_block_i_n_830 : STD_LOGIC;
  signal pcie_block_i_n_831 : STD_LOGIC;
  signal pcie_block_i_n_832 : STD_LOGIC;
  signal pcie_block_i_n_833 : STD_LOGIC;
  signal pcie_block_i_n_834 : STD_LOGIC;
  signal pcie_block_i_n_835 : STD_LOGIC;
  signal pcie_block_i_n_836 : STD_LOGIC;
  signal pcie_block_i_n_837 : STD_LOGIC;
  signal pcie_block_i_n_838 : STD_LOGIC;
  signal pcie_block_i_n_839 : STD_LOGIC;
  signal pcie_block_i_n_84 : STD_LOGIC;
  signal pcie_block_i_n_840 : STD_LOGIC;
  signal pcie_block_i_n_841 : STD_LOGIC;
  signal pcie_block_i_n_842 : STD_LOGIC;
  signal pcie_block_i_n_843 : STD_LOGIC;
  signal pcie_block_i_n_844 : STD_LOGIC;
  signal pcie_block_i_n_845 : STD_LOGIC;
  signal pcie_block_i_n_846 : STD_LOGIC;
  signal pcie_block_i_n_847 : STD_LOGIC;
  signal pcie_block_i_n_848 : STD_LOGIC;
  signal pcie_block_i_n_849 : STD_LOGIC;
  signal pcie_block_i_n_85 : STD_LOGIC;
  signal pcie_block_i_n_850 : STD_LOGIC;
  signal pcie_block_i_n_851 : STD_LOGIC;
  signal pcie_block_i_n_852 : STD_LOGIC;
  signal pcie_block_i_n_853 : STD_LOGIC;
  signal pcie_block_i_n_854 : STD_LOGIC;
  signal pcie_block_i_n_855 : STD_LOGIC;
  signal pcie_block_i_n_856 : STD_LOGIC;
  signal pcie_block_i_n_857 : STD_LOGIC;
  signal pcie_block_i_n_858 : STD_LOGIC;
  signal pcie_block_i_n_859 : STD_LOGIC;
  signal pcie_block_i_n_86 : STD_LOGIC;
  signal pcie_block_i_n_860 : STD_LOGIC;
  signal pcie_block_i_n_861 : STD_LOGIC;
  signal pcie_block_i_n_862 : STD_LOGIC;
  signal pcie_block_i_n_863 : STD_LOGIC;
  signal pcie_block_i_n_864 : STD_LOGIC;
  signal pcie_block_i_n_865 : STD_LOGIC;
  signal pcie_block_i_n_866 : STD_LOGIC;
  signal pcie_block_i_n_867 : STD_LOGIC;
  signal pcie_block_i_n_868 : STD_LOGIC;
  signal pcie_block_i_n_869 : STD_LOGIC;
  signal pcie_block_i_n_87 : STD_LOGIC;
  signal pcie_block_i_n_870 : STD_LOGIC;
  signal pcie_block_i_n_871 : STD_LOGIC;
  signal pcie_block_i_n_872 : STD_LOGIC;
  signal pcie_block_i_n_873 : STD_LOGIC;
  signal pcie_block_i_n_874 : STD_LOGIC;
  signal pcie_block_i_n_875 : STD_LOGIC;
  signal pcie_block_i_n_876 : STD_LOGIC;
  signal pcie_block_i_n_877 : STD_LOGIC;
  signal pcie_block_i_n_878 : STD_LOGIC;
  signal pcie_block_i_n_879 : STD_LOGIC;
  signal pcie_block_i_n_88 : STD_LOGIC;
  signal pcie_block_i_n_880 : STD_LOGIC;
  signal pcie_block_i_n_881 : STD_LOGIC;
  signal pcie_block_i_n_882 : STD_LOGIC;
  signal pcie_block_i_n_883 : STD_LOGIC;
  signal pcie_block_i_n_884 : STD_LOGIC;
  signal pcie_block_i_n_885 : STD_LOGIC;
  signal pcie_block_i_n_886 : STD_LOGIC;
  signal pcie_block_i_n_887 : STD_LOGIC;
  signal pcie_block_i_n_888 : STD_LOGIC;
  signal pcie_block_i_n_889 : STD_LOGIC;
  signal pcie_block_i_n_89 : STD_LOGIC;
  signal pcie_block_i_n_890 : STD_LOGIC;
  signal pcie_block_i_n_891 : STD_LOGIC;
  signal pcie_block_i_n_892 : STD_LOGIC;
  signal pcie_block_i_n_893 : STD_LOGIC;
  signal pcie_block_i_n_894 : STD_LOGIC;
  signal pcie_block_i_n_895 : STD_LOGIC;
  signal pcie_block_i_n_896 : STD_LOGIC;
  signal pcie_block_i_n_897 : STD_LOGIC;
  signal pcie_block_i_n_898 : STD_LOGIC;
  signal pcie_block_i_n_899 : STD_LOGIC;
  signal pcie_block_i_n_90 : STD_LOGIC;
  signal pcie_block_i_n_900 : STD_LOGIC;
  signal pcie_block_i_n_901 : STD_LOGIC;
  signal pcie_block_i_n_902 : STD_LOGIC;
  signal pcie_block_i_n_903 : STD_LOGIC;
  signal pcie_block_i_n_904 : STD_LOGIC;
  signal pcie_block_i_n_905 : STD_LOGIC;
  signal pcie_block_i_n_906 : STD_LOGIC;
  signal pcie_block_i_n_907 : STD_LOGIC;
  signal pcie_block_i_n_908 : STD_LOGIC;
  signal pcie_block_i_n_909 : STD_LOGIC;
  signal pcie_block_i_n_91 : STD_LOGIC;
  signal pcie_block_i_n_910 : STD_LOGIC;
  signal pcie_block_i_n_911 : STD_LOGIC;
  signal pcie_block_i_n_912 : STD_LOGIC;
  signal pcie_block_i_n_913 : STD_LOGIC;
  signal pcie_block_i_n_914 : STD_LOGIC;
  signal pcie_block_i_n_915 : STD_LOGIC;
  signal pcie_block_i_n_916 : STD_LOGIC;
  signal pcie_block_i_n_917 : STD_LOGIC;
  signal pcie_block_i_n_918 : STD_LOGIC;
  signal pcie_block_i_n_919 : STD_LOGIC;
  signal pcie_block_i_n_92 : STD_LOGIC;
  signal pcie_block_i_n_920 : STD_LOGIC;
  signal pcie_block_i_n_921 : STD_LOGIC;
  signal pcie_block_i_n_922 : STD_LOGIC;
  signal pcie_block_i_n_923 : STD_LOGIC;
  signal pcie_block_i_n_924 : STD_LOGIC;
  signal pcie_block_i_n_925 : STD_LOGIC;
  signal pcie_block_i_n_926 : STD_LOGIC;
  signal pcie_block_i_n_927 : STD_LOGIC;
  signal pcie_block_i_n_928 : STD_LOGIC;
  signal pcie_block_i_n_929 : STD_LOGIC;
  signal pcie_block_i_n_93 : STD_LOGIC;
  signal pcie_block_i_n_930 : STD_LOGIC;
  signal pcie_block_i_n_931 : STD_LOGIC;
  signal pcie_block_i_n_932 : STD_LOGIC;
  signal pcie_block_i_n_933 : STD_LOGIC;
  signal pcie_block_i_n_934 : STD_LOGIC;
  signal pcie_block_i_n_935 : STD_LOGIC;
  signal pcie_block_i_n_936 : STD_LOGIC;
  signal pcie_block_i_n_937 : STD_LOGIC;
  signal pcie_block_i_n_938 : STD_LOGIC;
  signal pcie_block_i_n_939 : STD_LOGIC;
  signal pcie_block_i_n_94 : STD_LOGIC;
  signal pcie_block_i_n_940 : STD_LOGIC;
  signal pcie_block_i_n_941 : STD_LOGIC;
  signal pcie_block_i_n_942 : STD_LOGIC;
  signal pcie_block_i_n_943 : STD_LOGIC;
  signal pcie_block_i_n_944 : STD_LOGIC;
  signal pcie_block_i_n_945 : STD_LOGIC;
  signal pcie_block_i_n_946 : STD_LOGIC;
  signal pcie_block_i_n_947 : STD_LOGIC;
  signal pcie_block_i_n_948 : STD_LOGIC;
  signal pcie_block_i_n_949 : STD_LOGIC;
  signal pcie_block_i_n_95 : STD_LOGIC;
  signal pcie_block_i_n_950 : STD_LOGIC;
  signal pcie_block_i_n_951 : STD_LOGIC;
  signal pcie_block_i_n_952 : STD_LOGIC;
  signal pcie_block_i_n_953 : STD_LOGIC;
  signal pcie_block_i_n_954 : STD_LOGIC;
  signal pcie_block_i_n_955 : STD_LOGIC;
  signal pcie_block_i_n_956 : STD_LOGIC;
  signal pcie_block_i_n_957 : STD_LOGIC;
  signal pcie_block_i_n_958 : STD_LOGIC;
  signal pcie_block_i_n_959 : STD_LOGIC;
  signal pcie_block_i_n_96 : STD_LOGIC;
  signal pcie_block_i_n_98 : STD_LOGIC;
  signal pcie_block_i_n_99 : STD_LOGIC;
  signal pipe_rx1_polarity : STD_LOGIC;
  signal pipe_rx2_polarity : STD_LOGIC;
  signal pipe_rx3_polarity : STD_LOGIC;
  signal pipe_rx4_polarity : STD_LOGIC;
  signal pipe_rx5_polarity : STD_LOGIC;
  signal pipe_rx6_polarity : STD_LOGIC;
  signal pipe_rx7_polarity : STD_LOGIC;
  signal pipe_tx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_compliance : STD_LOGIC;
  signal pipe_tx1_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx1_elec_idle : STD_LOGIC;
  signal pipe_tx1_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_compliance : STD_LOGIC;
  signal pipe_tx2_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx2_elec_idle : STD_LOGIC;
  signal pipe_tx2_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_compliance : STD_LOGIC;
  signal pipe_tx3_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx3_elec_idle : STD_LOGIC;
  signal pipe_tx3_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_compliance : STD_LOGIC;
  signal pipe_tx4_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx4_elec_idle : STD_LOGIC;
  signal pipe_tx4_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_compliance : STD_LOGIC;
  signal pipe_tx5_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx5_elec_idle : STD_LOGIC;
  signal pipe_tx5_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_compliance : STD_LOGIC;
  signal pipe_tx6_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx6_elec_idle : STD_LOGIC;
  signal pipe_tx6_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_compliance : STD_LOGIC;
  signal pipe_tx7_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx7_elec_idle : STD_LOGIC;
  signal pipe_tx7_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pl_phy_lnk_up_n : STD_LOGIC;
  signal trn_rd : STD_LOGIC_VECTOR ( 127 downto 64 );
  signal \^trn_reof\ : STD_LOGIC;
  signal trn_rrem : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^trn_rsof\ : STD_LOGIC;
  signal \^trn_rsrc_dsc\ : STD_LOGIC;
  signal trn_rsrc_rdy : STD_LOGIC;
  signal \^trn_tbuf_av\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^trn_tcfg_req\ : STD_LOGIC;
  signal \^trn_tdst_rdy\ : STD_LOGIC;
  signal user_rst_n : STD_LOGIC;
  signal NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of pcie_block_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of trn_rsrc_dsc_prev_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of trn_rsrc_rdy_prev_i_1 : label is "soft_lutpair222";
begin
  cfg_msg_received <= \^cfg_msg_received\;
  cfg_pcie_link_state(2 downto 0) <= \^cfg_pcie_link_state\(2 downto 0);
  cfg_to_turnoff <= \^cfg_to_turnoff\;
  trn_reof <= \^trn_reof\;
  trn_rsof <= \^trn_rsof\;
  trn_rsrc_dsc <= \^trn_rsrc_dsc\;
  trn_tbuf_av(5 downto 0) <= \^trn_tbuf_av\(5 downto 0);
  trn_tcfg_req <= \^trn_tcfg_req\;
  trn_tdst_rdy <= \^trn_tdst_rdy\;
\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cfg_to_turnoff\,
      I1 => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\,
      O => \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\
    );
\cfg_bus_number_d[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cfg_msg_received\,
      O => E(0)
    );
cfg_err_aer_headerlog_set_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_aer_headerlog_set_n,
      O => cfg_err_aer_headerlog_set
    );
cfg_err_cpl_rdy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_cpl_rdy_n,
      O => cfg_err_cpl_rdy
    );
cfg_interrupt_rdy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_interrupt_rdy_n,
      O => cfg_interrupt_rdy
    );
cfg_mgmt_rd_wr_done_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_rd_wr_done_n,
      O => cfg_mgmt_rd_wr_done
    );
cfg_received_func_lvl_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_received_func_lvl_rst_n,
      O => cfg_received_func_lvl_rst
    );
lnk_up_thrtl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^trn_tdst_rdy\,
      I1 => lnk_up_thrtl,
      I2 => \out\,
      O => lnk_up_thrtl_reg
    );
m_axis_rx_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000027000000"
    )
        port map (
      I0 => \^trn_reof\,
      I1 => trn_rdst_rdy,
      I2 => \^trn_rsof\,
      I3 => \^trn_rsrc_dsc\,
      I4 => trn_in_packet,
      I5 => trn_rsrc_dsc_d,
      O => dsc_detect
    );
pcie_block_i: unisim.vcomponents.PCIE_2_1
    generic map(
      AER_BASE_PTR => X"000",
      AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      AER_CAP_ID => X"0001",
      AER_CAP_MULTIHEADER => "FALSE",
      AER_CAP_NEXTPTR => X"000",
      AER_CAP_ON => "FALSE",
      AER_CAP_OPTIONAL_ERR_SUPPORT => X"002000",
      AER_CAP_PERMIT_ROOTERR_UPDATE => "FALSE",
      AER_CAP_VERSION => X"1",
      ALLOW_X8_GEN2 => "FALSE",
      BAR0 => X"FFE00004",
      BAR1 => X"FFFFFFFF",
      BAR2 => X"00000000",
      BAR3 => X"00000000",
      BAR4 => X"00000000",
      BAR5 => X"00000000",
      CAPABILITIES_PTR => X"40",
      CARDBUS_CIS_POINTER => X"00000000",
      CFG_ECRC_ERR_CPLSTAT => 0,
      CLASS_CODE => X"058000",
      CMD_INTX_IMPLEMENTED => "FALSE",
      CPL_TIMEOUT_DISABLE_SUPPORTED => "FALSE",
      CPL_TIMEOUT_RANGES_SUPPORTED => X"2",
      CRM_MODULE_RSTS => X"00",
      DEV_CAP2_ARI_FORWARDING_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED => "FALSE",
      DEV_CAP2_CAS128_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED => "FALSE",
      DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED => "FALSE",
      DEV_CAP2_LTR_MECHANISM_SUPPORTED => "FALSE",
      DEV_CAP2_MAX_ENDEND_TLP_PREFIXES => X"0",
      DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING => "FALSE",
      DEV_CAP2_TPH_COMPLETER_SUPPORTED => X"0",
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE => "TRUE",
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE => "TRUE",
      DEV_CAP_ENDPOINT_L0S_LATENCY => 0,
      DEV_CAP_ENDPOINT_L1_LATENCY => 7,
      DEV_CAP_EXT_TAG_SUPPORTED => "FALSE",
      DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE => "FALSE",
      DEV_CAP_MAX_PAYLOAD_SUPPORTED => 2,
      DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT => 0,
      DEV_CAP_ROLE_BASED_ERROR => "TRUE",
      DEV_CAP_RSVD_14_12 => 0,
      DEV_CAP_RSVD_17_16 => 0,
      DEV_CAP_RSVD_31_29 => 0,
      DEV_CONTROL_AUX_POWER_SUPPORTED => "FALSE",
      DEV_CONTROL_EXT_TAG_DEFAULT => "FALSE",
      DISABLE_ASPM_L1_TIMER => "FALSE",
      DISABLE_BAR_FILTERING => "FALSE",
      DISABLE_ERR_MSG => "FALSE",
      DISABLE_ID_CHECK => "FALSE",
      DISABLE_LANE_REVERSAL => "TRUE",
      DISABLE_LOCKED_FILTER => "FALSE",
      DISABLE_PPM_FILTER => "FALSE",
      DISABLE_RX_POISONED_RESP => "FALSE",
      DISABLE_RX_TC_FILTER => "FALSE",
      DISABLE_SCRAMBLING => "FALSE",
      DNSTREAM_LINK_NUM => X"00",
      DSN_BASE_PTR => X"100",
      DSN_CAP_ID => X"0003",
      DSN_CAP_NEXTPTR => X"000",
      DSN_CAP_ON => "TRUE",
      DSN_CAP_VERSION => X"1",
      ENABLE_MSG_ROUTE => X"000",
      ENABLE_RX_TD_ECRC_TRIM => "FALSE",
      ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED => "FALSE",
      ENTER_RVRY_EI_L0 => "TRUE",
      EXIT_LOOPBACK_ON_EI => "TRUE",
      EXPANSION_ROM => X"00000000",
      EXT_CFG_CAP_PTR => X"3F",
      EXT_CFG_XP_CAP_PTR => X"3FF",
      HEADER_TYPE => X"00",
      INFER_EI => X"00",
      INTERRUPT_PIN => X"00",
      INTERRUPT_STAT_AUTO => "TRUE",
      IS_SWITCH => "FALSE",
      LAST_CONFIG_DWORD => X"3FF",
      LINK_CAP_ASPM_OPTIONALITY => "FALSE",
      LINK_CAP_ASPM_SUPPORT => 1,
      LINK_CAP_CLOCK_POWER_MANAGEMENT => "FALSE",
      LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP => "FALSE",
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_GEN1 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_GEN2 => 7,
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 => 7,
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 => 7,
      LINK_CAP_L1_EXIT_LATENCY_GEN1 => 7,
      LINK_CAP_L1_EXIT_LATENCY_GEN2 => 7,
      LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP => "FALSE",
      LINK_CAP_MAX_LINK_SPEED => X"1",
      LINK_CAP_MAX_LINK_WIDTH => X"01",
      LINK_CAP_RSVD_23 => 0,
      LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE => "FALSE",
      LINK_CONTROL_RCB => 0,
      LINK_CTRL2_DEEMPHASIS => "FALSE",
      LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE => "FALSE",
      LINK_CTRL2_TARGET_LINK_SPEED => X"0",
      LINK_STATUS_SLOT_CLOCK_CONFIG => "TRUE",
      LL_ACK_TIMEOUT => X"0000",
      LL_ACK_TIMEOUT_EN => "FALSE",
      LL_ACK_TIMEOUT_FUNC => 0,
      LL_REPLAY_TIMEOUT => X"0000",
      LL_REPLAY_TIMEOUT_EN => "FALSE",
      LL_REPLAY_TIMEOUT_FUNC => 1,
      LTSSM_MAX_LINK_WIDTH => X"01",
      MPS_FORCE => "FALSE",
      MSIX_BASE_PTR => X"9C",
      MSIX_CAP_ID => X"11",
      MSIX_CAP_NEXTPTR => X"00",
      MSIX_CAP_ON => "TRUE",
      MSIX_CAP_PBA_BIR => 0,
      MSIX_CAP_PBA_OFFSET => X"00000000",
      MSIX_CAP_TABLE_BIR => 0,
      MSIX_CAP_TABLE_OFFSET => X"00000000",
      MSIX_CAP_TABLE_SIZE => X"000",
      MSI_BASE_PTR => X"48",
      MSI_CAP_64_BIT_ADDR_CAPABLE => "TRUE",
      MSI_CAP_ID => X"05",
      MSI_CAP_MULTIMSGCAP => 0,
      MSI_CAP_MULTIMSG_EXTENSION => 0,
      MSI_CAP_NEXTPTR => X"60",
      MSI_CAP_ON => "FALSE",
      MSI_CAP_PER_VECTOR_MASKING_CAPABLE => "FALSE",
      N_FTS_COMCLK_GEN1 => 255,
      N_FTS_COMCLK_GEN2 => 255,
      N_FTS_GEN1 => 255,
      N_FTS_GEN2 => 255,
      PCIE_BASE_PTR => X"60",
      PCIE_CAP_CAPABILITY_ID => X"10",
      PCIE_CAP_CAPABILITY_VERSION => X"2",
      PCIE_CAP_DEVICE_PORT_TYPE => X"0",
      PCIE_CAP_NEXTPTR => X"9C",
      PCIE_CAP_ON => "TRUE",
      PCIE_CAP_RSVD_15_14 => 0,
      PCIE_CAP_SLOT_IMPLEMENTED => "FALSE",
      PCIE_REVISION => 2,
      PL_AUTO_CONFIG => 0,
      PL_FAST_TRAIN => "TRUE",
      PM_ASPML0S_TIMEOUT => X"0000",
      PM_ASPML0S_TIMEOUT_EN => "FALSE",
      PM_ASPML0S_TIMEOUT_FUNC => 0,
      PM_ASPM_FASTEXIT => "FALSE",
      PM_BASE_PTR => X"40",
      PM_CAP_AUXCURRENT => 0,
      PM_CAP_D1SUPPORT => "FALSE",
      PM_CAP_D2SUPPORT => "FALSE",
      PM_CAP_DSI => "FALSE",
      PM_CAP_ID => X"01",
      PM_CAP_NEXTPTR => X"60",
      PM_CAP_ON => "TRUE",
      PM_CAP_PMESUPPORT => X"0F",
      PM_CAP_PME_CLOCK => "FALSE",
      PM_CAP_RSVD_04 => 0,
      PM_CAP_VERSION => 3,
      PM_CSR_B2B3 => "FALSE",
      PM_CSR_BPCCEN => "FALSE",
      PM_CSR_NOSOFTRST => "TRUE",
      PM_DATA0 => X"00",
      PM_DATA1 => X"00",
      PM_DATA2 => X"00",
      PM_DATA3 => X"00",
      PM_DATA4 => X"00",
      PM_DATA5 => X"00",
      PM_DATA6 => X"00",
      PM_DATA7 => X"00",
      PM_DATA_SCALE0 => X"0",
      PM_DATA_SCALE1 => X"0",
      PM_DATA_SCALE2 => X"0",
      PM_DATA_SCALE3 => X"0",
      PM_DATA_SCALE4 => X"0",
      PM_DATA_SCALE5 => X"0",
      PM_DATA_SCALE6 => X"0",
      PM_DATA_SCALE7 => X"0",
      PM_MF => "FALSE",
      RBAR_BASE_PTR => X"000",
      RBAR_CAP_CONTROL_ENCODEDBAR0 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR1 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR2 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR3 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR4 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR5 => X"00",
      RBAR_CAP_ID => X"0015",
      RBAR_CAP_INDEX0 => X"0",
      RBAR_CAP_INDEX1 => X"0",
      RBAR_CAP_INDEX2 => X"0",
      RBAR_CAP_INDEX3 => X"0",
      RBAR_CAP_INDEX4 => X"0",
      RBAR_CAP_INDEX5 => X"0",
      RBAR_CAP_NEXTPTR => X"000",
      RBAR_CAP_ON => "FALSE",
      RBAR_CAP_SUP0 => X"00000001",
      RBAR_CAP_SUP1 => X"00000001",
      RBAR_CAP_SUP2 => X"00000001",
      RBAR_CAP_SUP3 => X"00000001",
      RBAR_CAP_SUP4 => X"00000001",
      RBAR_CAP_SUP5 => X"00000001",
      RBAR_CAP_VERSION => X"1",
      RBAR_NUM => X"0",
      RECRC_CHK => 0,
      RECRC_CHK_TRIM => "FALSE",
      ROOT_CAP_CRS_SW_VISIBILITY => "FALSE",
      RP_AUTO_SPD => X"1",
      RP_AUTO_SPD_LOOPCNT => X"1F",
      SELECT_DLL_IF => "FALSE",
      SIM_VERSION => "1.0",
      SLOT_CAP_ATT_BUTTON_PRESENT => "FALSE",
      SLOT_CAP_ATT_INDICATOR_PRESENT => "FALSE",
      SLOT_CAP_ELEC_INTERLOCK_PRESENT => "FALSE",
      SLOT_CAP_HOTPLUG_CAPABLE => "FALSE",
      SLOT_CAP_HOTPLUG_SURPRISE => "FALSE",
      SLOT_CAP_MRL_SENSOR_PRESENT => "FALSE",
      SLOT_CAP_NO_CMD_COMPLETED_SUPPORT => "FALSE",
      SLOT_CAP_PHYSICAL_SLOT_NUM => X"0000",
      SLOT_CAP_POWER_CONTROLLER_PRESENT => "FALSE",
      SLOT_CAP_POWER_INDICATOR_PRESENT => "FALSE",
      SLOT_CAP_SLOT_POWER_LIMIT_SCALE => 0,
      SLOT_CAP_SLOT_POWER_LIMIT_VALUE => X"00",
      SPARE_BIT0 => 0,
      SPARE_BIT1 => 0,
      SPARE_BIT2 => 0,
      SPARE_BIT3 => 0,
      SPARE_BIT4 => 0,
      SPARE_BIT5 => 0,
      SPARE_BIT6 => 0,
      SPARE_BIT7 => 0,
      SPARE_BIT8 => 0,
      SPARE_BYTE0 => X"00",
      SPARE_BYTE1 => X"00",
      SPARE_BYTE2 => X"00",
      SPARE_BYTE3 => X"00",
      SPARE_WORD0 => X"00000000",
      SPARE_WORD1 => X"00000000",
      SPARE_WORD2 => X"00000000",
      SPARE_WORD3 => X"00000000",
      SSL_MESSAGE_AUTO => "FALSE",
      TECRC_EP_INV => "FALSE",
      TL_RBYPASS => "FALSE",
      TL_RX_RAM_RADDR_LATENCY => 0,
      TL_RX_RAM_RDATA_LATENCY => 2,
      TL_RX_RAM_WRITE_LATENCY => 0,
      TL_TFC_DISABLE => "FALSE",
      TL_TX_CHECKS_DISABLE => "FALSE",
      TL_TX_RAM_RADDR_LATENCY => 0,
      TL_TX_RAM_RDATA_LATENCY => 2,
      TL_TX_RAM_WRITE_LATENCY => 0,
      TRN_DW => "FALSE",
      TRN_NP_FC => "TRUE",
      UPCONFIG_CAPABLE => "TRUE",
      UPSTREAM_FACING => "TRUE",
      UR_ATOMIC => "FALSE",
      UR_CFG1 => "TRUE",
      UR_INV_REQ => "TRUE",
      UR_PRS_RESPONSE => "TRUE",
      USER_CLK2_DIV2 => "FALSE",
      USER_CLK_FREQ => 1,
      USE_RID_PINS => "FALSE",
      VC0_CPL_INFINITE => "TRUE",
      VC0_RX_RAM_LIMIT => X"07FF",
      VC0_TOTAL_CREDITS_CD => 461,
      VC0_TOTAL_CREDITS_CH => 36,
      VC0_TOTAL_CREDITS_NPD => 24,
      VC0_TOTAL_CREDITS_NPH => 12,
      VC0_TOTAL_CREDITS_PD => 437,
      VC0_TOTAL_CREDITS_PH => 32,
      VC0_TX_LASTPACKET => 29,
      VC_BASE_PTR => X"000",
      VC_CAP_ID => X"0002",
      VC_CAP_NEXTPTR => X"000",
      VC_CAP_ON => "FALSE",
      VC_CAP_REJECT_SNOOP_TRANSACTIONS => "FALSE",
      VC_CAP_VERSION => X"1",
      VSEC_BASE_PTR => X"000",
      VSEC_CAP_HDR_ID => X"1234",
      VSEC_CAP_HDR_LENGTH => X"018",
      VSEC_CAP_HDR_REVISION => X"1",
      VSEC_CAP_ID => X"000B",
      VSEC_CAP_IS_LINK_VISIBLE => "TRUE",
      VSEC_CAP_NEXTPTR => X"000",
      VSEC_CAP_ON => "FALSE",
      VSEC_CAP_VERSION => X"1"
    )
        port map (
      CFGAERECRCCHECKEN => cfg_aer_ecrc_check_en,
      CFGAERECRCGENEN => cfg_aer_ecrc_gen_en,
      CFGAERINTERRUPTMSGNUM(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      CFGAERROOTERRCORRERRRECEIVED => cfg_aer_rooterr_corr_err_received,
      CFGAERROOTERRCORRERRREPORTINGEN => cfg_aer_rooterr_corr_err_reporting_en,
      CFGAERROOTERRFATALERRRECEIVED => cfg_aer_rooterr_fatal_err_received,
      CFGAERROOTERRFATALERRREPORTINGEN => cfg_aer_rooterr_fatal_err_reporting_en,
      CFGAERROOTERRNONFATALERRRECEIVED => cfg_aer_rooterr_non_fatal_err_received,
      CFGAERROOTERRNONFATALERRREPORTINGEN => cfg_aer_rooterr_non_fatal_err_reporting_en,
      CFGBRIDGESERREN => cfg_bridge_serr_en,
      CFGCOMMANDBUSMASTERENABLE => cfg_command(2),
      CFGCOMMANDINTERRUPTDISABLE => cfg_command(4),
      CFGCOMMANDIOENABLE => cfg_command(0),
      CFGCOMMANDMEMENABLE => cfg_command(1),
      CFGCOMMANDSERREN => cfg_command(3),
      CFGDEVCONTROL2ARIFORWARDEN => cfg_dcommand2(5),
      CFGDEVCONTROL2ATOMICEGRESSBLOCK => cfg_dcommand2(7),
      CFGDEVCONTROL2ATOMICREQUESTEREN => cfg_dcommand2(6),
      CFGDEVCONTROL2CPLTIMEOUTDIS => cfg_dcommand2(4),
      CFGDEVCONTROL2CPLTIMEOUTVAL(3 downto 0) => cfg_dcommand2(3 downto 0),
      CFGDEVCONTROL2IDOCPLEN => cfg_dcommand2(9),
      CFGDEVCONTROL2IDOREQEN => cfg_dcommand2(8),
      CFGDEVCONTROL2LTREN => cfg_dcommand2(10),
      CFGDEVCONTROL2TLPPREFIXBLOCK => cfg_dcommand2(11),
      CFGDEVCONTROLAUXPOWEREN => cfg_dcommand(10),
      CFGDEVCONTROLCORRERRREPORTINGEN => cfg_dcommand(0),
      CFGDEVCONTROLENABLERO => cfg_dcommand(4),
      CFGDEVCONTROLEXTTAGEN => cfg_dcommand(8),
      CFGDEVCONTROLFATALERRREPORTINGEN => cfg_dcommand(2),
      CFGDEVCONTROLMAXPAYLOAD(2 downto 0) => cfg_dcommand(7 downto 5),
      CFGDEVCONTROLMAXREADREQ(2 downto 0) => cfg_dcommand(14 downto 12),
      CFGDEVCONTROLNONFATALREPORTINGEN => cfg_dcommand(1),
      CFGDEVCONTROLNOSNOOPEN => cfg_dcommand(11),
      CFGDEVCONTROLPHANTOMEN => cfg_dcommand(9),
      CFGDEVCONTROLURERRREPORTINGEN => cfg_dcommand(3),
      CFGDEVID(15 downto 0) => B"0111000000010001",
      CFGDEVSTATUSCORRERRDETECTED => cfg_dstatus(0),
      CFGDEVSTATUSFATALERRDETECTED => cfg_dstatus(2),
      CFGDEVSTATUSNONFATALERRDETECTED => cfg_dstatus(1),
      CFGDEVSTATUSURDETECTED => cfg_dstatus(3),
      CFGDSBUSNUMBER(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      CFGDSDEVICENUMBER(4 downto 0) => cfg_ds_device_number(4 downto 0),
      CFGDSFUNCTIONNUMBER(2 downto 0) => cfg_ds_function_number(2 downto 0),
      CFGDSN(63 downto 0) => cfg_dsn(63 downto 0),
      CFGERRACSN => '1',
      CFGERRAERHEADERLOG(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      CFGERRAERHEADERLOGSETN => cfg_err_aer_headerlog_set_n,
      CFGERRATOMICEGRESSBLOCKEDN => pcie_block_i_i_1_n_0,
      CFGERRCORN => pcie_block_i_i_2_n_0,
      CFGERRCPLABORTN => pcie_block_i_i_3_n_0,
      CFGERRCPLRDYN => cfg_err_cpl_rdy_n,
      CFGERRCPLTIMEOUTN => pcie_block_i_i_4_n_0,
      CFGERRCPLUNEXPECTN => pcie_block_i_i_5_n_0,
      CFGERRECRCN => pcie_block_i_i_6_n_0,
      CFGERRINTERNALCORN => pcie_block_i_i_7_n_0,
      CFGERRINTERNALUNCORN => pcie_block_i_i_8_n_0,
      CFGERRLOCKEDN => pcie_block_i_i_9_n_0,
      CFGERRMALFORMEDN => pcie_block_i_i_10_n_0,
      CFGERRMCBLOCKEDN => pcie_block_i_i_11_n_0,
      CFGERRNORECOVERYN => pcie_block_i_i_12_n_0,
      CFGERRPOISONEDN => pcie_block_i_i_13_n_0,
      CFGERRPOSTEDN => pcie_block_i_i_14_n_0,
      CFGERRTLPCPLHEADER(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      CFGERRURN => pcie_block_i_i_15_n_0,
      CFGFORCECOMMONCLOCKOFF => '0',
      CFGFORCEEXTENDEDSYNCON => '0',
      CFGFORCEMPS(2 downto 0) => B"000",
      CFGINTERRUPTASSERTN => pcie_block_i_i_16_n_0,
      CFGINTERRUPTDI(7 downto 0) => cfg_interrupt_di(7 downto 0),
      CFGINTERRUPTDO(7 downto 0) => cfg_interrupt_do(7 downto 0),
      CFGINTERRUPTMMENABLE(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      CFGINTERRUPTMSIENABLE => cfg_interrupt_msienable,
      CFGINTERRUPTMSIXENABLE => cfg_interrupt_msixenable,
      CFGINTERRUPTMSIXFM => cfg_interrupt_msixfm,
      CFGINTERRUPTN => pcie_block_i_i_17_n_0,
      CFGINTERRUPTRDYN => cfg_interrupt_rdy_n,
      CFGINTERRUPTSTATN => pcie_block_i_i_18_n_0,
      CFGLINKCONTROLASPMCONTROL(1 downto 0) => cfg_lcommand(1 downto 0),
      CFGLINKCONTROLAUTOBANDWIDTHINTEN => cfg_lcommand(10),
      CFGLINKCONTROLBANDWIDTHINTEN => cfg_lcommand(9),
      CFGLINKCONTROLCLOCKPMEN => cfg_lcommand(7),
      CFGLINKCONTROLCOMMONCLOCK => cfg_lcommand(5),
      CFGLINKCONTROLEXTENDEDSYNC => cfg_lcommand(6),
      CFGLINKCONTROLHWAUTOWIDTHDIS => cfg_lcommand(8),
      CFGLINKCONTROLLINKDISABLE => cfg_lcommand(3),
      CFGLINKCONTROLRCB => cfg_lcommand(2),
      CFGLINKCONTROLRETRAINLINK => cfg_lcommand(4),
      CFGLINKSTATUSAUTOBANDWIDTHSTATUS => cfg_lstatus(9),
      CFGLINKSTATUSBANDWIDTHSTATUS => cfg_lstatus(8),
      CFGLINKSTATUSCURRENTSPEED(1 downto 0) => cfg_lstatus(1 downto 0),
      CFGLINKSTATUSDLLACTIVE => cfg_lstatus(7),
      CFGLINKSTATUSLINKTRAINING => cfg_lstatus(6),
      CFGLINKSTATUSNEGOTIATEDWIDTH(3 downto 0) => cfg_lstatus(5 downto 2),
      CFGMGMTBYTEENN(3 downto 0) => cfg_mgmt_byte_en_n(3 downto 0),
      CFGMGMTDI(31 downto 0) => cfg_mgmt_di(31 downto 0),
      CFGMGMTDO(31 downto 0) => cfg_mgmt_do(31 downto 0),
      CFGMGMTDWADDR(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      CFGMGMTRDENN => pcie_block_i_i_19_n_0,
      CFGMGMTRDWRDONEN => cfg_mgmt_rd_wr_done_n,
      CFGMGMTWRENN => pcie_block_i_i_20_n_0,
      CFGMGMTWRREADONLYN => pcie_block_i_i_21_n_0,
      CFGMGMTWRRW1CASRWN => pcie_block_i_i_22_n_0,
      CFGMSGDATA(15 downto 0) => cfg_msg_data(15 downto 0),
      CFGMSGRECEIVED => \^cfg_msg_received\,
      CFGMSGRECEIVEDASSERTINTA => cfg_msg_received_assert_int_a,
      CFGMSGRECEIVEDASSERTINTB => cfg_msg_received_assert_int_b,
      CFGMSGRECEIVEDASSERTINTC => cfg_msg_received_assert_int_c,
      CFGMSGRECEIVEDASSERTINTD => cfg_msg_received_assert_int_d,
      CFGMSGRECEIVEDDEASSERTINTA => cfg_msg_received_deassert_int_a,
      CFGMSGRECEIVEDDEASSERTINTB => cfg_msg_received_deassert_int_b,
      CFGMSGRECEIVEDDEASSERTINTC => cfg_msg_received_deassert_int_c,
      CFGMSGRECEIVEDDEASSERTINTD => cfg_msg_received_deassert_int_d,
      CFGMSGRECEIVEDERRCOR => cfg_msg_received_err_cor,
      CFGMSGRECEIVEDERRFATAL => cfg_msg_received_err_fatal,
      CFGMSGRECEIVEDERRNONFATAL => cfg_msg_received_err_non_fatal,
      CFGMSGRECEIVEDPMASNAK => cfg_msg_received_pm_as_nak,
      CFGMSGRECEIVEDPMETO => \^cfg_to_turnoff\,
      CFGMSGRECEIVEDPMETOACK => cfg_msg_received_pme_to_ack,
      CFGMSGRECEIVEDPMPME => cfg_msg_received_pm_pme,
      CFGMSGRECEIVEDSETSLOTPOWERLIMIT => cfg_msg_received_setslotpowerlimit,
      CFGMSGRECEIVEDUNLOCK => pcie_block_i_n_72,
      CFGPCIECAPINTERRUPTMSGNUM(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      CFGPCIELINKSTATE(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      CFGPMCSRPMEEN => cfg_pmcsr_pme_en,
      CFGPMCSRPMESTATUS => cfg_pmcsr_pme_status,
      CFGPMCSRPOWERSTATE(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      CFGPMFORCESTATE(1 downto 0) => cfg_pm_force_state(1 downto 0),
      CFGPMFORCESTATEENN => pcie_block_i_i_23_n_0,
      CFGPMHALTASPML0SN => pcie_block_i_i_24_n_0,
      CFGPMHALTASPML1N => pcie_block_i_i_25_n_0,
      CFGPMRCVASREQL1N => pcie_block_i_n_75,
      CFGPMRCVENTERL1N => pcie_block_i_n_76,
      CFGPMRCVENTERL23N => pcie_block_i_n_77,
      CFGPMRCVREQACKN => pcie_block_i_n_78,
      CFGPMSENDPMETON => '1',
      CFGPMTURNOFFOKN => cfg_pm_turnoff_ok_n,
      CFGPMWAKEN => pcie_block_i_i_27_n_0,
      CFGPORTNUMBER(7 downto 0) => B"00000000",
      CFGREVID(7 downto 0) => B"00000000",
      CFGROOTCONTROLPMEINTEN => cfg_root_control_pme_int_en,
      CFGROOTCONTROLSYSERRCORRERREN => cfg_root_control_syserr_corr_err_en,
      CFGROOTCONTROLSYSERRFATALERREN => cfg_root_control_syserr_fatal_err_en,
      CFGROOTCONTROLSYSERRNONFATALERREN => cfg_root_control_syserr_non_fatal_err_en,
      CFGSLOTCONTROLELECTROMECHILCTLPULSE => cfg_slot_control_electromech_il_ctl_pulse,
      CFGSUBSYSID(15 downto 0) => B"0000000000000111",
      CFGSUBSYSVENDID(15 downto 0) => B"0001000011101110",
      CFGTRANSACTION => pcie_block_i_n_84,
      CFGTRANSACTIONADDR(6) => pcie_block_i_n_1097,
      CFGTRANSACTIONADDR(5) => pcie_block_i_n_1098,
      CFGTRANSACTIONADDR(4) => pcie_block_i_n_1099,
      CFGTRANSACTIONADDR(3) => pcie_block_i_n_1100,
      CFGTRANSACTIONADDR(2) => pcie_block_i_n_1101,
      CFGTRANSACTIONADDR(1) => pcie_block_i_n_1102,
      CFGTRANSACTIONADDR(0) => pcie_block_i_n_1103,
      CFGTRANSACTIONTYPE => pcie_block_i_n_85,
      CFGTRNPENDINGN => pcie_block_i_i_28_n_0,
      CFGVCTCVCMAP(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      CFGVENDID(15 downto 0) => B"0001000011101110",
      CMRSTN => '1',
      CMSTICKYRSTN => '1',
      DBGMODE(1 downto 0) => B"00",
      DBGSCLRA => pcie_block_i_n_86,
      DBGSCLRB => pcie_block_i_n_87,
      DBGSCLRC => pcie_block_i_n_88,
      DBGSCLRD => pcie_block_i_n_89,
      DBGSCLRE => pcie_block_i_n_90,
      DBGSCLRF => pcie_block_i_n_91,
      DBGSCLRG => pcie_block_i_n_92,
      DBGSCLRH => pcie_block_i_n_93,
      DBGSCLRI => pcie_block_i_n_94,
      DBGSCLRJ => pcie_block_i_n_95,
      DBGSCLRK => pcie_block_i_n_96,
      DBGSUBMODE => '0',
      DBGVECA(63) => pcie_block_i_n_704,
      DBGVECA(62) => pcie_block_i_n_705,
      DBGVECA(61) => pcie_block_i_n_706,
      DBGVECA(60) => pcie_block_i_n_707,
      DBGVECA(59) => pcie_block_i_n_708,
      DBGVECA(58) => pcie_block_i_n_709,
      DBGVECA(57) => pcie_block_i_n_710,
      DBGVECA(56) => pcie_block_i_n_711,
      DBGVECA(55) => pcie_block_i_n_712,
      DBGVECA(54) => pcie_block_i_n_713,
      DBGVECA(53) => pcie_block_i_n_714,
      DBGVECA(52) => pcie_block_i_n_715,
      DBGVECA(51) => pcie_block_i_n_716,
      DBGVECA(50) => pcie_block_i_n_717,
      DBGVECA(49) => pcie_block_i_n_718,
      DBGVECA(48) => pcie_block_i_n_719,
      DBGVECA(47) => pcie_block_i_n_720,
      DBGVECA(46) => pcie_block_i_n_721,
      DBGVECA(45) => pcie_block_i_n_722,
      DBGVECA(44) => pcie_block_i_n_723,
      DBGVECA(43) => pcie_block_i_n_724,
      DBGVECA(42) => pcie_block_i_n_725,
      DBGVECA(41) => pcie_block_i_n_726,
      DBGVECA(40) => pcie_block_i_n_727,
      DBGVECA(39) => pcie_block_i_n_728,
      DBGVECA(38) => pcie_block_i_n_729,
      DBGVECA(37) => pcie_block_i_n_730,
      DBGVECA(36) => pcie_block_i_n_731,
      DBGVECA(35) => pcie_block_i_n_732,
      DBGVECA(34) => pcie_block_i_n_733,
      DBGVECA(33) => pcie_block_i_n_734,
      DBGVECA(32) => pcie_block_i_n_735,
      DBGVECA(31) => pcie_block_i_n_736,
      DBGVECA(30) => pcie_block_i_n_737,
      DBGVECA(29) => pcie_block_i_n_738,
      DBGVECA(28) => pcie_block_i_n_739,
      DBGVECA(27) => pcie_block_i_n_740,
      DBGVECA(26) => pcie_block_i_n_741,
      DBGVECA(25) => pcie_block_i_n_742,
      DBGVECA(24) => pcie_block_i_n_743,
      DBGVECA(23) => pcie_block_i_n_744,
      DBGVECA(22) => pcie_block_i_n_745,
      DBGVECA(21) => pcie_block_i_n_746,
      DBGVECA(20) => pcie_block_i_n_747,
      DBGVECA(19) => pcie_block_i_n_748,
      DBGVECA(18) => pcie_block_i_n_749,
      DBGVECA(17) => pcie_block_i_n_750,
      DBGVECA(16) => pcie_block_i_n_751,
      DBGVECA(15) => pcie_block_i_n_752,
      DBGVECA(14) => pcie_block_i_n_753,
      DBGVECA(13) => pcie_block_i_n_754,
      DBGVECA(12) => pcie_block_i_n_755,
      DBGVECA(11) => pcie_block_i_n_756,
      DBGVECA(10) => pcie_block_i_n_757,
      DBGVECA(9) => pcie_block_i_n_758,
      DBGVECA(8) => pcie_block_i_n_759,
      DBGVECA(7) => pcie_block_i_n_760,
      DBGVECA(6) => pcie_block_i_n_761,
      DBGVECA(5) => pcie_block_i_n_762,
      DBGVECA(4) => pcie_block_i_n_763,
      DBGVECA(3) => pcie_block_i_n_764,
      DBGVECA(2) => pcie_block_i_n_765,
      DBGVECA(1) => pcie_block_i_n_766,
      DBGVECA(0) => pcie_block_i_n_767,
      DBGVECB(63) => pcie_block_i_n_768,
      DBGVECB(62) => pcie_block_i_n_769,
      DBGVECB(61) => pcie_block_i_n_770,
      DBGVECB(60) => pcie_block_i_n_771,
      DBGVECB(59) => pcie_block_i_n_772,
      DBGVECB(58) => pcie_block_i_n_773,
      DBGVECB(57) => pcie_block_i_n_774,
      DBGVECB(56) => pcie_block_i_n_775,
      DBGVECB(55) => pcie_block_i_n_776,
      DBGVECB(54) => pcie_block_i_n_777,
      DBGVECB(53) => pcie_block_i_n_778,
      DBGVECB(52) => pcie_block_i_n_779,
      DBGVECB(51) => pcie_block_i_n_780,
      DBGVECB(50) => pcie_block_i_n_781,
      DBGVECB(49) => pcie_block_i_n_782,
      DBGVECB(48) => pcie_block_i_n_783,
      DBGVECB(47) => pcie_block_i_n_784,
      DBGVECB(46) => pcie_block_i_n_785,
      DBGVECB(45) => pcie_block_i_n_786,
      DBGVECB(44) => pcie_block_i_n_787,
      DBGVECB(43) => pcie_block_i_n_788,
      DBGVECB(42) => pcie_block_i_n_789,
      DBGVECB(41) => pcie_block_i_n_790,
      DBGVECB(40) => pcie_block_i_n_791,
      DBGVECB(39) => pcie_block_i_n_792,
      DBGVECB(38) => pcie_block_i_n_793,
      DBGVECB(37) => pcie_block_i_n_794,
      DBGVECB(36) => pcie_block_i_n_795,
      DBGVECB(35) => pcie_block_i_n_796,
      DBGVECB(34) => pcie_block_i_n_797,
      DBGVECB(33) => pcie_block_i_n_798,
      DBGVECB(32) => pcie_block_i_n_799,
      DBGVECB(31) => pcie_block_i_n_800,
      DBGVECB(30) => pcie_block_i_n_801,
      DBGVECB(29) => pcie_block_i_n_802,
      DBGVECB(28) => pcie_block_i_n_803,
      DBGVECB(27) => pcie_block_i_n_804,
      DBGVECB(26) => pcie_block_i_n_805,
      DBGVECB(25) => pcie_block_i_n_806,
      DBGVECB(24) => pcie_block_i_n_807,
      DBGVECB(23) => pcie_block_i_n_808,
      DBGVECB(22) => pcie_block_i_n_809,
      DBGVECB(21) => pcie_block_i_n_810,
      DBGVECB(20) => pcie_block_i_n_811,
      DBGVECB(19) => pcie_block_i_n_812,
      DBGVECB(18) => pcie_block_i_n_813,
      DBGVECB(17) => pcie_block_i_n_814,
      DBGVECB(16) => pcie_block_i_n_815,
      DBGVECB(15) => pcie_block_i_n_816,
      DBGVECB(14) => pcie_block_i_n_817,
      DBGVECB(13) => pcie_block_i_n_818,
      DBGVECB(12) => pcie_block_i_n_819,
      DBGVECB(11) => pcie_block_i_n_820,
      DBGVECB(10) => pcie_block_i_n_821,
      DBGVECB(9) => pcie_block_i_n_822,
      DBGVECB(8) => pcie_block_i_n_823,
      DBGVECB(7) => pcie_block_i_n_824,
      DBGVECB(6) => pcie_block_i_n_825,
      DBGVECB(5) => pcie_block_i_n_826,
      DBGVECB(4) => pcie_block_i_n_827,
      DBGVECB(3) => pcie_block_i_n_828,
      DBGVECB(2) => pcie_block_i_n_829,
      DBGVECB(1) => pcie_block_i_n_830,
      DBGVECB(0) => pcie_block_i_n_831,
      DBGVECC(11) => pcie_block_i_n_172,
      DBGVECC(10) => pcie_block_i_n_173,
      DBGVECC(9) => pcie_block_i_n_174,
      DBGVECC(8) => pcie_block_i_n_175,
      DBGVECC(7) => pcie_block_i_n_176,
      DBGVECC(6) => pcie_block_i_n_177,
      DBGVECC(5) => pcie_block_i_n_178,
      DBGVECC(4) => pcie_block_i_n_179,
      DBGVECC(3) => pcie_block_i_n_180,
      DBGVECC(2) => pcie_block_i_n_181,
      DBGVECC(1) => pcie_block_i_n_182,
      DBGVECC(0) => pcie_block_i_n_183,
      DLRSTN => '1',
      DRPADDR(8 downto 0) => pcie_drp_addr(8 downto 0),
      DRPCLK => pcie_drp_clk,
      DRPDI(15 downto 0) => pcie_drp_di(15 downto 0),
      DRPDO(15 downto 0) => pcie_drp_do(15 downto 0),
      DRPEN => pcie_drp_en,
      DRPRDY => pcie_drp_rdy,
      DRPWE => pcie_drp_we,
      FUNCLVLRSTN => '1',
      LL2BADDLLPERR => pcie_block_i_n_98,
      LL2BADTLPERR => pcie_block_i_n_99,
      LL2LINKSTATUS(4) => pcie_block_i_n_687,
      LL2LINKSTATUS(3) => pcie_block_i_n_688,
      LL2LINKSTATUS(2) => pcie_block_i_n_689,
      LL2LINKSTATUS(1) => pcie_block_i_n_690,
      LL2LINKSTATUS(0) => pcie_block_i_n_691,
      LL2PROTOCOLERR => pcie_block_i_n_100,
      LL2RECEIVERERR => pcie_block_i_n_101,
      LL2REPLAYROERR => pcie_block_i_n_102,
      LL2REPLAYTOERR => pcie_block_i_n_103,
      LL2SENDASREQL1 => '0',
      LL2SENDENTERL1 => '0',
      LL2SENDENTERL23 => '0',
      LL2SENDPMACK => '0',
      LL2SUSPENDNOW => '0',
      LL2SUSPENDOK => pcie_block_i_n_104,
      LL2TFCINIT1SEQ => pcie_block_i_n_105,
      LL2TFCINIT2SEQ => pcie_block_i_n_106,
      LL2TLPRCV => '0',
      LL2TXIDLE => pcie_block_i_n_107,
      LNKCLKEN => pcie_block_i_n_108,
      MIMRXRADDR(12 downto 0) => mim_rx_raddr(12 downto 0),
      MIMRXRDATA(67 downto 0) => mim_rx_rdata(67 downto 0),
      MIMRXREN => mim_rx_ren,
      MIMRXWADDR(12 downto 0) => mim_rx_waddr(12 downto 0),
      MIMRXWDATA(67 downto 0) => mim_rx_wdata(67 downto 0),
      MIMRXWEN => mim_rx_wen,
      MIMTXRADDR(12 downto 0) => mim_tx_raddr(12 downto 0),
      MIMTXRDATA(68 downto 0) => mim_tx_rdata(68 downto 0),
      MIMTXREN => mim_tx_ren,
      MIMTXWADDR(12 downto 0) => mim_tx_waddr(12 downto 0),
      MIMTXWDATA(68 downto 0) => mim_tx_wdata(68 downto 0),
      MIMTXWEN => mim_tx_wen,
      PIPECLK => cfg_interrupt_msienable_0,
      PIPERX0CHANISALIGNED => pipe_rx0_chanisaligned,
      PIPERX0CHARISK(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      PIPERX0DATA(15 downto 0) => pipe_rx0_data(15 downto 0),
      PIPERX0ELECIDLE => pipe_rx0_elec_idle,
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => pipe_rx0_polarity,
      PIPERX0STATUS(2 downto 0) => pipe_rx0_status(2 downto 0),
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1CHANISALIGNED => '0',
      PIPERX1CHARISK(1 downto 0) => B"00",
      PIPERX1DATA(15 downto 0) => B"0000000000000000",
      PIPERX1ELECIDLE => '1',
      PIPERX1PHYSTATUS => '0',
      PIPERX1POLARITY => pipe_rx1_polarity,
      PIPERX1STATUS(2 downto 0) => B"000",
      PIPERX1VALID => '0',
      PIPERX2CHANISALIGNED => '0',
      PIPERX2CHARISK(1 downto 0) => B"00",
      PIPERX2DATA(15 downto 0) => B"0000000000000000",
      PIPERX2ELECIDLE => '1',
      PIPERX2PHYSTATUS => '0',
      PIPERX2POLARITY => pipe_rx2_polarity,
      PIPERX2STATUS(2 downto 0) => B"000",
      PIPERX2VALID => '0',
      PIPERX3CHANISALIGNED => '0',
      PIPERX3CHARISK(1 downto 0) => B"00",
      PIPERX3DATA(15 downto 0) => B"0000000000000000",
      PIPERX3ELECIDLE => '1',
      PIPERX3PHYSTATUS => '0',
      PIPERX3POLARITY => pipe_rx3_polarity,
      PIPERX3STATUS(2 downto 0) => B"000",
      PIPERX3VALID => '0',
      PIPERX4CHANISALIGNED => '0',
      PIPERX4CHARISK(1 downto 0) => B"00",
      PIPERX4DATA(15 downto 0) => B"0000000000000000",
      PIPERX4ELECIDLE => '1',
      PIPERX4PHYSTATUS => '0',
      PIPERX4POLARITY => pipe_rx4_polarity,
      PIPERX4STATUS(2 downto 0) => B"000",
      PIPERX4VALID => '0',
      PIPERX5CHANISALIGNED => '0',
      PIPERX5CHARISK(1 downto 0) => B"00",
      PIPERX5DATA(15 downto 0) => B"0000000000000000",
      PIPERX5ELECIDLE => '1',
      PIPERX5PHYSTATUS => '0',
      PIPERX5POLARITY => pipe_rx5_polarity,
      PIPERX5STATUS(2 downto 0) => B"000",
      PIPERX5VALID => '0',
      PIPERX6CHANISALIGNED => '0',
      PIPERX6CHARISK(1 downto 0) => B"00",
      PIPERX6DATA(15 downto 0) => B"0000000000000000",
      PIPERX6ELECIDLE => '1',
      PIPERX6PHYSTATUS => '0',
      PIPERX6POLARITY => pipe_rx6_polarity,
      PIPERX6STATUS(2 downto 0) => B"000",
      PIPERX6VALID => '0',
      PIPERX7CHANISALIGNED => '0',
      PIPERX7CHARISK(1 downto 0) => B"00",
      PIPERX7DATA(15 downto 0) => B"0000000000000000",
      PIPERX7ELECIDLE => '1',
      PIPERX7PHYSTATUS => '0',
      PIPERX7POLARITY => pipe_rx7_polarity,
      PIPERX7STATUS(2 downto 0) => B"000",
      PIPERX7VALID => '0',
      PIPETX0CHARISK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPETX0COMPLIANCE => pipe_tx0_compliance,
      PIPETX0DATA(15 downto 0) => pipe_tx0_data(15 downto 0),
      PIPETX0ELECIDLE => pipe_tx0_elec_idle,
      PIPETX0POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPETX1CHARISK(1 downto 0) => pipe_tx1_char_is_k(1 downto 0),
      PIPETX1COMPLIANCE => pipe_tx1_compliance,
      PIPETX1DATA(15 downto 0) => pipe_tx1_data(15 downto 0),
      PIPETX1ELECIDLE => pipe_tx1_elec_idle,
      PIPETX1POWERDOWN(1 downto 0) => pipe_tx1_powerdown(1 downto 0),
      PIPETX2CHARISK(1 downto 0) => pipe_tx2_char_is_k(1 downto 0),
      PIPETX2COMPLIANCE => pipe_tx2_compliance,
      PIPETX2DATA(15 downto 0) => pipe_tx2_data(15 downto 0),
      PIPETX2ELECIDLE => pipe_tx2_elec_idle,
      PIPETX2POWERDOWN(1 downto 0) => pipe_tx2_powerdown(1 downto 0),
      PIPETX3CHARISK(1 downto 0) => pipe_tx3_char_is_k(1 downto 0),
      PIPETX3COMPLIANCE => pipe_tx3_compliance,
      PIPETX3DATA(15 downto 0) => pipe_tx3_data(15 downto 0),
      PIPETX3ELECIDLE => pipe_tx3_elec_idle,
      PIPETX3POWERDOWN(1 downto 0) => pipe_tx3_powerdown(1 downto 0),
      PIPETX4CHARISK(1 downto 0) => pipe_tx4_char_is_k(1 downto 0),
      PIPETX4COMPLIANCE => pipe_tx4_compliance,
      PIPETX4DATA(15 downto 0) => pipe_tx4_data(15 downto 0),
      PIPETX4ELECIDLE => pipe_tx4_elec_idle,
      PIPETX4POWERDOWN(1 downto 0) => pipe_tx4_powerdown(1 downto 0),
      PIPETX5CHARISK(1 downto 0) => pipe_tx5_char_is_k(1 downto 0),
      PIPETX5COMPLIANCE => pipe_tx5_compliance,
      PIPETX5DATA(15 downto 0) => pipe_tx5_data(15 downto 0),
      PIPETX5ELECIDLE => pipe_tx5_elec_idle,
      PIPETX5POWERDOWN(1 downto 0) => pipe_tx5_powerdown(1 downto 0),
      PIPETX6CHARISK(1 downto 0) => pipe_tx6_char_is_k(1 downto 0),
      PIPETX6COMPLIANCE => pipe_tx6_compliance,
      PIPETX6DATA(15 downto 0) => pipe_tx6_data(15 downto 0),
      PIPETX6ELECIDLE => pipe_tx6_elec_idle,
      PIPETX6POWERDOWN(1 downto 0) => pipe_tx6_powerdown(1 downto 0),
      PIPETX7CHARISK(1 downto 0) => pipe_tx7_char_is_k(1 downto 0),
      PIPETX7COMPLIANCE => pipe_tx7_compliance,
      PIPETX7DATA(15 downto 0) => pipe_tx7_data(15 downto 0),
      PIPETX7ELECIDLE => pipe_tx7_elec_idle,
      PIPETX7POWERDOWN(1 downto 0) => pipe_tx7_powerdown(1 downto 0),
      PIPETXDEEMPH => pipe_tx_deemph,
      PIPETXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      PIPETXRATE => pipe_tx_rate,
      PIPETXRCVRDET => pipe_tx_rcvr_det,
      PIPETXRESET => pcie_block_i_n_140,
      PL2DIRECTEDLSTATE(4 downto 0) => B"00000",
      PL2L0REQ => pcie_block_i_n_141,
      PL2LINKUP => pcie_block_i_n_142,
      PL2RECEIVERERR => pcie_block_i_n_143,
      PL2RECOVERY => pcie_block_i_n_144,
      PL2RXELECIDLE => pcie_block_i_n_145,
      PL2RXPMSTATE(1) => pcie_block_i_n_610,
      PL2RXPMSTATE(0) => pcie_block_i_n_611,
      PL2SUSPENDOK => pcie_block_i_n_146,
      PLDBGMODE(2 downto 0) => B"000",
      PLDBGVEC(11) => pcie_block_i_n_184,
      PLDBGVEC(10) => pcie_block_i_n_185,
      PLDBGVEC(9) => pcie_block_i_n_186,
      PLDBGVEC(8) => pcie_block_i_n_187,
      PLDBGVEC(7) => pcie_block_i_n_188,
      PLDBGVEC(6) => pcie_block_i_n_189,
      PLDBGVEC(5) => pcie_block_i_n_190,
      PLDBGVEC(4) => pcie_block_i_n_191,
      PLDBGVEC(3) => pcie_block_i_n_192,
      PLDBGVEC(2) => pcie_block_i_n_193,
      PLDBGVEC(1) => pcie_block_i_n_194,
      PLDBGVEC(0) => pcie_block_i_n_195,
      PLDIRECTEDCHANGEDONE => pl_directed_change_done,
      PLDIRECTEDLINKAUTON => pl_directed_link_auton,
      PLDIRECTEDLINKCHANGE(1 downto 0) => pl_directed_link_change(1 downto 0),
      PLDIRECTEDLINKSPEED => pl_directed_link_speed,
      PLDIRECTEDLINKWIDTH(1 downto 0) => pl_directed_link_width(1 downto 0),
      PLDIRECTEDLTSSMNEW(5 downto 0) => B"000000",
      PLDIRECTEDLTSSMNEWVLD => '0',
      PLDIRECTEDLTSSMSTALL => '0',
      PLDOWNSTREAMDEEMPHSOURCE => pl_downstream_deemph_source,
      PLINITIALLINKWIDTH(2 downto 0) => pl_initial_link_width(2 downto 0),
      PLLANEREVERSALMODE(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      PLLINKGEN2CAP => pl_link_gen2_cap,
      PLLINKPARTNERGEN2SUPPORTED => pl_link_partner_gen2_supported,
      PLLINKUPCFGCAP => pl_link_upcfg_cap,
      PLLTSSMSTATE(5 downto 0) => pl_ltssm_state(5 downto 0),
      PLPHYLNKUPN => pl_phy_lnk_up_n,
      PLRECEIVEDHOTRST => pl_received_hot_rst,
      PLRSTN => '1',
      PLRXPMSTATE(1 downto 0) => pl_rx_pm_state(1 downto 0),
      PLSELLNKRATE => pl_sel_lnk_rate,
      PLSELLNKWIDTH(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      PLTRANSMITHOTRST => pl_transmit_hot_rst,
      PLTXPMSTATE(2 downto 0) => pl_tx_pm_state(2 downto 0),
      PLUPSTREAMPREFERDEEMPH => pl_upstream_prefer_deemph,
      RECEIVEDFUNCLVLRSTN => cfg_received_func_lvl_rst_n,
      SYSRSTN => sys_rst_n,
      TL2ASPMSUSPENDCREDITCHECK => '0',
      TL2ASPMSUSPENDCREDITCHECKOK => pcie_block_i_n_155,
      TL2ASPMSUSPENDREQ => pcie_block_i_n_156,
      TL2ERRFCPE => pcie_block_i_n_157,
      TL2ERRHDR(63) => pcie_block_i_n_832,
      TL2ERRHDR(62) => pcie_block_i_n_833,
      TL2ERRHDR(61) => pcie_block_i_n_834,
      TL2ERRHDR(60) => pcie_block_i_n_835,
      TL2ERRHDR(59) => pcie_block_i_n_836,
      TL2ERRHDR(58) => pcie_block_i_n_837,
      TL2ERRHDR(57) => pcie_block_i_n_838,
      TL2ERRHDR(56) => pcie_block_i_n_839,
      TL2ERRHDR(55) => pcie_block_i_n_840,
      TL2ERRHDR(54) => pcie_block_i_n_841,
      TL2ERRHDR(53) => pcie_block_i_n_842,
      TL2ERRHDR(52) => pcie_block_i_n_843,
      TL2ERRHDR(51) => pcie_block_i_n_844,
      TL2ERRHDR(50) => pcie_block_i_n_845,
      TL2ERRHDR(49) => pcie_block_i_n_846,
      TL2ERRHDR(48) => pcie_block_i_n_847,
      TL2ERRHDR(47) => pcie_block_i_n_848,
      TL2ERRHDR(46) => pcie_block_i_n_849,
      TL2ERRHDR(45) => pcie_block_i_n_850,
      TL2ERRHDR(44) => pcie_block_i_n_851,
      TL2ERRHDR(43) => pcie_block_i_n_852,
      TL2ERRHDR(42) => pcie_block_i_n_853,
      TL2ERRHDR(41) => pcie_block_i_n_854,
      TL2ERRHDR(40) => pcie_block_i_n_855,
      TL2ERRHDR(39) => pcie_block_i_n_856,
      TL2ERRHDR(38) => pcie_block_i_n_857,
      TL2ERRHDR(37) => pcie_block_i_n_858,
      TL2ERRHDR(36) => pcie_block_i_n_859,
      TL2ERRHDR(35) => pcie_block_i_n_860,
      TL2ERRHDR(34) => pcie_block_i_n_861,
      TL2ERRHDR(33) => pcie_block_i_n_862,
      TL2ERRHDR(32) => pcie_block_i_n_863,
      TL2ERRHDR(31) => pcie_block_i_n_864,
      TL2ERRHDR(30) => pcie_block_i_n_865,
      TL2ERRHDR(29) => pcie_block_i_n_866,
      TL2ERRHDR(28) => pcie_block_i_n_867,
      TL2ERRHDR(27) => pcie_block_i_n_868,
      TL2ERRHDR(26) => pcie_block_i_n_869,
      TL2ERRHDR(25) => pcie_block_i_n_870,
      TL2ERRHDR(24) => pcie_block_i_n_871,
      TL2ERRHDR(23) => pcie_block_i_n_872,
      TL2ERRHDR(22) => pcie_block_i_n_873,
      TL2ERRHDR(21) => pcie_block_i_n_874,
      TL2ERRHDR(20) => pcie_block_i_n_875,
      TL2ERRHDR(19) => pcie_block_i_n_876,
      TL2ERRHDR(18) => pcie_block_i_n_877,
      TL2ERRHDR(17) => pcie_block_i_n_878,
      TL2ERRHDR(16) => pcie_block_i_n_879,
      TL2ERRHDR(15) => pcie_block_i_n_880,
      TL2ERRHDR(14) => pcie_block_i_n_881,
      TL2ERRHDR(13) => pcie_block_i_n_882,
      TL2ERRHDR(12) => pcie_block_i_n_883,
      TL2ERRHDR(11) => pcie_block_i_n_884,
      TL2ERRHDR(10) => pcie_block_i_n_885,
      TL2ERRHDR(9) => pcie_block_i_n_886,
      TL2ERRHDR(8) => pcie_block_i_n_887,
      TL2ERRHDR(7) => pcie_block_i_n_888,
      TL2ERRHDR(6) => pcie_block_i_n_889,
      TL2ERRHDR(5) => pcie_block_i_n_890,
      TL2ERRHDR(4) => pcie_block_i_n_891,
      TL2ERRHDR(3) => pcie_block_i_n_892,
      TL2ERRHDR(2) => pcie_block_i_n_893,
      TL2ERRHDR(1) => pcie_block_i_n_894,
      TL2ERRHDR(0) => pcie_block_i_n_895,
      TL2ERRMALFORMED => pcie_block_i_n_158,
      TL2ERRRXOVERFLOW => pcie_block_i_n_159,
      TL2PPMSUSPENDOK => pcie_block_i_n_160,
      TL2PPMSUSPENDREQ => '0',
      TLRSTN => '1',
      TRNFCCPLD(11 downto 0) => fc_cpld(11 downto 0),
      TRNFCCPLH(7 downto 0) => fc_cplh(7 downto 0),
      TRNFCNPD(11 downto 0) => fc_npd(11 downto 0),
      TRNFCNPH(7 downto 0) => fc_nph(7 downto 0),
      TRNFCPD(11 downto 0) => fc_pd(11 downto 0),
      TRNFCPH(7 downto 0) => fc_ph(7 downto 0),
      TRNFCSEL(2 downto 0) => fc_sel(2 downto 0),
      TRNLNKUP => trn_lnk_up,
      TRNRBARHIT(7) => pcie_block_i_n_1143,
      TRNRBARHIT(6 downto 0) => trn_rbar_hit(6 downto 0),
      TRNRD(127 downto 64) => trn_rd(127 downto 64),
      TRNRD(63 downto 0) => gt_rxelecidle_q_reg_0(63 downto 0),
      TRNRDLLPDATA(63) => pcie_block_i_n_896,
      TRNRDLLPDATA(62) => pcie_block_i_n_897,
      TRNRDLLPDATA(61) => pcie_block_i_n_898,
      TRNRDLLPDATA(60) => pcie_block_i_n_899,
      TRNRDLLPDATA(59) => pcie_block_i_n_900,
      TRNRDLLPDATA(58) => pcie_block_i_n_901,
      TRNRDLLPDATA(57) => pcie_block_i_n_902,
      TRNRDLLPDATA(56) => pcie_block_i_n_903,
      TRNRDLLPDATA(55) => pcie_block_i_n_904,
      TRNRDLLPDATA(54) => pcie_block_i_n_905,
      TRNRDLLPDATA(53) => pcie_block_i_n_906,
      TRNRDLLPDATA(52) => pcie_block_i_n_907,
      TRNRDLLPDATA(51) => pcie_block_i_n_908,
      TRNRDLLPDATA(50) => pcie_block_i_n_909,
      TRNRDLLPDATA(49) => pcie_block_i_n_910,
      TRNRDLLPDATA(48) => pcie_block_i_n_911,
      TRNRDLLPDATA(47) => pcie_block_i_n_912,
      TRNRDLLPDATA(46) => pcie_block_i_n_913,
      TRNRDLLPDATA(45) => pcie_block_i_n_914,
      TRNRDLLPDATA(44) => pcie_block_i_n_915,
      TRNRDLLPDATA(43) => pcie_block_i_n_916,
      TRNRDLLPDATA(42) => pcie_block_i_n_917,
      TRNRDLLPDATA(41) => pcie_block_i_n_918,
      TRNRDLLPDATA(40) => pcie_block_i_n_919,
      TRNRDLLPDATA(39) => pcie_block_i_n_920,
      TRNRDLLPDATA(38) => pcie_block_i_n_921,
      TRNRDLLPDATA(37) => pcie_block_i_n_922,
      TRNRDLLPDATA(36) => pcie_block_i_n_923,
      TRNRDLLPDATA(35) => pcie_block_i_n_924,
      TRNRDLLPDATA(34) => pcie_block_i_n_925,
      TRNRDLLPDATA(33) => pcie_block_i_n_926,
      TRNRDLLPDATA(32) => pcie_block_i_n_927,
      TRNRDLLPDATA(31) => pcie_block_i_n_928,
      TRNRDLLPDATA(30) => pcie_block_i_n_929,
      TRNRDLLPDATA(29) => pcie_block_i_n_930,
      TRNRDLLPDATA(28) => pcie_block_i_n_931,
      TRNRDLLPDATA(27) => pcie_block_i_n_932,
      TRNRDLLPDATA(26) => pcie_block_i_n_933,
      TRNRDLLPDATA(25) => pcie_block_i_n_934,
      TRNRDLLPDATA(24) => pcie_block_i_n_935,
      TRNRDLLPDATA(23) => pcie_block_i_n_936,
      TRNRDLLPDATA(22) => pcie_block_i_n_937,
      TRNRDLLPDATA(21) => pcie_block_i_n_938,
      TRNRDLLPDATA(20) => pcie_block_i_n_939,
      TRNRDLLPDATA(19) => pcie_block_i_n_940,
      TRNRDLLPDATA(18) => pcie_block_i_n_941,
      TRNRDLLPDATA(17) => pcie_block_i_n_942,
      TRNRDLLPDATA(16) => pcie_block_i_n_943,
      TRNRDLLPDATA(15) => pcie_block_i_n_944,
      TRNRDLLPDATA(14) => pcie_block_i_n_945,
      TRNRDLLPDATA(13) => pcie_block_i_n_946,
      TRNRDLLPDATA(12) => pcie_block_i_n_947,
      TRNRDLLPDATA(11) => pcie_block_i_n_948,
      TRNRDLLPDATA(10) => pcie_block_i_n_949,
      TRNRDLLPDATA(9) => pcie_block_i_n_950,
      TRNRDLLPDATA(8) => pcie_block_i_n_951,
      TRNRDLLPDATA(7) => pcie_block_i_n_952,
      TRNRDLLPDATA(6) => pcie_block_i_n_953,
      TRNRDLLPDATA(5) => pcie_block_i_n_954,
      TRNRDLLPDATA(4) => pcie_block_i_n_955,
      TRNRDLLPDATA(3) => pcie_block_i_n_956,
      TRNRDLLPDATA(2) => pcie_block_i_n_957,
      TRNRDLLPDATA(1) => pcie_block_i_n_958,
      TRNRDLLPDATA(0) => pcie_block_i_n_959,
      TRNRDLLPSRCRDY(1) => pcie_block_i_n_618,
      TRNRDLLPSRCRDY(0) => pcie_block_i_n_619,
      TRNRDSTRDY => trn_rdst_rdy,
      TRNRECRCERR => trn_recrc_err,
      TRNREOF => \^trn_reof\,
      TRNRERRFWD => trn_rerrfwd,
      TRNRFCPRET => '1',
      TRNRNPOK => rx_np_ok,
      TRNRNPREQ => rx_np_req,
      TRNRREM(1) => trn_rrem(1),
      TRNRREM(0) => gt_rxelecidle_q_reg_1(0),
      TRNRSOF => \^trn_rsof\,
      TRNRSRCDSC => \^trn_rsrc_dsc\,
      TRNRSRCRDY => trn_rsrc_rdy,
      TRNTBUFAV(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      TRNTCFGGNT => trn_tcfg_gnt,
      TRNTCFGREQ => \^trn_tcfg_req\,
      TRNTD(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TRNTD(63 downto 0) => trn_td(63 downto 0),
      TRNTDLLPDATA(31 downto 0) => B"00000000000000000000000000000000",
      TRNTDLLPDSTRDY => pcie_block_i_n_169,
      TRNTDLLPSRCRDY => '0',
      TRNTDSTRDY(3 downto 1) => NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED(3 downto 1),
      TRNTDSTRDY(0) => \^trn_tdst_rdy\,
      TRNTECRCGEN => cfg_interrupt_msienable_1(0),
      TRNTEOF => trn_teof,
      TRNTERRDROP => tx_err_drop,
      TRNTERRFWD => cfg_interrupt_msienable_1(1),
      TRNTREM(1) => '0',
      TRNTREM(0) => trn_trem(0),
      TRNTSOF => trn_tsof,
      TRNTSRCDSC => cfg_interrupt_msienable_1(3),
      TRNTSRCRDY => trn_tsrc_rdy,
      TRNTSTR => cfg_interrupt_msienable_1(2),
      USERCLK => CLK,
      USERCLK2 => CLK,
      USERRSTN => user_rst_n
    );
pcie_block_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_atomic_egress_blocked,
      O => pcie_block_i_i_1_n_0
    );
pcie_block_i_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_malformed,
      O => pcie_block_i_i_10_n_0
    );
pcie_block_i_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_mc_blocked,
      O => pcie_block_i_i_11_n_0
    );
pcie_block_i_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_norecovery,
      O => pcie_block_i_i_12_n_0
    );
pcie_block_i_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_poisoned,
      O => pcie_block_i_i_13_n_0
    );
pcie_block_i_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_posted,
      O => pcie_block_i_i_14_n_0
    );
pcie_block_i_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_ur,
      O => pcie_block_i_i_15_n_0
    );
pcie_block_i_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_interrupt_assert,
      O => pcie_block_i_i_16_n_0
    );
pcie_block_i_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_interrupt,
      O => pcie_block_i_i_17_n_0
    );
pcie_block_i_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_interrupt_stat,
      O => pcie_block_i_i_18_n_0
    );
pcie_block_i_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_rd_en,
      O => pcie_block_i_i_19_n_0
    );
pcie_block_i_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_cor,
      O => pcie_block_i_i_2_n_0
    );
pcie_block_i_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_wr_en,
      O => pcie_block_i_i_20_n_0
    );
pcie_block_i_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_wr_readonly,
      O => pcie_block_i_i_21_n_0
    );
pcie_block_i_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_wr_rw1c_as_rw,
      O => pcie_block_i_i_22_n_0
    );
pcie_block_i_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_pm_force_state_en,
      O => pcie_block_i_i_23_n_0
    );
pcie_block_i_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_pm_halt_aspm_l0s,
      O => pcie_block_i_i_24_n_0
    );
pcie_block_i_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_pm_halt_aspm_l1,
      O => pcie_block_i_i_25_n_0
    );
pcie_block_i_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_pm_wake,
      O => pcie_block_i_i_27_n_0
    );
pcie_block_i_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_trn_pending,
      O => pcie_block_i_i_28_n_0
    );
pcie_block_i_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_cpl_abort,
      O => pcie_block_i_i_3_n_0
    );
pcie_block_i_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_cpl_timeout,
      O => pcie_block_i_i_4_n_0
    );
pcie_block_i_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_cpl_unexpect,
      O => pcie_block_i_i_5_n_0
    );
pcie_block_i_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_ecrc,
      O => pcie_block_i_i_6_n_0
    );
pcie_block_i_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_internal_cor,
      O => pcie_block_i_i_7_n_0
    );
pcie_block_i_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_internal_uncor,
      O => pcie_block_i_i_8_n_0
    );
pcie_block_i_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_err_locked,
      O => pcie_block_i_i_9_n_0
    );
pcie_bram_top: entity work.pcie_7x_0_pcie_7x_0_pcie_bram_top_7x
     port map (
      CLK => CLK,
      MIMRXRADDR(10 downto 0) => mim_rx_raddr(10 downto 0),
      MIMRXWADDR(10 downto 0) => mim_rx_waddr(10 downto 0),
      MIMTXRADDR(10 downto 0) => mim_tx_raddr(10 downto 0),
      MIMTXWADDR(10 downto 0) => mim_tx_waddr(10 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl\(67 downto 0) => mim_rx_rdata(67 downto 0),
      \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0\(67 downto 0) => mim_rx_wdata(67 downto 0),
      mim_rx_ren => mim_rx_ren,
      mim_rx_wen => mim_rx_wen,
      mim_tx_ren => mim_tx_ren,
      mim_tx_wen => mim_tx_wen,
      rdata(68 downto 0) => mim_tx_rdata(68 downto 0),
      wdata(68 downto 0) => mim_tx_wdata(68 downto 0)
    );
phy_lnk_up_cdc_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pl_phy_lnk_up_n,
      O => src_in
    );
ppm_L1_thrtl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => ppm_L1_trig,
      I1 => \^cfg_pcie_link_state\(0),
      I2 => \^cfg_pcie_link_state\(2),
      I3 => \^cfg_pcie_link_state\(1),
      I4 => ppm_L1_thrtl,
      O => ppm_L1_thrtl_reg
    );
tbuf_av_min_thrtl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^trn_tbuf_av\(5),
      I1 => \^trn_tbuf_av\(4),
      I2 => \^trn_tbuf_av\(3),
      I3 => \^trn_tbuf_av\(2),
      I4 => \^trn_tbuf_av\(1),
      O => tbuf_av_min_trig
    );
tready_thrtl_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trn_tcfg_req\,
      I1 => reg_tcfg_gnt,
      O => tcfg_req_trig
    );
tready_thrtl_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => \^trn_tbuf_av\(5),
      I1 => \^trn_tbuf_av\(4),
      I2 => \^trn_tbuf_av\(3),
      I3 => \^trn_tbuf_av\(2),
      I4 => \^trn_tbuf_av\(0),
      I5 => \^trn_tbuf_av\(1),
      O => gt_rxelecidle_q_reg
    );
trn_in_packet_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000AEAA2AAA"
    )
        port map (
      I0 => trn_in_packet,
      I1 => trn_rdst_rdy,
      I2 => \^trn_reof\,
      I3 => trn_rsrc_rdy,
      I4 => \^trn_rsof\,
      I5 => \^trn_rsrc_dsc\,
      O => trn_in_packet_reg
    );
trn_rsrc_dsc_prev_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^trn_rsrc_dsc\,
      I1 => reg_dsc_detect,
      O => trn_rsrc_dsc_prev0
    );
trn_rsrc_rdy_prev_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => trn_rsrc_rdy,
      I1 => \^trn_rsof\,
      I2 => \^trn_rsrc_dsc\,
      I3 => trn_in_packet,
      O => rsrc_rdy_filtered
    );
user_reset_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => bridge_reset_int,
      I1 => pl_phy_lnk_up,
      I2 => user_rst_n,
      O => user_reset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_v8_4_3_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end pcie_7x_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.pcie_7x_0_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_3_synth";
end \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\pcie_7x_0_blk_mem_gen_top__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29\ : entity is "blk_mem_gen_v8_4_3_synth";
end \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\pcie_7x_0_blk_mem_gen_top__parameterized0_30\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_fifo_generator_v13_2_4_synth is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_fifo_generator_v13_2_4_synth : entity is "fifo_generator_v13_2_4_synth";
end pcie_7x_0_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of pcie_7x_0_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.pcie_7x_0_fifo_generator_top
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \goreg_dm.dout_i_reg[31]\(31 downto 0) => \goreg_dm.dout_i_reg[31]\(31 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \out\ => \out\,
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o,
      tx_fifo_read_en => tx_fifo_read_en,
      tx_fifo_wr => tx_fifo_wr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie_top is
  port (
    m_axis_rx_tvalid_reg : out STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    trn_tcfg_req : out STD_LOGIC;
    tready_thrtl_reg : out STD_LOGIC;
    src_in : out STD_LOGIC;
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    user_reset_int_reg : out STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 12 downto 0 );
    trn_tbuf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    pipe_rx0_polarity : out STD_LOGIC;
    pipe_tx0_compliance : out STD_LOGIC;
    pipe_tx0_elec_idle : out STD_LOGIC;
    pipe_tx_deemph : out STD_LOGIC;
    pipe_tx_rate : out STD_LOGIC;
    pipe_tx_rcvr_det : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    trn_lnk_up : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx0_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx0_powerdown : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \throttle_ctl_pipeline.reg_tkeep_reg[7]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_cfg_gnt : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_trn_pending : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    bridge_reset_int : in STD_LOGIC;
    pl_phy_lnk_up : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    cfg_interrupt_msienable_0 : in STD_LOGIC;
    pipe_rx0_chanisaligned : in STD_LOGIC;
    pipe_rx0_elec_idle : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx0_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie_top : entity is "pcie_7x_0_pcie_top";
end pcie_7x_0_pcie_7x_0_pcie_top;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie_top is
  signal \^cfg_msg_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cfg_pcie_link_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_turnoff_ok_w : STD_LOGIC;
  signal pcie_7x_i_n_12 : STD_LOGIC;
  signal pcie_7x_i_n_16 : STD_LOGIC;
  signal pcie_7x_i_n_24 : STD_LOGIC;
  signal pcie_7x_i_n_32 : STD_LOGIC;
  signal pcie_7x_i_n_5 : STD_LOGIC;
  signal pcie_7x_i_n_8 : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/dsc_detect\ : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/reg_dsc_detect\ : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered\ : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/trn_in_packet\ : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d\ : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0\ : STD_LOGIC;
  signal trn_rbar_hit : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trn_rd : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_rdst_rdy : STD_LOGIC;
  signal trn_recrc_err : STD_LOGIC;
  signal trn_reof : STD_LOGIC;
  signal trn_rerrfwd : STD_LOGIC;
  signal trn_rrem : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trn_rsof : STD_LOGIC;
  signal trn_rsrc_dsc : STD_LOGIC;
  signal \^trn_tbuf_av\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trn_tcfg_gnt : STD_LOGIC;
  signal \^trn_tcfg_req\ : STD_LOGIC;
  signal trn_td : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_tdst_rdy : STD_LOGIC;
  signal trn_tecrc_gen : STD_LOGIC;
  signal trn_teof : STD_LOGIC;
  signal trn_terrfwd : STD_LOGIC;
  signal trn_trem : STD_LOGIC;
  signal trn_tsof : STD_LOGIC;
  signal trn_tsrc_dsc : STD_LOGIC;
  signal trn_tsrc_rdy : STD_LOGIC;
  signal trn_tstr : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig\ : STD_LOGIC;
  signal \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig\ : STD_LOGIC;
  signal \tx_inst/tx_pipeline_inst/reg_disable_trn2\ : STD_LOGIC;
begin
  cfg_msg_data(15 downto 0) <= \^cfg_msg_data\(15 downto 0);
  cfg_pcie_link_state(2 downto 0) <= \^cfg_pcie_link_state\(2 downto 0);
  trn_tbuf_av(5 downto 0) <= \^trn_tbuf_av\(5 downto 0);
  trn_tcfg_req <= \^trn_tcfg_req\;
axi_basic_top: entity work.pcie_7x_0_pcie_7x_0_axi_basic_top
     port map (
      CLK => CLK,
      E(0) => trn_rdst_rdy,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\ => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ => pcie_7x_i_n_16,
      Q(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      cfg_pcie_link_state(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_turnoff_ok_w,
      cfg_turnoff_ok => cfg_turnoff_ok,
      dsc_detect => \rx_inst/rx_pipeline_inst/dsc_detect\,
      lnk_up_thrtl => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl\,
      lnk_up_thrtl_reg => pcie_7x_i_n_32,
      m_axis_rx_tkeep(0) => m_axis_rx_tkeep(0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(12 downto 0) => m_axis_rx_tuser(12 downto 0),
      m_axis_rx_tvalid_reg => m_axis_rx_tvalid_reg,
      \out\ => \out\,
      ppm_L1_thrtl => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl\,
      ppm_L1_thrtl_reg => pcie_7x_i_n_12,
      ppm_L1_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig\,
      reg_dsc_detect => \rx_inst/rx_pipeline_inst/reg_dsc_detect\,
      reg_tcfg_gnt => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt\,
      rsrc_rdy_filtered => \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered\,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig\,
      tcfg_req_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig\,
      \throttle_ctl_pipeline.reg_tdata_reg[63]\(63 downto 32) => trn_td(31 downto 0),
      \throttle_ctl_pipeline.reg_tdata_reg[63]\(31 downto 0) => trn_td(63 downto 32),
      \throttle_ctl_pipeline.reg_tkeep_reg[7]\ => \throttle_ctl_pipeline.reg_tkeep_reg[7]\,
      \throttle_ctl_pipeline.reg_tuser_reg[3]\(3) => trn_tsrc_dsc,
      \throttle_ctl_pipeline.reg_tuser_reg[3]\(2) => trn_tstr,
      \throttle_ctl_pipeline.reg_tuser_reg[3]\(1) => trn_terrfwd,
      \throttle_ctl_pipeline.reg_tuser_reg[3]\(0) => trn_tecrc_gen,
      tready_thrtl_i_5 => pcie_7x_i_n_24,
      tready_thrtl_reg => tready_thrtl_reg,
      trn_in_packet => \rx_inst/rx_pipeline_inst/trn_in_packet\,
      trn_in_packet_reg => pcie_7x_i_n_8,
      trn_rbar_hit(6 downto 0) => trn_rbar_hit(6 downto 0),
      trn_rd(63 downto 0) => trn_rd(63 downto 0),
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem(0),
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_rsrc_dsc_d => \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d\,
      trn_rsrc_dsc_prev0 => \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0\,
      trn_tbuf_av(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tcfg_req => \^trn_tcfg_req\,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem,
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
\cfg_bus_number_d[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(8),
      Q => cfg_bus_number(0),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(9),
      Q => cfg_bus_number(1),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(10),
      Q => cfg_bus_number(2),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(11),
      Q => cfg_bus_number(3),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(12),
      Q => cfg_bus_number(4),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(13),
      Q => cfg_bus_number(5),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(14),
      Q => cfg_bus_number(6),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_bus_number_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(15),
      Q => cfg_bus_number(7),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_device_number_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(3),
      Q => cfg_device_number(0),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_device_number_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(4),
      Q => cfg_device_number(1),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_device_number_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(5),
      Q => cfg_device_number(2),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_device_number_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(6),
      Q => cfg_device_number(3),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_device_number_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(7),
      Q => cfg_device_number(4),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_function_number_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(0),
      Q => cfg_function_number(0),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_function_number_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(1),
      Q => cfg_function_number(1),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
\cfg_function_number_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pcie_7x_i_n_5,
      D => \^cfg_msg_data\(2),
      Q => cfg_function_number(2),
      R => \tx_inst/tx_pipeline_inst/reg_disable_trn2\
    );
pcie_7x_i: entity work.pcie_7x_0_pcie_7x_0_pcie_7x
     port map (
      CLK => CLK,
      E(0) => pcie_7x_i_n_5,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\ => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff\,
      \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg\ => pcie_7x_i_n_16,
      bridge_reset_int => bridge_reset_int,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_command(4 downto 0) => cfg_command(4 downto 0),
      cfg_dcommand(14 downto 0) => cfg_dcommand(14 downto 0),
      cfg_dcommand2(11 downto 0) => cfg_dcommand2(11 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => cfg_dstatus(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msienable_0 => cfg_interrupt_msienable_0,
      cfg_interrupt_msienable_1(3) => trn_tsrc_dsc,
      cfg_interrupt_msienable_1(2) => trn_tstr,
      cfg_interrupt_msienable_1(1) => trn_terrfwd,
      cfg_interrupt_msienable_1(0) => trn_tecrc_gen,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 0) => cfg_lcommand(10 downto 0),
      cfg_lstatus(9 downto 0) => cfg_lstatus(9 downto 0),
      cfg_mgmt_byte_en_n(3 downto 0) => cfg_mgmt_byte_en_n(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => \^cfg_msg_data\(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_turnoff_ok_n => cfg_turnoff_ok_w,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => cfg_trn_pending,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      dsc_detect => \rx_inst/rx_pipeline_inst/dsc_detect\,
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      gt_rxelecidle_q_reg => pcie_7x_i_n_24,
      gt_rxelecidle_q_reg_0(63 downto 0) => trn_rd(63 downto 0),
      gt_rxelecidle_q_reg_1(0) => trn_rrem(0),
      lnk_up_thrtl => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl\,
      lnk_up_thrtl_reg => pcie_7x_i_n_32,
      \out\ => \out\,
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pipe_rx0_chanisaligned => pipe_rx0_chanisaligned,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_data(15 downto 0) => pipe_rx0_data(15 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_polarity => pipe_rx0_polarity,
      pipe_rx0_status(2 downto 0) => pipe_rx0_status(2 downto 0),
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_tx0_char_is_k(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance,
      pipe_tx0_data(15 downto 0) => pipe_tx0_data(15 downto 0),
      pipe_tx0_elec_idle => pipe_tx0_elec_idle,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => pl_ltssm_state(5 downto 0),
      pl_phy_lnk_up => pl_phy_lnk_up,
      pl_received_hot_rst => pl_received_hot_rst,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      ppm_L1_thrtl => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl\,
      ppm_L1_thrtl_reg => pcie_7x_i_n_12,
      ppm_L1_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig\,
      reg_dsc_detect => \rx_inst/rx_pipeline_inst/reg_dsc_detect\,
      reg_tcfg_gnt => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt\,
      rsrc_rdy_filtered => \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered\,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      src_in => src_in,
      sys_rst_n => sys_rst_n,
      tbuf_av_min_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig\,
      tcfg_req_trig => \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig\,
      trn_in_packet => \rx_inst/rx_pipeline_inst/trn_in_packet\,
      trn_in_packet_reg => pcie_7x_i_n_8,
      trn_lnk_up => trn_lnk_up,
      trn_rbar_hit(6 downto 0) => trn_rbar_hit(6 downto 0),
      trn_rdst_rdy => trn_rdst_rdy,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_rsrc_dsc_d => \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d\,
      trn_rsrc_dsc_prev0 => \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0\,
      trn_tbuf_av(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tcfg_req => \^trn_tcfg_req\,
      trn_td(63 downto 0) => trn_td(63 downto 0),
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem,
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_err_drop => tx_err_drop,
      user_reset_int_reg => user_reset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_blk_mem_gen_v8_4_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
end pcie_7x_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of pcie_7x_0_blk_mem_gen_v8_4_3 is
begin
inst_blk_mem_gen: entity work.pcie_7x_0_blk_mem_gen_v8_4_3_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1\ : entity is "blk_mem_gen_v8_4_3";
end \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28\ : entity is "blk_mem_gen_v8_4_3";
end \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28\;

architecture STRUCTURE of \pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28\ is
begin
inst_blk_mem_gen: entity work.\pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29\
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_fifo_generator_v13_2_4 is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    tx_fifo_read_en : in STD_LOGIC;
    tx_fifo_wr : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_fifo_generator_v13_2_4 : entity is "fifo_generator_v13_2_4";
end pcie_7x_0_fifo_generator_v13_2_4;

architecture STRUCTURE of pcie_7x_0_fifo_generator_v13_2_4 is
begin
inst_fifo_gen: entity work.pcie_7x_0_fifo_generator_v13_2_4_synth
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \goreg_dm.dout_i_reg[31]\(31 downto 0) => \goreg_dm.dout_i_reg[31]\(31 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \out\ => \out\,
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o,
      tx_fifo_read_en => tx_fifo_read_en,
      tx_fifo_wr => tx_fifo_wr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_memory__parameterized0\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \goreg_bm.dout_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_memory__parameterized0\ : entity is "memory";
end \pcie_7x_0_memory__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.pcie_7x_0_blk_mem_gen_v8_4_3
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => RD_PNTR(7 downto 0),
      WR_PNTR(7 downto 0) => WR_PNTR(7 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(0),
      Q => \goreg_bm.dout_i_reg[31]_0\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(10),
      Q => \goreg_bm.dout_i_reg[31]_0\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(11),
      Q => \goreg_bm.dout_i_reg[31]_0\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(12),
      Q => \goreg_bm.dout_i_reg[31]_0\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(13),
      Q => \goreg_bm.dout_i_reg[31]_0\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(14),
      Q => \goreg_bm.dout_i_reg[31]_0\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(15),
      Q => \goreg_bm.dout_i_reg[31]_0\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(16),
      Q => \goreg_bm.dout_i_reg[31]_0\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(17),
      Q => \goreg_bm.dout_i_reg[31]_0\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(18),
      Q => \goreg_bm.dout_i_reg[31]_0\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(19),
      Q => \goreg_bm.dout_i_reg[31]_0\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(1),
      Q => \goreg_bm.dout_i_reg[31]_0\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(20),
      Q => \goreg_bm.dout_i_reg[31]_0\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(21),
      Q => \goreg_bm.dout_i_reg[31]_0\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(22),
      Q => \goreg_bm.dout_i_reg[31]_0\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(23),
      Q => \goreg_bm.dout_i_reg[31]_0\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(24),
      Q => \goreg_bm.dout_i_reg[31]_0\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(25),
      Q => \goreg_bm.dout_i_reg[31]_0\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(26),
      Q => \goreg_bm.dout_i_reg[31]_0\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(27),
      Q => \goreg_bm.dout_i_reg[31]_0\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(28),
      Q => \goreg_bm.dout_i_reg[31]_0\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(29),
      Q => \goreg_bm.dout_i_reg[31]_0\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(2),
      Q => \goreg_bm.dout_i_reg[31]_0\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(30),
      Q => \goreg_bm.dout_i_reg[31]_0\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(31),
      Q => \goreg_bm.dout_i_reg[31]_0\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(3),
      Q => \goreg_bm.dout_i_reg[31]_0\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(4),
      Q => \goreg_bm.dout_i_reg[31]_0\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(5),
      Q => \goreg_bm.dout_i_reg[31]_0\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(6),
      Q => \goreg_bm.dout_i_reg[31]_0\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(7),
      Q => \goreg_bm.dout_i_reg[31]_0\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(8),
      Q => \goreg_bm.dout_i_reg[31]_0\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => E(0),
      D => doutb(9),
      Q => \goreg_bm.dout_i_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_memory__parameterized1\ is
  port (
    POR_B : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_memory__parameterized1\ : entity is "memory";
end \pcie_7x_0_memory__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_memory__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  SR(0) <= \^sr\(0);
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1\
     port map (
      D(63 downto 0) => doutb(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      POR_B => POR_B,
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(0),
      Q => Q(0),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(10),
      Q => Q(10),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(11),
      Q => Q(11),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(12),
      Q => Q(12),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(13),
      Q => Q(13),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(14),
      Q => Q(14),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(15),
      Q => Q(15),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(16),
      Q => Q(16),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(17),
      Q => Q(17),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(18),
      Q => Q(18),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(19),
      Q => Q(19),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(1),
      Q => Q(1),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(20),
      Q => Q(20),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(21),
      Q => Q(21),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(22),
      Q => Q(22),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(23),
      Q => Q(23),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(24),
      Q => Q(24),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(25),
      Q => Q(25),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(26),
      Q => Q(26),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(27),
      Q => Q(27),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(28),
      Q => Q(28),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(29),
      Q => Q(29),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(2),
      Q => Q(2),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(30),
      Q => Q(30),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(31),
      Q => Q(31),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(32),
      Q => Q(32),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(33),
      Q => Q(33),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(34),
      Q => Q(34),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(35),
      Q => Q(35),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(36),
      Q => Q(36),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(37),
      Q => Q(37),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(38),
      Q => Q(38),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(39),
      Q => Q(39),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(3),
      Q => Q(3),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(40),
      Q => Q(40),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(41),
      Q => Q(41),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(42),
      Q => Q(42),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(43),
      Q => Q(43),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(44),
      Q => Q(44),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(45),
      Q => Q(45),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(46),
      Q => Q(46),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(47),
      Q => Q(47),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(48),
      Q => Q(48),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(49),
      Q => Q(49),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(4),
      Q => Q(4),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(50),
      Q => Q(50),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(51),
      Q => Q(51),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(52),
      Q => Q(52),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(53),
      Q => Q(53),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(54),
      Q => Q(54),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(55),
      Q => Q(55),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(56),
      Q => Q(56),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(57),
      Q => Q(57),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(58),
      Q => Q(58),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(59),
      Q => Q(59),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(5),
      Q => Q(5),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(60),
      Q => Q(60),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(61),
      Q => Q(61),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(62),
      Q => Q(62),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(63),
      Q => Q(63),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(6),
      Q => Q(6),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(7),
      Q => Q(7),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(8),
      Q => Q(8),
      R => \^sr\(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(9),
      Q => Q(9),
      R => \^sr\(0)
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => fifo_rst_ff3,
      I1 => fifo_rst_ff4,
      I2 => aresetn,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_memory__parameterized1_27\ is
  port (
    \goreg_bm.dout_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_memory__parameterized1_27\ : entity is "memory";
end \pcie_7x_0_memory__parameterized1_27\;

architecture STRUCTURE of \pcie_7x_0_memory__parameterized1_27\ is
  signal doutb : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28\
     port map (
      D(63 downto 0) => doutb(63 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => RD_PNTR(3 downto 0),
      WR_PNTR(3 downto 0) => WR_PNTR(3 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(0),
      Q => \goreg_bm.dout_i_reg[63]_0\(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(10),
      Q => \goreg_bm.dout_i_reg[63]_0\(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(11),
      Q => \goreg_bm.dout_i_reg[63]_0\(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(12),
      Q => \goreg_bm.dout_i_reg[63]_0\(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(13),
      Q => \goreg_bm.dout_i_reg[63]_0\(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(14),
      Q => \goreg_bm.dout_i_reg[63]_0\(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(15),
      Q => \goreg_bm.dout_i_reg[63]_0\(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(16),
      Q => \goreg_bm.dout_i_reg[63]_0\(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(17),
      Q => \goreg_bm.dout_i_reg[63]_0\(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(18),
      Q => \goreg_bm.dout_i_reg[63]_0\(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(19),
      Q => \goreg_bm.dout_i_reg[63]_0\(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(1),
      Q => \goreg_bm.dout_i_reg[63]_0\(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(20),
      Q => \goreg_bm.dout_i_reg[63]_0\(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(21),
      Q => \goreg_bm.dout_i_reg[63]_0\(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(22),
      Q => \goreg_bm.dout_i_reg[63]_0\(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(23),
      Q => \goreg_bm.dout_i_reg[63]_0\(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(24),
      Q => \goreg_bm.dout_i_reg[63]_0\(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(25),
      Q => \goreg_bm.dout_i_reg[63]_0\(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(26),
      Q => \goreg_bm.dout_i_reg[63]_0\(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(27),
      Q => \goreg_bm.dout_i_reg[63]_0\(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(28),
      Q => \goreg_bm.dout_i_reg[63]_0\(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(29),
      Q => \goreg_bm.dout_i_reg[63]_0\(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(2),
      Q => \goreg_bm.dout_i_reg[63]_0\(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(30),
      Q => \goreg_bm.dout_i_reg[63]_0\(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(31),
      Q => \goreg_bm.dout_i_reg[63]_0\(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(32),
      Q => \goreg_bm.dout_i_reg[63]_0\(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(33),
      Q => \goreg_bm.dout_i_reg[63]_0\(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(34),
      Q => \goreg_bm.dout_i_reg[63]_0\(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(35),
      Q => \goreg_bm.dout_i_reg[63]_0\(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(36),
      Q => \goreg_bm.dout_i_reg[63]_0\(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(37),
      Q => \goreg_bm.dout_i_reg[63]_0\(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(38),
      Q => \goreg_bm.dout_i_reg[63]_0\(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(39),
      Q => \goreg_bm.dout_i_reg[63]_0\(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(3),
      Q => \goreg_bm.dout_i_reg[63]_0\(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(40),
      Q => \goreg_bm.dout_i_reg[63]_0\(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(41),
      Q => \goreg_bm.dout_i_reg[63]_0\(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(42),
      Q => \goreg_bm.dout_i_reg[63]_0\(42),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(43),
      Q => \goreg_bm.dout_i_reg[63]_0\(43),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(44),
      Q => \goreg_bm.dout_i_reg[63]_0\(44),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(45),
      Q => \goreg_bm.dout_i_reg[63]_0\(45),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(46),
      Q => \goreg_bm.dout_i_reg[63]_0\(46),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(47),
      Q => \goreg_bm.dout_i_reg[63]_0\(47),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(48),
      Q => \goreg_bm.dout_i_reg[63]_0\(48),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(49),
      Q => \goreg_bm.dout_i_reg[63]_0\(49),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(4),
      Q => \goreg_bm.dout_i_reg[63]_0\(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(50),
      Q => \goreg_bm.dout_i_reg[63]_0\(50),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(51),
      Q => \goreg_bm.dout_i_reg[63]_0\(51),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(52),
      Q => \goreg_bm.dout_i_reg[63]_0\(52),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(53),
      Q => \goreg_bm.dout_i_reg[63]_0\(53),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(54),
      Q => \goreg_bm.dout_i_reg[63]_0\(54),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(55),
      Q => \goreg_bm.dout_i_reg[63]_0\(55),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(56),
      Q => \goreg_bm.dout_i_reg[63]_0\(56),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(57),
      Q => \goreg_bm.dout_i_reg[63]_0\(57),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(58),
      Q => \goreg_bm.dout_i_reg[63]_0\(58),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(59),
      Q => \goreg_bm.dout_i_reg[63]_0\(59),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(5),
      Q => \goreg_bm.dout_i_reg[63]_0\(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(60),
      Q => \goreg_bm.dout_i_reg[63]_0\(60),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(61),
      Q => \goreg_bm.dout_i_reg[63]_0\(61),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(62),
      Q => \goreg_bm.dout_i_reg[63]_0\(62),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(63),
      Q => \goreg_bm.dout_i_reg[63]_0\(63),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(6),
      Q => \goreg_bm.dout_i_reg[63]_0\(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(7),
      Q => \goreg_bm.dout_i_reg[63]_0\(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(8),
      Q => \goreg_bm.dout_i_reg[63]_0\(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => doutb(9),
      Q => \goreg_bm.dout_i_reg[63]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \pcie_7x_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^enb_dly_d\ : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ENB_dly_D <= \^enb_dly_d\;
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.pcie_7x_0_clk_x_pntrs
     port map (
      RD_PNTR(7 downto 0) => p_0_out(7 downto 0),
      WR_PNTR(7 downto 0) => p_13_out(7 downto 0),
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      \dest_graysync_ff_reg[1][7]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      ram_full_fb_i_reg => \^ram_full_fb_i_reg\,
      rx_fifo_wr_en => rx_fifo_wr_en,
      rx_fifo_wr_en_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      s_dclk_o => s_dclk_o,
      wr_pntr_plus2(7 downto 0) => wr_pntr_plus2(7 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.pcie_7x_0_rd_logic_18
     port map (
      E(0) => dout_i,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \^enb_dly_d\,
      Q(3 downto 0) => Q(3 downto 0),
      RD_PNTR(7 downto 0) => p_0_out(7 downto 0),
      SR(0) => SR(0),
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      rx_fifo_rd => rx_fifo_rd,
      \s_daddr_i_reg[2]\ => \s_daddr_i_reg[2]\,
      s_dclk_o => s_dclk_o
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.pcie_7x_0_wr_logic_19
     port map (
      WR_PNTR(7 downto 0) => p_13_out(7 downto 0),
      \gic0.gc0.count_reg[7]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      p_14_out(7 downto 0) => p_14_out(7 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => \^ram_full_fb_i_reg\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      wr_pntr_plus2(7 downto 0) => wr_pntr_plus2(7 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\pcie_7x_0_memory__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      E(0) => dout_i,
      ENA_I => ENA_I,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \^enb_dly_d\,
      POR_A => POR_A,
      RD_PNTR(7 downto 0) => p_0_out(7 downto 0),
      WR_PNTR(7 downto 0) => p_13_out(7 downto 0),
      \goreg_bm.dout_i_reg[31]_0\(31 downto 0) => \goreg_bm.dout_i_reg[31]\(31 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \pcie_7x_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\pcie_7x_0_clk_x_pntrs__parameterized0\
     port map (
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      s_dclk_o => s_dclk_o,
      \src_gray_ff_reg[0]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\pcie_7x_0_rd_logic__parameterized0_25\
     port map (
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => ENB_dly_D,
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      axi_rd_resp(0) => axi_rd_resp(0),
      \axi_rd_resp_reg[1]\ => \axi_rd_resp_reg[1]\,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \gc0.count_reg[3]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \out\ => \out\,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      \rd_qid_reg[0]\ => \rd_qid_reg[0]\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\pcie_7x_0_wr_logic__parameterized0_26\
     port map (
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_dly_D_0 => ENB_dly_D_0,
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      s_dclk_o => s_dclk_o
    );
\gntv_or_sync_fifo.mem\: entity work.\pcie_7x_0_memory__parameterized1_27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => p_6_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      SR(0) => SR(0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      \goreg_bm.dout_i_reg[63]_0\(63 downto 0) => \goreg_bm.dout_i_reg[63]\(63 downto 0),
      p_20_out => p_20_out,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1\ is
  port (
    POR_B : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1\ is
  signal \^enb_dly_d\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC;
begin
  ENB_dly_D <= \^enb_dly_d\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1\
     port map (
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      \dest_graysync_ff_reg[1][3]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      s_dclk_o => s_dclk_o
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\pcie_7x_0_rd_logic__parameterized0\
     port map (
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \^enb_dly_d\,
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gc0.count_reg[0]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_0\ => \gpregsm1.user_valid_reg_0\,
      \out\ => \out\,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      \wr_qid_reg[0]\ => \wr_qid_reg[0]\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\pcie_7x_0_wr_logic__parameterized0\
     port map (
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_dly_D_0 => ENB_dly_D_0,
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      s_dclk_o => s_dclk_o,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i
    );
\gntv_or_sync_fifo.mem\: entity work.\pcie_7x_0_memory__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      E(0) => p_6_out,
      ENA_I => ENA_I,
      ENA_I_0 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \^enb_dly_d\,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      RD_PNTR(3 downto 0) => p_0_out(3 downto 0),
      SR(0) => SR(0),
      WR_PNTR(3 downto 0) => p_13_out(3 downto 0),
      aresetn => aresetn,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      p_20_out => p_20_out,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_top__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \pcie_7x_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\pcie_7x_0_fifo_generator_ramfifo__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \goreg_bm.dout_i_reg[31]\(31 downto 0) => \goreg_bm.dout_i_reg[31]\(31 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_wr_en => rx_fifo_wr_en,
      \s_daddr_i_reg[2]\ => \s_daddr_i_reg[2]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \pcie_7x_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\pcie_7x_0_fifo_generator_ramfifo__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      axi_rd_resp(0) => axi_rd_resp(0),
      \axi_rd_resp_reg[1]\ => \axi_rd_resp_reg[1]\,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \goreg_bm.dout_i_reg[63]\(63 downto 0) => \goreg_bm.dout_i_reg[63]\(63 downto 0),
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      \rd_qid_reg[0]\ => \rd_qid_reg[0]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1\ is
  port (
    POR_B : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1\ : entity is "fifo_generator_top";
end \pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1\ is
begin
\grf.rf\: entity work.\pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_0\ => \gpregsm1.user_valid_reg_0\,
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i,
      \wr_qid_reg[0]\ => \wr_qid_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0\ : entity is "fifo_generator_v13_2_4_synth";
end \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\pcie_7x_0_fifo_generator_top__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \goreg_bm.dout_i_reg[31]\(31 downto 0) => \goreg_bm.dout_i_reg[31]\(31 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_wr_en => rx_fifo_wr_en,
      \s_daddr_i_reg[2]\ => \s_daddr_i_reg[2]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1\ : entity is "fifo_generator_v13_2_4_synth";
end \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\pcie_7x_0_fifo_generator_top__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      axi_rd_resp(0) => axi_rd_resp(0),
      \axi_rd_resp_reg[1]\ => \axi_rd_resp_reg[1]\,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \goreg_bm.dout_i_reg[63]\(63 downto 0) => \goreg_bm.dout_i_reg[63]\(63 downto 0),
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      \rd_qid_reg[0]\ => \rd_qid_reg[0]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1\ is
  port (
    POR_B : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1\ : entity is "fifo_generator_v13_2_4_synth";
end \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_0\ => \gpregsm1.user_valid_reg_0\,
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i,
      \wr_qid_reg[0]\ => \wr_qid_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    \s_daddr_i_reg[2]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    rx_fifo_rd : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4__parameterized0\ : entity is "fifo_generator_v13_2_4";
end \pcie_7x_0_fifo_generator_v13_2_4__parameterized0\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4__parameterized0\ is
begin
inst_fifo_gen: entity work.\pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => POR_A,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \goreg_bm.dout_i_reg[31]\(31 downto 0) => \goreg_bm.dout_i_reg[31]\(31 downto 0),
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_wr_en => rx_fifo_wr_en,
      \s_daddr_i_reg[2]\ => \s_daddr_i_reg[2]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rd_resp_reg[1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    rd_cmd_fifo_read_en : in STD_LOGIC;
    \rd_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_rd_ch_d : in STD_LOGIC;
    rd_axi_en_exec_ff4 : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_rd_txn_err : in STD_LOGIC;
    rd_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4__parameterized1\ : entity is "fifo_generator_v13_2_4";
end \pcie_7x_0_fifo_generator_v13_2_4__parameterized1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4__parameterized1\ is
begin
inst_fifo_gen: entity work.\pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      axi_rd_resp(0) => axi_rd_resp(0),
      \axi_rd_resp_reg[1]\ => \axi_rd_resp_reg[1]\,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \goreg_bm.dout_i_reg[63]\(63 downto 0) => \goreg_bm.dout_i_reg[63]\(63 downto 0),
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      \rd_qid_reg[0]\ => \rd_qid_reg[0]\,
      s_dclk_o => s_dclk_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1\ is
  port (
    POR_B : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.user_valid_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    s_dclk_o : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_20_out : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    wr_cmd_fifo_read_en : in STD_LOGIC;
    \wr_qid_reg[0]\ : in STD_LOGIC;
    cmd_valid_wr_ch_d : in STD_LOGIC;
    wr_axi_en_exec_ff4 : in STD_LOGIC;
    fifo_rst_ff3 : in STD_LOGIC;
    fifo_rst_ff4 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    wr_cmd_fifowren_i : in STD_LOGIC;
    ENB_dly_D_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1\ : entity is "fifo_generator_v13_2_4";
end \pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1\;

architecture STRUCTURE of \pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1\ is
begin
inst_fifo_gen: entity work.\pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_0 => ENB_dly_D_0,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \gpregsm1.user_valid_reg_0\ => \gpregsm1.user_valid_reg_0\,
      \out\ => \out\,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => s_dclk_o,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i,
      \wr_qid_reg[0]\ => \wr_qid_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine is
  port (
    sl_oport_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    axi_wr_done_ff : out STD_LOGIC;
    axi_rd_done_ff : out STD_LOGIC;
    axi_wr : out STD_LOGIC;
    axi_rd : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_cmd_fifo_data_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_20_out : in STD_LOGIC;
    axi_wr_done : in STD_LOGIC;
    axi_rd_done : in STD_LOGIC;
    fifo_rst_ff3_reg_0 : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    axi_rd_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_fifo_read_en : in STD_LOGIC;
    rx_fifo_wr_en : in STD_LOGIC;
    axi_wr_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_cmd_fifo_data_out_qid_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_wr_busy : in STD_LOGIC;
    axi_rd_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine : entity is "jtag_axi_v1_2_9_jtag_axi_engine";
end pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine is
  signal aresetn_xsdb : STD_LOGIC;
  signal aresetn_xsdb_ff : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of aresetn_xsdb_ff : signal is "true";
  signal aresetn_xsdb_ff2 : STD_LOGIC;
  attribute async_reg of aresetn_xsdb_ff2 : signal is "true";
  signal aresetn_xsdb_ff3 : STD_LOGIC;
  signal axi_aresetn_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of axi_aresetn_ff : signal is "true";
  signal axi_rd_txn_err : STD_LOGIC;
  signal cmd_decode_wr_channel_n_3 : STD_LOGIC;
  signal cmd_decode_wr_channel_n_4 : STD_LOGIC;
  signal cmd_valid_rd_ch : STD_LOGIC;
  signal cmd_valid_rd_ch_d : STD_LOGIC;
  signal cmd_valid_wr_ch : STD_LOGIC;
  signal cmd_valid_wr_ch_d : STD_LOGIC;
  signal fifo_rst : STD_LOGIC;
  attribute RTL_KEEP of fifo_rst : signal is "true";
  signal fifo_rst_ff1 : STD_LOGIC;
  attribute async_reg of fifo_rst_ff1 : signal is "true";
  signal fifo_rst_ff2 : STD_LOGIC;
  attribute async_reg of fifo_rst_ff2 : signal is "true";
  signal fifo_rst_ff3 : STD_LOGIC;
  signal fifo_rst_ff4 : STD_LOGIC;
  signal fifo_rst_xsdb : STD_LOGIC;
  signal fifo_rst_xsdb_ff : STD_LOGIC;
  signal fifo_rst_xsdb_ff2 : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0\ : STD_LOGIC;
  signal \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1\ : STD_LOGIC;
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal rd_axi_en : STD_LOGIC;
  signal rd_axi_en_exec : STD_LOGIC;
  attribute RTL_KEEP of rd_axi_en_exec : signal is "true";
  signal rd_axi_en_exec_ff : STD_LOGIC;
  attribute async_reg of rd_axi_en_exec_ff : signal is "true";
  signal rd_axi_en_exec_ff2 : STD_LOGIC;
  attribute async_reg of rd_axi_en_exec_ff2 : signal is "true";
  signal rd_axi_en_exec_ff3 : STD_LOGIC;
  signal rd_axi_en_exec_ff4 : STD_LOGIC;
  signal rd_cmd_counter : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_cmd_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_cmd_counter_1 : STD_LOGIC;
  signal rd_cmd_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_cmd_fifo_data_out_qid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_cmd_fifo_dataout_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rd_cmd_fifo_i_n_1 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_10 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_11 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_12 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_13 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_14 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_15 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_16 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_17 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_18 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_19 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_20 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_21 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_22 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_23 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_24 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_25 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_26 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_27 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_28 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_29 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_30 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_31 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_32 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_33 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_34 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_35 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_36 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_37 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_38 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_39 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_4 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_40 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_41 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_42 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_43 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_44 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_45 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_46 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_47 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_48 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_49 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_5 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_50 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_51 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_52 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_53 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_54 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_55 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_56 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_57 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_58 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_59 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_6 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_60 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_61 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_62 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_63 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_64 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_65 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_66 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_67 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_68 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_7 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_8 : STD_LOGIC;
  signal rd_cmd_fifo_i_n_9 : STD_LOGIC;
  signal rd_cmd_fifo_read_en : STD_LOGIC;
  signal rd_cmd_fifowren_axi : STD_LOGIC;
  attribute async_reg of rd_cmd_fifowren_axi : signal is "true";
  signal rd_cmd_fifowren_axi_ff : STD_LOGIC;
  attribute async_reg of rd_cmd_fifowren_axi_ff : signal is "true";
  signal rd_cmd_fifowren_axi_ff2 : STD_LOGIC;
  attribute async_reg of rd_cmd_fifowren_axi_ff2 : signal is "true";
  signal rd_cmd_fifowren_axi_ff3 : STD_LOGIC;
  attribute async_reg of rd_cmd_fifowren_axi_ff3 : signal is "true";
  signal rd_cmd_fifowren_i : STD_LOGIC;
  signal rd_cmd_fifowren_xsdb : STD_LOGIC;
  signal rd_cmd_valid : STD_LOGIC;
  signal rd_done_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_done_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_done_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_done_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_done_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_done_state_reg_n_0_[2]\ : STD_LOGIC;
  signal rd_sts_flag_reg_n_0 : STD_LOGIC;
  signal rx_fifo_i_n_10 : STD_LOGIC;
  signal rx_fifo_i_n_11 : STD_LOGIC;
  signal rx_fifo_i_n_12 : STD_LOGIC;
  signal rx_fifo_i_n_13 : STD_LOGIC;
  signal rx_fifo_i_n_14 : STD_LOGIC;
  signal rx_fifo_i_n_15 : STD_LOGIC;
  signal rx_fifo_i_n_16 : STD_LOGIC;
  signal rx_fifo_i_n_17 : STD_LOGIC;
  signal rx_fifo_i_n_18 : STD_LOGIC;
  signal rx_fifo_i_n_19 : STD_LOGIC;
  signal rx_fifo_i_n_2 : STD_LOGIC;
  signal rx_fifo_i_n_20 : STD_LOGIC;
  signal rx_fifo_i_n_21 : STD_LOGIC;
  signal rx_fifo_i_n_22 : STD_LOGIC;
  signal rx_fifo_i_n_23 : STD_LOGIC;
  signal rx_fifo_i_n_24 : STD_LOGIC;
  signal rx_fifo_i_n_25 : STD_LOGIC;
  signal rx_fifo_i_n_26 : STD_LOGIC;
  signal rx_fifo_i_n_27 : STD_LOGIC;
  signal rx_fifo_i_n_28 : STD_LOGIC;
  signal rx_fifo_i_n_29 : STD_LOGIC;
  signal rx_fifo_i_n_3 : STD_LOGIC;
  signal rx_fifo_i_n_30 : STD_LOGIC;
  signal rx_fifo_i_n_31 : STD_LOGIC;
  signal rx_fifo_i_n_32 : STD_LOGIC;
  signal rx_fifo_i_n_33 : STD_LOGIC;
  signal rx_fifo_i_n_34 : STD_LOGIC;
  signal rx_fifo_i_n_4 : STD_LOGIC;
  signal rx_fifo_i_n_5 : STD_LOGIC;
  signal rx_fifo_i_n_6 : STD_LOGIC;
  signal rx_fifo_i_n_7 : STD_LOGIC;
  signal rx_fifo_i_n_8 : STD_LOGIC;
  signal rx_fifo_i_n_9 : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal s_axi_rd_busy : STD_LOGIC;
  signal s_axi_rd_busy_i_1_n_0 : STD_LOGIC;
  signal s_axi_rd_done_i_1_n_0 : STD_LOGIC;
  signal s_axi_rd_done_i_2_n_0 : STD_LOGIC;
  signal s_axi_rd_resp : STD_LOGIC;
  signal \s_axi_rd_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rd_resp[1]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_wr_busy : STD_LOGIC;
  signal s_axi_wr_busy_i_1_n_0 : STD_LOGIC;
  signal s_axi_wr_done_i_1_n_0 : STD_LOGIC;
  signal s_axi_wr_done_i_2_n_0 : STD_LOGIC;
  signal \s_axi_wr_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_wr_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal s_daddr_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_daddr_wire : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s_den_i : STD_LOGIC;
  signal s_den_wire : STD_LOGIC;
  signal s_di_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_do_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_do_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_do_i_reg_n_0_[9]\ : STD_LOGIC;
  signal s_do_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_drdy_i : STD_LOGIC;
  signal s_dwe_i : STD_LOGIC;
  signal s_dwe_wire : STD_LOGIC;
  signal s_rst_i : STD_LOGIC;
  signal status_reg_data_in_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal status_reg_datain : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of status_reg_datain : signal is "true";
  signal status_reg_datain_ff : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of status_reg_datain_ff : signal is "true";
  signal status_reg_datain_ff2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of status_reg_datain_ff2 : signal is "true";
  signal status_reg_datain_ff3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal status_reg_datain_ff4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tx_fifo_dataout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_i_n_0 : STD_LOGIC;
  signal tx_fifo_wr : STD_LOGIC;
  signal wr_axi_en : STD_LOGIC;
  signal wr_axi_en_exec : STD_LOGIC;
  attribute RTL_KEEP of wr_axi_en_exec : signal is "true";
  signal wr_axi_en_exec_ff : STD_LOGIC;
  attribute async_reg of wr_axi_en_exec_ff : signal is "true";
  signal wr_axi_en_exec_ff2 : STD_LOGIC;
  attribute async_reg of wr_axi_en_exec_ff2 : signal is "true";
  signal wr_axi_en_exec_ff3 : STD_LOGIC;
  signal wr_axi_en_exec_ff4 : STD_LOGIC;
  signal wr_cmd_counter : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_cmd_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal wr_cmd_counter_2 : STD_LOGIC;
  signal wr_cmd_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_cmd_fifo_data_out_qid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_cmd_fifo_dataout_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wr_cmd_fifo_i_n_10 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_11 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_12 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_13 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_14 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_15 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_16 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_17 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_18 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_19 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_2 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_20 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_21 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_22 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_23 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_24 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_25 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_26 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_27 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_28 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_29 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_30 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_31 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_32 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_33 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_34 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_35 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_36 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_37 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_38 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_39 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_40 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_41 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_42 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_43 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_44 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_45 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_46 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_47 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_48 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_49 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_50 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_51 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_52 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_53 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_54 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_55 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_56 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_57 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_58 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_59 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_6 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_60 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_61 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_62 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_63 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_64 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_65 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_66 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_67 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_68 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_69 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_70 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_71 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_72 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_73 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_8 : STD_LOGIC;
  signal wr_cmd_fifo_i_n_9 : STD_LOGIC;
  signal wr_cmd_fifo_read_en : STD_LOGIC;
  signal wr_cmd_fifowren_axi : STD_LOGIC;
  attribute async_reg of wr_cmd_fifowren_axi : signal is "true";
  signal wr_cmd_fifowren_axi_ff : STD_LOGIC;
  attribute async_reg of wr_cmd_fifowren_axi_ff : signal is "true";
  signal wr_cmd_fifowren_axi_ff2 : STD_LOGIC;
  attribute async_reg of wr_cmd_fifowren_axi_ff2 : signal is "true";
  signal wr_cmd_fifowren_axi_ff3 : STD_LOGIC;
  attribute async_reg of wr_cmd_fifowren_axi_ff3 : signal is "true";
  signal wr_cmd_fifowren_i : STD_LOGIC;
  signal wr_cmd_fifowren_xsdb : STD_LOGIC;
  signal wr_cmd_valid : STD_LOGIC;
  signal wr_done_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_done_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \wr_done_state_reg_n_0_[2]\ : STD_LOGIC;
  signal wr_sts_flag_reg_n_0 : STD_LOGIC;
  signal xsdb_clk : STD_LOGIC;
  signal xsdb_rst : STD_LOGIC;
  signal xsdb_rst0_n_0 : STD_LOGIC;
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of U_XSDB_SLAVE : label is 0;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of U_XSDB_SLAVE : label is 1;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of U_XSDB_SLAVE : label is 2;
  attribute C_CORE_TYPE : integer;
  attribute C_CORE_TYPE of U_XSDB_SLAVE : label is 7;
  attribute C_CSE_DRV_VER : integer;
  attribute C_CSE_DRV_VER of U_XSDB_SLAVE : label is 1;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of U_XSDB_SLAVE : label is 2016;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of U_XSDB_SLAVE : label is 3;
  attribute C_NEXT_SLAVE : integer;
  attribute C_NEXT_SLAVE of U_XSDB_SLAVE : label is 0;
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of U_XSDB_SLAVE : label is 0;
  attribute C_USE_TEST_REG : integer;
  attribute C_USE_TEST_REG of U_XSDB_SLAVE : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U_XSDB_SLAVE : label is "artix7";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of U_XSDB_SLAVE : label is "16'b0000000001110001";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U_XSDB_SLAVE : label is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of aresetn_xsdb_ff2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aresetn_xsdb_ff2_reg : label is "yes";
  attribute ASYNC_REG_boolean of aresetn_xsdb_ff_reg : label is std.standard.true;
  attribute KEEP of aresetn_xsdb_ff_reg : label is "yes";
  attribute KEEP of axi_aresetn_ff_reg : label is "yes";
  attribute ASYNC_REG_boolean of fifo_rst_ff1_reg : label is std.standard.true;
  attribute KEEP of fifo_rst_ff1_reg : label is "yes";
  attribute ASYNC_REG_boolean of fifo_rst_ff2_reg : label is std.standard.true;
  attribute KEEP of fifo_rst_ff2_reg : label is "yes";
  attribute KEEP of fifo_rst_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of fifo_rst_xsdb_ff_reg : label is "no";
  attribute ASYNC_REG_boolean of rd_axi_en_exec_ff2_reg : label is std.standard.true;
  attribute KEEP of rd_axi_en_exec_ff2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rd_axi_en_exec_ff_reg : label is std.standard.true;
  attribute KEEP of rd_axi_en_exec_ff_reg : label is "yes";
  attribute KEEP of rd_axi_en_exec_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_cmd_counter[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rd_cmd_counter[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rd_cmd_counter[3]_i_1\ : label is "soft_lutpair128";
  attribute ASYNC_REG_boolean of rd_cmd_fifowren_axi_ff2_reg : label is std.standard.true;
  attribute KEEP of rd_cmd_fifowren_axi_ff2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rd_cmd_fifowren_axi_reg : label is std.standard.true;
  attribute KEEP of rd_cmd_fifowren_axi_reg : label is "yes";
  attribute SOFT_HLUTNM of \rd_done_state[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rd_done_state[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rd_done_state[2]_i_2\ : label is "soft_lutpair122";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rd_done_state_reg[0]\ : label is "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001";
  attribute FSM_ENCODED_STATES of \rd_done_state_reg[1]\ : label is "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001";
  attribute FSM_ENCODED_STATES of \rd_done_state_reg[2]\ : label is "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001";
  attribute SOFT_HLUTNM of s_axi_rd_busy_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of s_axi_rd_done_i_2 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \s_axi_rd_resp[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_axi_rd_resp[1]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of s_axi_wr_busy_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of s_axi_wr_done_i_2 : label is "soft_lutpair129";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[10]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[11]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[12]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[13]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[14]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[15]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[5]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[6]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[7]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[8]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \status_reg_datain_ff_reg[9]\ : label is std.standard.true;
  attribute KEEP of \status_reg_datain_ff_reg[9]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[0]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[10]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[11]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[12]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[13]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[14]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[15]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[1]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[2]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[3]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[4]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[5]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[6]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[7]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[8]\ : label is "yes";
  attribute KEEP of \status_reg_datain_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of wr_axi_en_exec_ff2_reg : label is std.standard.true;
  attribute KEEP of wr_axi_en_exec_ff2_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_axi_en_exec_ff_reg : label is std.standard.true;
  attribute KEEP of wr_axi_en_exec_ff_reg : label is "yes";
  attribute KEEP of wr_axi_en_exec_reg : label is "yes";
  attribute SOFT_HLUTNM of \wr_cmd_counter[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \wr_cmd_counter[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \wr_cmd_counter[3]_i_1\ : label is "soft_lutpair124";
  attribute ASYNC_REG_boolean of wr_cmd_fifowren_axi_ff2_reg : label is std.standard.true;
  attribute KEEP of wr_cmd_fifowren_axi_ff2_reg : label is "yes";
  attribute ASYNC_REG_boolean of wr_cmd_fifowren_axi_reg : label is std.standard.true;
  attribute KEEP of wr_cmd_fifowren_axi_reg : label is "yes";
  attribute SOFT_HLUTNM of \wr_done_state[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wr_done_state[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \wr_done_state[2]_i_2\ : label is "soft_lutpair123";
  attribute FSM_ENCODED_STATES of \wr_done_state_reg[0]\ : label is "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001";
  attribute FSM_ENCODED_STATES of \wr_done_state_reg[1]\ : label is "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001";
  attribute FSM_ENCODED_STATES of \wr_done_state_reg[2]\ : label is "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001";
begin
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
U_XSDB_SLAVE: entity work.pcie_7x_0_xsdbs_v1_0_2_xsdbs
     port map (
      s_daddr_o(16 downto 0) => s_daddr_wire(16 downto 0),
      s_dclk_o => xsdb_clk,
      s_den_o => s_den_wire,
      s_di_o(15 downto 0) => s_do_wire(15 downto 0),
      s_do_i(15 downto 0) => s_di_i(15 downto 0),
      s_drdy_i => s_drdy_i,
      s_dwe_o => s_dwe_wire,
      s_rst_o => s_rst_i,
      sl_iport_i(36 downto 0) => \out\(36 downto 0),
      sl_oport_o(16 downto 0) => sl_oport_o(16 downto 0)
    );
aresetn_xsdb_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => aresetn_xsdb_ff,
      Q => aresetn_xsdb_ff2,
      R => '0'
    );
aresetn_xsdb_ff3_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => aresetn_xsdb_ff2,
      Q => aresetn_xsdb_ff3,
      R => '0'
    );
aresetn_xsdb_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => axi_aresetn_ff,
      Q => aresetn_xsdb_ff,
      R => '0'
    );
aresetn_xsdb_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => aresetn_xsdb_ff3,
      Q => aresetn_xsdb,
      R => '0'
    );
axi_aresetn_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => aresetn,
      Q => axi_aresetn_ff,
      R => '0'
    );
axi_rd_txn_err_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => axi_rd_resp(1),
      Q => axi_rd_txn_err,
      R => wr_cmd_fifo_i_n_8
    );
cmd_decode_rd_channel: entity work.pcie_7x_0_jtag_axi_v1_2_9_cmd_decode
     port map (
      E(0) => cmd_valid_rd_ch,
      SR(0) => wr_cmd_fifo_i_n_8,
      axi_rd => axi_rd,
      axi_rd_busy => axi_rd_busy,
      axi_rd_done => axi_rd_done,
      axi_rd_done_ff => axi_rd_done_ff,
      axi_tx_reg_0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \out\ => rd_cmd_valid,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en
    );
cmd_decode_wr_channel: entity work.pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15
     port map (
      SR(0) => wr_cmd_fifo_i_n_8,
      axi_tx_done_ff_reg_0 => axi_wr_done_ff,
      axi_tx_done_ff_reg_1 => cmd_decode_wr_channel_n_3,
      axi_tx_done_ff_reg_2 => cmd_decode_wr_channel_n_4,
      axi_tx_reg_0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      axi_wr => axi_wr,
      axi_wr_busy => axi_wr_busy,
      axi_wr_done => axi_wr_done,
      axi_wr_resp(0) => axi_wr_resp(1),
      cmd_valid_wr_ch => cmd_valid_wr_ch,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      \out\ => wr_cmd_valid,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      wr_sts_flag_reg => wr_sts_flag_reg_n_0
    );
cmd_valid_rd_ch_d_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => cmd_valid_rd_ch,
      Q => cmd_valid_rd_ch_d,
      R => wr_cmd_fifo_i_n_8
    );
cmd_valid_wr_ch_d_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_cmd_fifo_i_n_9,
      Q => cmd_valid_wr_ch_d,
      R => '0'
    );
fifo_rst_ff1_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => fifo_rst,
      Q => fifo_rst_ff1,
      S => fifo_rst_ff3_reg_0
    );
fifo_rst_ff2_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => fifo_rst_ff1,
      Q => fifo_rst_ff2,
      S => fifo_rst_ff3_reg_0
    );
fifo_rst_ff3_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => fifo_rst_ff2,
      Q => fifo_rst_ff3,
      S => fifo_rst_ff3_reg_0
    );
fifo_rst_ff4_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => fifo_rst_ff3,
      Q => fifo_rst_ff4,
      S => fifo_rst_ff3_reg_0
    );
fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => fifo_rst_xsdb,
      Q => fifo_rst,
      R => '0'
    );
fifo_rst_xsdb_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => fifo_rst_xsdb_ff,
      Q => fifo_rst_xsdb_ff2,
      R => '0'
    );
fifo_rst_xsdb_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => fifo_rst_xsdb,
      Q => fifo_rst_xsdb_ff,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_cmd_fifowren_axi_ff
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_cmd_fifowren_axi_ff
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_cmd_fifowren_axi_ff3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_cmd_fifowren_axi_ff3
    );
rd_axi_en_exec_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_axi_en_exec_ff,
      Q => rd_axi_en_exec_ff2,
      R => wr_cmd_fifo_i_n_8
    );
rd_axi_en_exec_ff3_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_axi_en_exec_ff2,
      Q => rd_axi_en_exec_ff3,
      R => wr_cmd_fifo_i_n_8
    );
rd_axi_en_exec_ff4_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_axi_en_exec_ff3,
      Q => rd_axi_en_exec_ff4,
      R => wr_cmd_fifo_i_n_8
    );
rd_axi_en_exec_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_axi_en_exec,
      Q => rd_axi_en_exec_ff,
      R => wr_cmd_fifo_i_n_8
    );
rd_axi_en_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => rd_axi_en,
      Q => rd_axi_en_exec,
      R => xsdb_rst
    );
\rd_cmd_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_cmd_counter_reg(0),
      O => rd_cmd_counter(0)
    );
\rd_cmd_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rd_cmd_counter_reg(0),
      I1 => \rd_done_state_reg_n_0_[2]\,
      I2 => rd_cmd_counter_reg(1),
      O => \rd_cmd_counter[1]_i_1_n_0\
    );
\rd_cmd_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => rd_cmd_counter_reg(0),
      I1 => \rd_done_state_reg_n_0_[2]\,
      I2 => rd_cmd_counter_reg(2),
      I3 => rd_cmd_counter_reg(1),
      O => rd_cmd_counter(2)
    );
\rd_cmd_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \rd_done_state_reg_n_0_[2]\,
      I1 => rd_cmd_counter_reg(0),
      I2 => rd_cmd_counter_reg(1),
      I3 => rd_cmd_counter_reg(3),
      I4 => rd_cmd_counter_reg(2),
      O => rd_cmd_counter(3)
    );
\rd_cmd_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0540004000400040"
    )
        port map (
      I0 => rd_done_state(0),
      I1 => E(0),
      I2 => \rd_done_state_reg_n_0_[2]\,
      I3 => rd_done_state(1),
      I4 => rd_axi_en_exec_ff4,
      I5 => rd_cmd_fifowren_axi_ff2,
      O => rd_cmd_counter_1
    );
\rd_cmd_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => rd_cmd_counter_reg(1),
      I1 => rd_cmd_counter_reg(0),
      I2 => \rd_done_state_reg_n_0_[2]\,
      I3 => rd_cmd_counter_reg(2),
      I4 => rd_cmd_counter_reg(4),
      I5 => rd_cmd_counter_reg(3),
      O => rd_cmd_counter(4)
    );
\rd_cmd_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => rd_cmd_counter_1,
      D => rd_cmd_counter(0),
      Q => rd_cmd_counter_reg(0),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => rd_cmd_counter_1,
      D => \rd_cmd_counter[1]_i_1_n_0\,
      Q => rd_cmd_counter_reg(1),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => rd_cmd_counter_1,
      D => rd_cmd_counter(2),
      Q => rd_cmd_counter_reg(2),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => rd_cmd_counter_1,
      D => rd_cmd_counter(3),
      Q => rd_cmd_counter_reg(3),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => rd_cmd_counter_1,
      D => rd_cmd_counter(4),
      Q => rd_cmd_counter_reg(4),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_qid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => rd_cmd_fifo_i_n_68,
      Q => rd_cmd_fifo_data_out_qid(0),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_qid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => rd_cmd_fifo_i_n_67,
      Q => rd_cmd_fifo_data_out_qid(1),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_qid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => rd_cmd_fifo_i_n_66,
      Q => rd_cmd_fifo_data_out_qid(2),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_qid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => E(0),
      D => rd_cmd_fifo_i_n_65,
      Q => rd_cmd_fifo_data_out_qid(3),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_68,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(0),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_58,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(10),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_57,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(11),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_56,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(12),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_55,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(13),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_54,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(14),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_53,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(15),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_52,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(16),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_51,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(17),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_50,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(18),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_49,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(19),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_67,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(1),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_48,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(20),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_47,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(21),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_46,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(22),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_45,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(23),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_44,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(24),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_43,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(25),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_42,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(26),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_41,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(27),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_40,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(28),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_39,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(29),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_66,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(2),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_38,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(30),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_37,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(31),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_36,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(32),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_35,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(33),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_34,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(34),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_33,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(35),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_32,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(36),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_31,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(37),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_30,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(38),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_29,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(39),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_65,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(3),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_28,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(40),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_27,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(41),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_26,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(42),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_25,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(43),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_24,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(44),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_23,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(45),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_22,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(46),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_21,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(47),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_20,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(48),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_19,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(49),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_64,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(4),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_18,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(50),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_17,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(51),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_16,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(52),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_15,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(53),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_14,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(54),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_13,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(55),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_12,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(56),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_11,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(57),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_10,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(58),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_9,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(59),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_63,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(5),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_8,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(60),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_7,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(61),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_6,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(62),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_5,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(63),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_62,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(6),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_61,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(7),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_60,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(8),
      R => wr_cmd_fifo_i_n_8
    );
\rd_cmd_fifo_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_rd_ch,
      D => rd_cmd_fifo_i_n_59,
      Q => \rd_cmd_fifo_data_out_reg[63]_0\(9),
      R => wr_cmd_fifo_i_n_8
    );
rd_cmd_fifo_i: entity work.\pcie_7x_0_fifo_generator_v13_2_4__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => s_axi_rd_resp,
      ENB_dly_D => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2\,
      ENB_dly_D_0 => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(63 downto 0) => rd_cmd_fifo_dataout_i(63 downto 0),
      SR(0) => wr_cmd_fifo_i_n_8,
      axi_rd_resp(0) => axi_rd_resp(1),
      \axi_rd_resp_reg[1]\ => rd_cmd_fifo_i_n_4,
      axi_rd_txn_err => axi_rd_txn_err,
      cmd_valid_rd_ch_d => cmd_valid_rd_ch_d,
      \goreg_bm.dout_i_reg[63]\(63) => rd_cmd_fifo_i_n_5,
      \goreg_bm.dout_i_reg[63]\(62) => rd_cmd_fifo_i_n_6,
      \goreg_bm.dout_i_reg[63]\(61) => rd_cmd_fifo_i_n_7,
      \goreg_bm.dout_i_reg[63]\(60) => rd_cmd_fifo_i_n_8,
      \goreg_bm.dout_i_reg[63]\(59) => rd_cmd_fifo_i_n_9,
      \goreg_bm.dout_i_reg[63]\(58) => rd_cmd_fifo_i_n_10,
      \goreg_bm.dout_i_reg[63]\(57) => rd_cmd_fifo_i_n_11,
      \goreg_bm.dout_i_reg[63]\(56) => rd_cmd_fifo_i_n_12,
      \goreg_bm.dout_i_reg[63]\(55) => rd_cmd_fifo_i_n_13,
      \goreg_bm.dout_i_reg[63]\(54) => rd_cmd_fifo_i_n_14,
      \goreg_bm.dout_i_reg[63]\(53) => rd_cmd_fifo_i_n_15,
      \goreg_bm.dout_i_reg[63]\(52) => rd_cmd_fifo_i_n_16,
      \goreg_bm.dout_i_reg[63]\(51) => rd_cmd_fifo_i_n_17,
      \goreg_bm.dout_i_reg[63]\(50) => rd_cmd_fifo_i_n_18,
      \goreg_bm.dout_i_reg[63]\(49) => rd_cmd_fifo_i_n_19,
      \goreg_bm.dout_i_reg[63]\(48) => rd_cmd_fifo_i_n_20,
      \goreg_bm.dout_i_reg[63]\(47) => rd_cmd_fifo_i_n_21,
      \goreg_bm.dout_i_reg[63]\(46) => rd_cmd_fifo_i_n_22,
      \goreg_bm.dout_i_reg[63]\(45) => rd_cmd_fifo_i_n_23,
      \goreg_bm.dout_i_reg[63]\(44) => rd_cmd_fifo_i_n_24,
      \goreg_bm.dout_i_reg[63]\(43) => rd_cmd_fifo_i_n_25,
      \goreg_bm.dout_i_reg[63]\(42) => rd_cmd_fifo_i_n_26,
      \goreg_bm.dout_i_reg[63]\(41) => rd_cmd_fifo_i_n_27,
      \goreg_bm.dout_i_reg[63]\(40) => rd_cmd_fifo_i_n_28,
      \goreg_bm.dout_i_reg[63]\(39) => rd_cmd_fifo_i_n_29,
      \goreg_bm.dout_i_reg[63]\(38) => rd_cmd_fifo_i_n_30,
      \goreg_bm.dout_i_reg[63]\(37) => rd_cmd_fifo_i_n_31,
      \goreg_bm.dout_i_reg[63]\(36) => rd_cmd_fifo_i_n_32,
      \goreg_bm.dout_i_reg[63]\(35) => rd_cmd_fifo_i_n_33,
      \goreg_bm.dout_i_reg[63]\(34) => rd_cmd_fifo_i_n_34,
      \goreg_bm.dout_i_reg[63]\(33) => rd_cmd_fifo_i_n_35,
      \goreg_bm.dout_i_reg[63]\(32) => rd_cmd_fifo_i_n_36,
      \goreg_bm.dout_i_reg[63]\(31) => rd_cmd_fifo_i_n_37,
      \goreg_bm.dout_i_reg[63]\(30) => rd_cmd_fifo_i_n_38,
      \goreg_bm.dout_i_reg[63]\(29) => rd_cmd_fifo_i_n_39,
      \goreg_bm.dout_i_reg[63]\(28) => rd_cmd_fifo_i_n_40,
      \goreg_bm.dout_i_reg[63]\(27) => rd_cmd_fifo_i_n_41,
      \goreg_bm.dout_i_reg[63]\(26) => rd_cmd_fifo_i_n_42,
      \goreg_bm.dout_i_reg[63]\(25) => rd_cmd_fifo_i_n_43,
      \goreg_bm.dout_i_reg[63]\(24) => rd_cmd_fifo_i_n_44,
      \goreg_bm.dout_i_reg[63]\(23) => rd_cmd_fifo_i_n_45,
      \goreg_bm.dout_i_reg[63]\(22) => rd_cmd_fifo_i_n_46,
      \goreg_bm.dout_i_reg[63]\(21) => rd_cmd_fifo_i_n_47,
      \goreg_bm.dout_i_reg[63]\(20) => rd_cmd_fifo_i_n_48,
      \goreg_bm.dout_i_reg[63]\(19) => rd_cmd_fifo_i_n_49,
      \goreg_bm.dout_i_reg[63]\(18) => rd_cmd_fifo_i_n_50,
      \goreg_bm.dout_i_reg[63]\(17) => rd_cmd_fifo_i_n_51,
      \goreg_bm.dout_i_reg[63]\(16) => rd_cmd_fifo_i_n_52,
      \goreg_bm.dout_i_reg[63]\(15) => rd_cmd_fifo_i_n_53,
      \goreg_bm.dout_i_reg[63]\(14) => rd_cmd_fifo_i_n_54,
      \goreg_bm.dout_i_reg[63]\(13) => rd_cmd_fifo_i_n_55,
      \goreg_bm.dout_i_reg[63]\(12) => rd_cmd_fifo_i_n_56,
      \goreg_bm.dout_i_reg[63]\(11) => rd_cmd_fifo_i_n_57,
      \goreg_bm.dout_i_reg[63]\(10) => rd_cmd_fifo_i_n_58,
      \goreg_bm.dout_i_reg[63]\(9) => rd_cmd_fifo_i_n_59,
      \goreg_bm.dout_i_reg[63]\(8) => rd_cmd_fifo_i_n_60,
      \goreg_bm.dout_i_reg[63]\(7) => rd_cmd_fifo_i_n_61,
      \goreg_bm.dout_i_reg[63]\(6) => rd_cmd_fifo_i_n_62,
      \goreg_bm.dout_i_reg[63]\(5) => rd_cmd_fifo_i_n_63,
      \goreg_bm.dout_i_reg[63]\(4) => rd_cmd_fifo_i_n_64,
      \goreg_bm.dout_i_reg[63]\(3) => rd_cmd_fifo_i_n_65,
      \goreg_bm.dout_i_reg[63]\(2) => rd_cmd_fifo_i_n_66,
      \goreg_bm.dout_i_reg[63]\(1) => rd_cmd_fifo_i_n_67,
      \goreg_bm.dout_i_reg[63]\(0) => rd_cmd_fifo_i_n_68,
      \gpregsm1.user_valid_reg\(0) => cmd_valid_rd_ch,
      \out\ => rd_cmd_valid,
      p_20_out => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\,
      ram_full_fb_i_reg => rd_cmd_fifo_i_n_1,
      rd_axi_en_exec_ff4 => rd_axi_en_exec_ff4,
      rd_cmd_fifo_read_en => rd_cmd_fifo_read_en,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      \rd_qid_reg[0]\ => rd_sts_flag_reg_n_0,
      s_dclk_o => xsdb_clk
    );
rd_cmd_fifowren_axi_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_cmd_fifowren_axi,
      Q => rd_cmd_fifowren_axi_ff2,
      R => wr_cmd_fifo_i_n_8
    );
rd_cmd_fifowren_axi_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_cmd_fifowren_xsdb,
      Q => rd_cmd_fifowren_axi,
      R => wr_cmd_fifo_i_n_8
    );
rd_cmd_fifowren_xsdb_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => rd_cmd_fifowren_i,
      Q => rd_cmd_fifowren_xsdb,
      R => xsdb_rst
    );
\rd_done_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEECC0C"
    )
        port map (
      I0 => \rd_done_state[2]_i_2_n_0\,
      I1 => rd_done_state(0),
      I2 => rd_axi_en_exec_ff4,
      I3 => rd_done_state(1),
      I4 => \rd_done_state_reg_n_0_[2]\,
      O => \rd_done_state[0]_i_1_n_0\
    );
\rd_done_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E8"
    )
        port map (
      I0 => rd_done_state(0),
      I1 => rd_axi_en_exec_ff4,
      I2 => rd_done_state(1),
      I3 => \rd_done_state_reg_n_0_[2]\,
      O => \rd_done_state[1]_i_1_n_0\
    );
\rd_done_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0300"
    )
        port map (
      I0 => \rd_done_state[2]_i_2_n_0\,
      I1 => rd_done_state(0),
      I2 => rd_axi_en_exec_ff4,
      I3 => rd_done_state(1),
      I4 => \rd_done_state_reg_n_0_[2]\,
      O => \rd_done_state[2]_i_1_n_0\
    );
\rd_done_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rd_cmd_counter_reg(3),
      I1 => rd_cmd_counter_reg(1),
      I2 => rd_cmd_counter_reg(0),
      I3 => rd_cmd_counter_reg(4),
      I4 => rd_cmd_counter_reg(2),
      O => \rd_done_state[2]_i_2_n_0\
    );
\rd_done_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \rd_done_state[0]_i_1_n_0\,
      Q => rd_done_state(0),
      S => wr_cmd_fifo_i_n_8
    );
\rd_done_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \rd_done_state[1]_i_1_n_0\,
      Q => rd_done_state(1),
      R => wr_cmd_fifo_i_n_8
    );
\rd_done_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \rd_done_state[2]_i_1_n_0\,
      Q => \rd_done_state_reg_n_0_[2]\,
      R => wr_cmd_fifo_i_n_8
    );
\rd_qid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => rd_cmd_fifo_data_out_qid(0),
      Q => status_reg_data_in_i(8),
      R => wr_cmd_fifo_i_n_8
    );
\rd_qid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => rd_cmd_fifo_data_out_qid(1),
      Q => status_reg_data_in_i(9),
      R => wr_cmd_fifo_i_n_8
    );
\rd_qid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => rd_cmd_fifo_data_out_qid(2),
      Q => status_reg_data_in_i(10),
      R => wr_cmd_fifo_i_n_8
    );
\rd_qid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => rd_cmd_fifo_data_out_qid(3),
      Q => status_reg_data_in_i(11),
      R => wr_cmd_fifo_i_n_8
    );
rd_sts_flag_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => rd_cmd_fifo_i_n_4,
      Q => rd_sts_flag_reg_n_0,
      S => wr_cmd_fifo_i_n_8
    );
rx_fifo_i: entity work.\pcie_7x_0_fifo_generator_v13_2_4__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(31 downto 0),
      ENA_I => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_dly_D => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_A => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A\,
      Q(3 downto 0) => s_daddr_i(3 downto 0),
      SR(0) => xsdb_rst,
      \goreg_bm.dout_i_reg[31]\(31) => rx_fifo_i_n_3,
      \goreg_bm.dout_i_reg[31]\(30) => rx_fifo_i_n_4,
      \goreg_bm.dout_i_reg[31]\(29) => rx_fifo_i_n_5,
      \goreg_bm.dout_i_reg[31]\(28) => rx_fifo_i_n_6,
      \goreg_bm.dout_i_reg[31]\(27) => rx_fifo_i_n_7,
      \goreg_bm.dout_i_reg[31]\(26) => rx_fifo_i_n_8,
      \goreg_bm.dout_i_reg[31]\(25) => rx_fifo_i_n_9,
      \goreg_bm.dout_i_reg[31]\(24) => rx_fifo_i_n_10,
      \goreg_bm.dout_i_reg[31]\(23) => rx_fifo_i_n_11,
      \goreg_bm.dout_i_reg[31]\(22) => rx_fifo_i_n_12,
      \goreg_bm.dout_i_reg[31]\(21) => rx_fifo_i_n_13,
      \goreg_bm.dout_i_reg[31]\(20) => rx_fifo_i_n_14,
      \goreg_bm.dout_i_reg[31]\(19) => rx_fifo_i_n_15,
      \goreg_bm.dout_i_reg[31]\(18) => rx_fifo_i_n_16,
      \goreg_bm.dout_i_reg[31]\(17) => rx_fifo_i_n_17,
      \goreg_bm.dout_i_reg[31]\(16) => rx_fifo_i_n_18,
      \goreg_bm.dout_i_reg[31]\(15) => rx_fifo_i_n_19,
      \goreg_bm.dout_i_reg[31]\(14) => rx_fifo_i_n_20,
      \goreg_bm.dout_i_reg[31]\(13) => rx_fifo_i_n_21,
      \goreg_bm.dout_i_reg[31]\(12) => rx_fifo_i_n_22,
      \goreg_bm.dout_i_reg[31]\(11) => rx_fifo_i_n_23,
      \goreg_bm.dout_i_reg[31]\(10) => rx_fifo_i_n_24,
      \goreg_bm.dout_i_reg[31]\(9) => rx_fifo_i_n_25,
      \goreg_bm.dout_i_reg[31]\(8) => rx_fifo_i_n_26,
      \goreg_bm.dout_i_reg[31]\(7) => rx_fifo_i_n_27,
      \goreg_bm.dout_i_reg[31]\(6) => rx_fifo_i_n_28,
      \goreg_bm.dout_i_reg[31]\(5) => rx_fifo_i_n_29,
      \goreg_bm.dout_i_reg[31]\(4) => rx_fifo_i_n_30,
      \goreg_bm.dout_i_reg[31]\(3) => rx_fifo_i_n_31,
      \goreg_bm.dout_i_reg[31]\(2) => rx_fifo_i_n_32,
      \goreg_bm.dout_i_reg[31]\(1) => rx_fifo_i_n_33,
      \goreg_bm.dout_i_reg[31]\(0) => rx_fifo_i_n_34,
      p_20_out => p_20_out,
      ram_full_fb_i_reg => \^ram_full_fb_i_reg\,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_wr_en => rx_fifo_wr_en,
      \s_daddr_i_reg[2]\ => rx_fifo_i_n_2,
      s_dclk_o => xsdb_clk
    );
s_axi_rd_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFEFFFFAEFE0000"
    )
        port map (
      I0 => rd_done_state(1),
      I1 => axi_rd_busy,
      I2 => \rd_done_state_reg_n_0_[2]\,
      I3 => \rd_done_state[2]_i_2_n_0\,
      I4 => s_axi_rd_busy,
      I5 => status_reg_data_in_i(0),
      O => s_axi_rd_busy_i_1_n_0
    );
s_axi_rd_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0334"
    )
        port map (
      I0 => rd_axi_en_exec_ff4,
      I1 => rd_done_state(0),
      I2 => rd_done_state(1),
      I3 => \rd_done_state_reg_n_0_[2]\,
      O => s_axi_rd_busy
    );
s_axi_rd_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => s_axi_rd_busy_i_1_n_0,
      Q => status_reg_data_in_i(0),
      R => wr_cmd_fifo_i_n_8
    );
s_axi_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => axi_rd_done,
      I1 => rd_axi_en_exec_ff4,
      I2 => rd_done_state(0),
      I3 => \rd_done_state[2]_i_2_n_0\,
      I4 => s_axi_rd_done_i_2_n_0,
      I5 => status_reg_data_in_i(1),
      O => s_axi_rd_done_i_1_n_0
    );
s_axi_rd_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \rd_done_state_reg_n_0_[2]\,
      I1 => rd_done_state(0),
      I2 => rd_done_state(1),
      O => s_axi_rd_done_i_2_n_0
    );
s_axi_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => s_axi_rd_done_i_1_n_0,
      Q => status_reg_data_in_i(1),
      R => wr_cmd_fifo_i_n_8
    );
\s_axi_rd_resp[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_sts_flag_reg_n_0,
      I1 => axi_rd_resp(0),
      O => \s_axi_rd_resp[0]_i_1_n_0\
    );
\s_axi_rd_resp[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_sts_flag_reg_n_0,
      I1 => axi_rd_resp(1),
      O => \s_axi_rd_resp[1]_i_2_n_0\
    );
\s_axi_rd_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => \s_axi_rd_resp[0]_i_1_n_0\,
      Q => status_reg_data_in_i(2),
      R => wr_cmd_fifo_i_n_8
    );
\s_axi_rd_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => s_axi_rd_resp,
      D => \s_axi_rd_resp[1]_i_2_n_0\,
      Q => status_reg_data_in_i(3),
      R => wr_cmd_fifo_i_n_8
    );
s_axi_wr_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFEFFFFAEFE0000"
    )
        port map (
      I0 => wr_done_state(1),
      I1 => axi_wr_busy,
      I2 => \wr_done_state_reg_n_0_[2]\,
      I3 => \wr_done_state[2]_i_2_n_0\,
      I4 => s_axi_wr_busy,
      I5 => status_reg_data_in_i(4),
      O => s_axi_wr_busy_i_1_n_0
    );
s_axi_wr_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0334"
    )
        port map (
      I0 => wr_axi_en_exec_ff4,
      I1 => wr_done_state(0),
      I2 => wr_done_state(1),
      I3 => \wr_done_state_reg_n_0_[2]\,
      O => s_axi_wr_busy
    );
s_axi_wr_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => s_axi_wr_busy_i_1_n_0,
      Q => status_reg_data_in_i(4),
      R => wr_cmd_fifo_i_n_8
    );
s_axi_wr_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => axi_wr_done,
      I1 => wr_axi_en_exec_ff4,
      I2 => wr_done_state(0),
      I3 => \wr_done_state[2]_i_2_n_0\,
      I4 => s_axi_wr_done_i_2_n_0,
      I5 => status_reg_data_in_i(5),
      O => s_axi_wr_done_i_1_n_0
    );
s_axi_wr_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \wr_done_state_reg_n_0_[2]\,
      I1 => wr_done_state(0),
      I2 => wr_done_state(1),
      O => s_axi_wr_done_i_2_n_0
    );
s_axi_wr_done_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => s_axi_wr_done_i_1_n_0,
      Q => status_reg_data_in_i(5),
      R => wr_cmd_fifo_i_n_8
    );
\s_axi_wr_resp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => wr_sts_flag_reg_n_0,
      I1 => axi_wr_resp(0),
      I2 => cmd_decode_wr_channel_n_3,
      I3 => status_reg_data_in_i(6),
      O => \s_axi_wr_resp[0]_i_1_n_0\
    );
\s_axi_wr_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FF80808080"
    )
        port map (
      I0 => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      I1 => axi_wr_resp(1),
      I2 => wr_sts_flag_reg_n_0,
      I3 => cmd_valid_wr_ch,
      I4 => cmd_valid_wr_ch_d,
      I5 => status_reg_data_in_i(7),
      O => \s_axi_wr_resp[1]_i_1_n_0\
    );
\s_axi_wr_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \s_axi_wr_resp[0]_i_1_n_0\,
      Q => status_reg_data_in_i(6),
      R => wr_cmd_fifo_i_n_8
    );
\s_axi_wr_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \s_axi_wr_resp[1]_i_1_n_0\,
      Q => status_reg_data_in_i(7),
      R => wr_cmd_fifo_i_n_8
    );
\s_daddr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(0),
      Q => s_daddr_i(0),
      R => s_rst_i
    );
\s_daddr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(1),
      Q => s_daddr_i(1),
      R => s_rst_i
    );
\s_daddr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(2),
      Q => s_daddr_i(2),
      R => s_rst_i
    );
\s_daddr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(3),
      Q => s_daddr_i(3),
      R => s_rst_i
    );
\s_daddr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(4),
      Q => s_daddr_i(4),
      R => s_rst_i
    );
\s_daddr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(5),
      Q => s_daddr_i(5),
      R => s_rst_i
    );
\s_daddr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(6),
      Q => s_daddr_i(6),
      R => s_rst_i
    );
\s_daddr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_daddr_wire(7),
      Q => s_daddr_i(7),
      R => s_rst_i
    );
s_den_i_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_den_wire,
      Q => s_den_i,
      R => s_rst_i
    );
\s_do_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(0),
      Q => s_do_i(0),
      R => s_rst_i
    );
\s_do_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(10),
      Q => \s_do_i_reg_n_0_[10]\,
      R => s_rst_i
    );
\s_do_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(11),
      Q => \s_do_i_reg_n_0_[11]\,
      R => s_rst_i
    );
\s_do_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(12),
      Q => \s_do_i_reg_n_0_[12]\,
      R => s_rst_i
    );
\s_do_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(13),
      Q => \s_do_i_reg_n_0_[13]\,
      R => s_rst_i
    );
\s_do_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(14),
      Q => \s_do_i_reg_n_0_[14]\,
      R => s_rst_i
    );
\s_do_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(15),
      Q => \s_do_i_reg_n_0_[15]\,
      R => s_rst_i
    );
\s_do_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(1),
      Q => \s_do_i_reg_n_0_[1]\,
      R => s_rst_i
    );
\s_do_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(2),
      Q => \s_do_i_reg_n_0_[2]\,
      R => s_rst_i
    );
\s_do_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(3),
      Q => \s_do_i_reg_n_0_[3]\,
      R => s_rst_i
    );
\s_do_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(4),
      Q => \s_do_i_reg_n_0_[4]\,
      R => s_rst_i
    );
\s_do_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(5),
      Q => \s_do_i_reg_n_0_[5]\,
      R => s_rst_i
    );
\s_do_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(6),
      Q => \s_do_i_reg_n_0_[6]\,
      R => s_rst_i
    );
\s_do_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(7),
      Q => \s_do_i_reg_n_0_[7]\,
      R => s_rst_i
    );
\s_do_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(8),
      Q => \s_do_i_reg_n_0_[8]\,
      R => s_rst_i
    );
\s_do_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_do_wire(9),
      Q => \s_do_i_reg_n_0_[9]\,
      R => s_rst_i
    );
s_dwe_i_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => s_dwe_wire,
      Q => s_dwe_i,
      R => s_rst_i
    );
\status_reg_datain_ff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(0),
      Q => status_reg_datain_ff2(0),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(10),
      Q => status_reg_datain_ff2(10),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(11),
      Q => status_reg_datain_ff2(11),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(12),
      Q => status_reg_datain_ff2(12),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(13),
      Q => status_reg_datain_ff2(13),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(14),
      Q => status_reg_datain_ff2(14),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(15),
      Q => status_reg_datain_ff2(15),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(1),
      Q => status_reg_datain_ff2(1),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(2),
      Q => status_reg_datain_ff2(2),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(3),
      Q => status_reg_datain_ff2(3),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(4),
      Q => status_reg_datain_ff2(4),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(5),
      Q => status_reg_datain_ff2(5),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(6),
      Q => status_reg_datain_ff2(6),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(7),
      Q => status_reg_datain_ff2(7),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(8),
      Q => status_reg_datain_ff2(8),
      R => xsdb_rst
    );
\status_reg_datain_ff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff(9),
      Q => status_reg_datain_ff2(9),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(0),
      Q => status_reg_datain_ff3(0),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(10),
      Q => status_reg_datain_ff3(10),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(11),
      Q => status_reg_datain_ff3(11),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(12),
      Q => status_reg_datain_ff3(12),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(13),
      Q => status_reg_datain_ff3(13),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(14),
      Q => status_reg_datain_ff3(14),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(15),
      Q => status_reg_datain_ff3(15),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(1),
      Q => status_reg_datain_ff3(1),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(2),
      Q => status_reg_datain_ff3(2),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(3),
      Q => status_reg_datain_ff3(3),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(4),
      Q => status_reg_datain_ff3(4),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(5),
      Q => status_reg_datain_ff3(5),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(6),
      Q => status_reg_datain_ff3(6),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(7),
      Q => status_reg_datain_ff3(7),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(8),
      Q => status_reg_datain_ff3(8),
      R => xsdb_rst
    );
\status_reg_datain_ff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff2(9),
      Q => status_reg_datain_ff3(9),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(0),
      Q => status_reg_datain_ff4(0),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(10),
      Q => status_reg_datain_ff4(10),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(11),
      Q => status_reg_datain_ff4(11),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(12),
      Q => status_reg_datain_ff4(12),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(13),
      Q => status_reg_datain_ff4(13),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(14),
      Q => status_reg_datain_ff4(14),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(15),
      Q => status_reg_datain_ff4(15),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(1),
      Q => status_reg_datain_ff4(1),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(2),
      Q => status_reg_datain_ff4(2),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(3),
      Q => status_reg_datain_ff4(3),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(4),
      Q => status_reg_datain_ff4(4),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(5),
      Q => status_reg_datain_ff4(5),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(6),
      Q => status_reg_datain_ff4(6),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(7),
      Q => status_reg_datain_ff4(7),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(8),
      Q => status_reg_datain_ff4(8),
      R => xsdb_rst
    );
\status_reg_datain_ff4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain_ff3(9),
      Q => status_reg_datain_ff4(9),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(0),
      Q => status_reg_datain_ff(0),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(10),
      Q => status_reg_datain_ff(10),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(11),
      Q => status_reg_datain_ff(11),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(12),
      Q => status_reg_datain_ff(12),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(13),
      Q => status_reg_datain_ff(13),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(14),
      Q => status_reg_datain_ff(14),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(15),
      Q => status_reg_datain_ff(15),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(1),
      Q => status_reg_datain_ff(1),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(2),
      Q => status_reg_datain_ff(2),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(3),
      Q => status_reg_datain_ff(3),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(4),
      Q => status_reg_datain_ff(4),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(5),
      Q => status_reg_datain_ff(5),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(6),
      Q => status_reg_datain_ff(6),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(7),
      Q => status_reg_datain_ff(7),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(8),
      Q => status_reg_datain_ff(8),
      R => xsdb_rst
    );
\status_reg_datain_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => status_reg_datain(9),
      Q => status_reg_datain_ff(9),
      R => xsdb_rst
    );
\status_reg_datain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(0),
      Q => status_reg_datain(0),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(10),
      Q => status_reg_datain(10),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(11),
      Q => status_reg_datain(11),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(12),
      Q => status_reg_datain(12),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(13),
      Q => status_reg_datain(13),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(14),
      Q => status_reg_datain(14),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(15),
      Q => status_reg_datain(15),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(1),
      Q => status_reg_datain(1),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(2),
      Q => status_reg_datain(2),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(3),
      Q => status_reg_datain(3),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(4),
      Q => status_reg_datain(4),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(5),
      Q => status_reg_datain(5),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(6),
      Q => status_reg_datain(6),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(7),
      Q => status_reg_datain(7),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(8),
      Q => status_reg_datain(8),
      R => wr_cmd_fifo_i_n_8
    );
\status_reg_datain_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => status_reg_data_in_i(9),
      Q => status_reg_datain(9),
      R => wr_cmd_fifo_i_n_8
    );
tx_fifo_i: entity work.pcie_7x_0_fifo_generator_v13_2_4
     port map (
      Q(31 downto 0) => tx_fifo_dataout(31 downto 0),
      \goreg_dm.dout_i_reg[31]\(31 downto 0) => \goreg_dm.dout_i_reg[31]\(31 downto 0),
      \gpr1.dout_i_reg[0]\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \out\ => tx_fifo_i_n_0,
      p_20_out => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1\,
      s_dclk_o => xsdb_clk,
      tx_fifo_read_en => tx_fifo_read_en,
      tx_fifo_wr => tx_fifo_wr
    );
u_xsdb_fifo_interface: entity work.pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface
     port map (
      D(31) => rx_fifo_i_n_3,
      D(30) => rx_fifo_i_n_4,
      D(29) => rx_fifo_i_n_5,
      D(28) => rx_fifo_i_n_6,
      D(27) => rx_fifo_i_n_7,
      D(26) => rx_fifo_i_n_8,
      D(25) => rx_fifo_i_n_9,
      D(24) => rx_fifo_i_n_10,
      D(23) => rx_fifo_i_n_11,
      D(22) => rx_fifo_i_n_12,
      D(21) => rx_fifo_i_n_13,
      D(20) => rx_fifo_i_n_14,
      D(19) => rx_fifo_i_n_15,
      D(18) => rx_fifo_i_n_16,
      D(17) => rx_fifo_i_n_17,
      D(16) => rx_fifo_i_n_18,
      D(15) => rx_fifo_i_n_19,
      D(14) => rx_fifo_i_n_20,
      D(13) => rx_fifo_i_n_21,
      D(12) => rx_fifo_i_n_22,
      D(11) => rx_fifo_i_n_23,
      D(10) => rx_fifo_i_n_24,
      D(9) => rx_fifo_i_n_25,
      D(8) => rx_fifo_i_n_26,
      D(7) => rx_fifo_i_n_27,
      D(6) => rx_fifo_i_n_28,
      D(5) => rx_fifo_i_n_29,
      D(4) => rx_fifo_i_n_30,
      D(3) => rx_fifo_i_n_31,
      D(2) => rx_fifo_i_n_32,
      D(1) => rx_fifo_i_n_33,
      D(0) => rx_fifo_i_n_34,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => wr_cmd_fifo_i_n_2,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ => rd_cmd_fifo_i_n_1,
      Q(15) => \s_do_i_reg_n_0_[15]\,
      Q(14) => \s_do_i_reg_n_0_[14]\,
      Q(13) => \s_do_i_reg_n_0_[13]\,
      Q(12) => \s_do_i_reg_n_0_[12]\,
      Q(11) => \s_do_i_reg_n_0_[11]\,
      Q(10) => \s_do_i_reg_n_0_[10]\,
      Q(9) => \s_do_i_reg_n_0_[9]\,
      Q(8) => \s_do_i_reg_n_0_[8]\,
      Q(7) => \s_do_i_reg_n_0_[7]\,
      Q(6) => \s_do_i_reg_n_0_[6]\,
      Q(5) => \s_do_i_reg_n_0_[5]\,
      Q(4) => \s_do_i_reg_n_0_[4]\,
      Q(3) => \s_do_i_reg_n_0_[3]\,
      Q(2) => \s_do_i_reg_n_0_[2]\,
      Q(1) => \s_do_i_reg_n_0_[1]\,
      Q(0) => s_do_i(0),
      fifo_rst_xsdb => fifo_rst_xsdb,
      \out\ => tx_fifo_i_n_0,
      p_20_out => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1\,
      p_20_out_0 => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0\,
      p_20_out_1 => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\,
      ram_empty_fb_i_reg => rx_fifo_i_n_2,
      rd_axi_en => rd_axi_en,
      rd_cmd_fifowren_i => rd_cmd_fifowren_i,
      rx_fifo_rd => rx_fifo_rd,
      rx_fifo_rden_reg_reg(7 downto 0) => s_daddr_i(7 downto 0),
      s_dclk_o => xsdb_clk,
      s_den_i => s_den_i,
      s_do_i(15 downto 0) => s_di_i(15 downto 0),
      s_drdy_i => s_drdy_i,
      s_dwe_i => s_dwe_i,
      \status_reg_datain_ff_reg[15]_0\(15 downto 0) => status_reg_datain_ff4(15 downto 0),
      \tx_fifo_dataout_reg[31]\(31 downto 0) => tx_fifo_dataout(31 downto 0),
      \tx_fifo_dataout_reg[63]\(63 downto 0) => wr_cmd_fifo_dataout_i(63 downto 0),
      \tx_fifo_dataout_reg[63]_0\(63 downto 0) => rd_cmd_fifo_dataout_i(63 downto 0),
      tx_fifo_wr => tx_fifo_wr,
      wr_axi_en => wr_axi_en,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i
    );
wr_axi_en_exec_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_axi_en_exec_ff,
      Q => wr_axi_en_exec_ff2,
      R => wr_cmd_fifo_i_n_8
    );
wr_axi_en_exec_ff3_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_axi_en_exec_ff2,
      Q => wr_axi_en_exec_ff3,
      R => wr_cmd_fifo_i_n_8
    );
wr_axi_en_exec_ff4_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_axi_en_exec_ff3,
      Q => wr_axi_en_exec_ff4,
      R => wr_cmd_fifo_i_n_8
    );
wr_axi_en_exec_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_axi_en_exec,
      Q => wr_axi_en_exec_ff,
      R => wr_cmd_fifo_i_n_8
    );
wr_axi_en_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => wr_axi_en,
      Q => wr_axi_en_exec,
      R => xsdb_rst
    );
\wr_cmd_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_cmd_counter_reg(0),
      O => wr_cmd_counter(0)
    );
\wr_cmd_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => wr_cmd_counter_reg(0),
      I1 => \wr_done_state_reg_n_0_[2]\,
      I2 => wr_cmd_counter_reg(1),
      O => \wr_cmd_counter[1]_i_1_n_0\
    );
\wr_cmd_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => wr_cmd_counter_reg(0),
      I1 => \wr_done_state_reg_n_0_[2]\,
      I2 => wr_cmd_counter_reg(2),
      I3 => wr_cmd_counter_reg(1),
      O => wr_cmd_counter(2)
    );
\wr_cmd_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \wr_done_state_reg_n_0_[2]\,
      I1 => wr_cmd_counter_reg(0),
      I2 => wr_cmd_counter_reg(1),
      I3 => wr_cmd_counter_reg(3),
      I4 => wr_cmd_counter_reg(2),
      O => wr_cmd_counter(3)
    );
\wr_cmd_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0540004000400040"
    )
        port map (
      I0 => wr_done_state(0),
      I1 => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      I2 => \wr_done_state_reg_n_0_[2]\,
      I3 => wr_done_state(1),
      I4 => wr_axi_en_exec_ff4,
      I5 => wr_cmd_fifowren_axi_ff2,
      O => wr_cmd_counter_2
    );
\wr_cmd_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => wr_cmd_counter_reg(1),
      I1 => wr_cmd_counter_reg(0),
      I2 => \wr_done_state_reg_n_0_[2]\,
      I3 => wr_cmd_counter_reg(2),
      I4 => wr_cmd_counter_reg(4),
      I5 => wr_cmd_counter_reg(3),
      O => wr_cmd_counter(4)
    );
\wr_cmd_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_counter_2,
      D => wr_cmd_counter(0),
      Q => wr_cmd_counter_reg(0),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_counter_2,
      D => \wr_cmd_counter[1]_i_1_n_0\,
      Q => wr_cmd_counter_reg(1),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_counter_2,
      D => wr_cmd_counter(2),
      Q => wr_cmd_counter_reg(2),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_counter_2,
      D => wr_cmd_counter(3),
      Q => wr_cmd_counter_reg(3),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_counter_2,
      D => wr_cmd_counter(4),
      Q => wr_cmd_counter_reg(4),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_qid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      D => wr_cmd_fifo_i_n_73,
      Q => wr_cmd_fifo_data_out_qid(0),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_qid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      D => wr_cmd_fifo_i_n_72,
      Q => wr_cmd_fifo_data_out_qid(1),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_qid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      D => wr_cmd_fifo_i_n_71,
      Q => wr_cmd_fifo_data_out_qid(2),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_qid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => \wr_cmd_fifo_data_out_qid_reg[3]_0\(0),
      D => wr_cmd_fifo_i_n_70,
      Q => wr_cmd_fifo_data_out_qid(3),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_73,
      Q => Q(0),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_63,
      Q => Q(10),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_62,
      Q => Q(11),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_61,
      Q => Q(12),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_60,
      Q => Q(13),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_59,
      Q => Q(14),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_58,
      Q => Q(15),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_57,
      Q => Q(16),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_56,
      Q => Q(17),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_55,
      Q => Q(18),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_54,
      Q => Q(19),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_72,
      Q => Q(1),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_53,
      Q => Q(20),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_52,
      Q => Q(21),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_51,
      Q => Q(22),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_50,
      Q => Q(23),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_49,
      Q => Q(24),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_48,
      Q => Q(25),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_47,
      Q => Q(26),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_46,
      Q => Q(27),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_45,
      Q => Q(28),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_44,
      Q => Q(29),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_71,
      Q => Q(2),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_43,
      Q => Q(30),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_42,
      Q => Q(31),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_41,
      Q => Q(32),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_40,
      Q => Q(33),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_39,
      Q => Q(34),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_38,
      Q => Q(35),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_37,
      Q => Q(36),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_36,
      Q => Q(37),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_35,
      Q => Q(38),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_34,
      Q => Q(39),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_70,
      Q => Q(3),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_33,
      Q => Q(40),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_32,
      Q => Q(41),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_31,
      Q => Q(42),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_30,
      Q => Q(43),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_29,
      Q => Q(44),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_28,
      Q => Q(45),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_27,
      Q => Q(46),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_26,
      Q => Q(47),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_25,
      Q => Q(48),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_24,
      Q => Q(49),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_69,
      Q => Q(4),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_23,
      Q => Q(50),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_22,
      Q => Q(51),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_21,
      Q => Q(52),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_20,
      Q => Q(53),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_19,
      Q => Q(54),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_18,
      Q => Q(55),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_17,
      Q => Q(56),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_16,
      Q => Q(57),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_15,
      Q => Q(58),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_14,
      Q => Q(59),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_68,
      Q => Q(5),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_13,
      Q => Q(60),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_12,
      Q => Q(61),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_11,
      Q => Q(62),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_10,
      Q => Q(63),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_67,
      Q => Q(6),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_66,
      Q => Q(7),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_65,
      Q => Q(8),
      R => wr_cmd_fifo_i_n_8
    );
\wr_cmd_fifo_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => cmd_valid_wr_ch,
      D => wr_cmd_fifo_i_n_64,
      Q => Q(9),
      R => wr_cmd_fifo_i_n_8
    );
wr_cmd_fifo_i: entity work.\pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \^ram_full_fb_i_reg\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => wr_cmd_fifo_dataout_i(63 downto 0),
      E(0) => wr_cmd_fifo_i_n_6,
      ENA_I => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENB_dly_D => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2\,
      ENB_dly_D_0 => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_A => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A\,
      POR_B => \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(63) => wr_cmd_fifo_i_n_10,
      Q(62) => wr_cmd_fifo_i_n_11,
      Q(61) => wr_cmd_fifo_i_n_12,
      Q(60) => wr_cmd_fifo_i_n_13,
      Q(59) => wr_cmd_fifo_i_n_14,
      Q(58) => wr_cmd_fifo_i_n_15,
      Q(57) => wr_cmd_fifo_i_n_16,
      Q(56) => wr_cmd_fifo_i_n_17,
      Q(55) => wr_cmd_fifo_i_n_18,
      Q(54) => wr_cmd_fifo_i_n_19,
      Q(53) => wr_cmd_fifo_i_n_20,
      Q(52) => wr_cmd_fifo_i_n_21,
      Q(51) => wr_cmd_fifo_i_n_22,
      Q(50) => wr_cmd_fifo_i_n_23,
      Q(49) => wr_cmd_fifo_i_n_24,
      Q(48) => wr_cmd_fifo_i_n_25,
      Q(47) => wr_cmd_fifo_i_n_26,
      Q(46) => wr_cmd_fifo_i_n_27,
      Q(45) => wr_cmd_fifo_i_n_28,
      Q(44) => wr_cmd_fifo_i_n_29,
      Q(43) => wr_cmd_fifo_i_n_30,
      Q(42) => wr_cmd_fifo_i_n_31,
      Q(41) => wr_cmd_fifo_i_n_32,
      Q(40) => wr_cmd_fifo_i_n_33,
      Q(39) => wr_cmd_fifo_i_n_34,
      Q(38) => wr_cmd_fifo_i_n_35,
      Q(37) => wr_cmd_fifo_i_n_36,
      Q(36) => wr_cmd_fifo_i_n_37,
      Q(35) => wr_cmd_fifo_i_n_38,
      Q(34) => wr_cmd_fifo_i_n_39,
      Q(33) => wr_cmd_fifo_i_n_40,
      Q(32) => wr_cmd_fifo_i_n_41,
      Q(31) => wr_cmd_fifo_i_n_42,
      Q(30) => wr_cmd_fifo_i_n_43,
      Q(29) => wr_cmd_fifo_i_n_44,
      Q(28) => wr_cmd_fifo_i_n_45,
      Q(27) => wr_cmd_fifo_i_n_46,
      Q(26) => wr_cmd_fifo_i_n_47,
      Q(25) => wr_cmd_fifo_i_n_48,
      Q(24) => wr_cmd_fifo_i_n_49,
      Q(23) => wr_cmd_fifo_i_n_50,
      Q(22) => wr_cmd_fifo_i_n_51,
      Q(21) => wr_cmd_fifo_i_n_52,
      Q(20) => wr_cmd_fifo_i_n_53,
      Q(19) => wr_cmd_fifo_i_n_54,
      Q(18) => wr_cmd_fifo_i_n_55,
      Q(17) => wr_cmd_fifo_i_n_56,
      Q(16) => wr_cmd_fifo_i_n_57,
      Q(15) => wr_cmd_fifo_i_n_58,
      Q(14) => wr_cmd_fifo_i_n_59,
      Q(13) => wr_cmd_fifo_i_n_60,
      Q(12) => wr_cmd_fifo_i_n_61,
      Q(11) => wr_cmd_fifo_i_n_62,
      Q(10) => wr_cmd_fifo_i_n_63,
      Q(9) => wr_cmd_fifo_i_n_64,
      Q(8) => wr_cmd_fifo_i_n_65,
      Q(7) => wr_cmd_fifo_i_n_66,
      Q(6) => wr_cmd_fifo_i_n_67,
      Q(5) => wr_cmd_fifo_i_n_68,
      Q(4) => wr_cmd_fifo_i_n_69,
      Q(3) => wr_cmd_fifo_i_n_70,
      Q(2) => wr_cmd_fifo_i_n_71,
      Q(1) => wr_cmd_fifo_i_n_72,
      Q(0) => wr_cmd_fifo_i_n_73,
      SR(0) => wr_cmd_fifo_i_n_8,
      aresetn => aresetn,
      cmd_valid_wr_ch_d => cmd_valid_wr_ch_d,
      fifo_rst_ff3 => fifo_rst_ff3,
      fifo_rst_ff4 => fifo_rst_ff4,
      \gpregsm1.user_valid_reg\(0) => cmd_valid_wr_ch,
      \gpregsm1.user_valid_reg_0\ => wr_cmd_fifo_i_n_9,
      \out\ => wr_cmd_valid,
      p_20_out => \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0\,
      ram_full_fb_i_reg => wr_cmd_fifo_i_n_2,
      rx_fifo_wr_en => rx_fifo_wr_en,
      s_dclk_o => xsdb_clk,
      wr_axi_en_exec_ff4 => wr_axi_en_exec_ff4,
      wr_cmd_fifo_read_en => wr_cmd_fifo_read_en,
      wr_cmd_fifowren_i => wr_cmd_fifowren_i,
      \wr_qid_reg[0]\ => wr_sts_flag_reg_n_0
    );
wr_cmd_fifowren_axi_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_cmd_fifowren_axi,
      Q => wr_cmd_fifowren_axi_ff2,
      R => wr_cmd_fifo_i_n_8
    );
wr_cmd_fifowren_axi_reg: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => wr_cmd_fifowren_xsdb,
      Q => wr_cmd_fifowren_axi,
      R => wr_cmd_fifo_i_n_8
    );
wr_cmd_fifowren_xsdb_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => wr_cmd_fifowren_i,
      Q => wr_cmd_fifowren_xsdb,
      R => xsdb_rst
    );
\wr_done_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEECC0C"
    )
        port map (
      I0 => \wr_done_state[2]_i_2_n_0\,
      I1 => wr_done_state(0),
      I2 => wr_axi_en_exec_ff4,
      I3 => wr_done_state(1),
      I4 => \wr_done_state_reg_n_0_[2]\,
      O => \wr_done_state[0]_i_1_n_0\
    );
\wr_done_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E8"
    )
        port map (
      I0 => wr_done_state(0),
      I1 => wr_axi_en_exec_ff4,
      I2 => wr_done_state(1),
      I3 => \wr_done_state_reg_n_0_[2]\,
      O => \wr_done_state[1]_i_1_n_0\
    );
\wr_done_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0300"
    )
        port map (
      I0 => \wr_done_state[2]_i_2_n_0\,
      I1 => wr_done_state(0),
      I2 => wr_axi_en_exec_ff4,
      I3 => wr_done_state(1),
      I4 => \wr_done_state_reg_n_0_[2]\,
      O => \wr_done_state[2]_i_1_n_0\
    );
\wr_done_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => wr_cmd_counter_reg(3),
      I1 => wr_cmd_counter_reg(1),
      I2 => wr_cmd_counter_reg(0),
      I3 => wr_cmd_counter_reg(4),
      I4 => wr_cmd_counter_reg(2),
      O => \wr_done_state[2]_i_2_n_0\
    );
\wr_done_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \wr_done_state[0]_i_1_n_0\,
      Q => wr_done_state(0),
      S => wr_cmd_fifo_i_n_8
    );
\wr_done_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \wr_done_state[1]_i_1_n_0\,
      Q => wr_done_state(1),
      R => wr_cmd_fifo_i_n_8
    );
\wr_done_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => \wr_done_state[2]_i_1_n_0\,
      Q => \wr_done_state_reg_n_0_[2]\,
      R => wr_cmd_fifo_i_n_8
    );
\wr_qid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_fifo_i_n_6,
      D => wr_cmd_fifo_data_out_qid(0),
      Q => status_reg_data_in_i(12),
      R => wr_cmd_fifo_i_n_8
    );
\wr_qid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_fifo_i_n_6,
      D => wr_cmd_fifo_data_out_qid(1),
      Q => status_reg_data_in_i(13),
      R => wr_cmd_fifo_i_n_8
    );
\wr_qid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_fifo_i_n_6,
      D => wr_cmd_fifo_data_out_qid(2),
      Q => status_reg_data_in_i(14),
      R => wr_cmd_fifo_i_n_8
    );
\wr_qid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => wr_cmd_fifo_i_n_6,
      D => wr_cmd_fifo_data_out_qid(3),
      Q => status_reg_data_in_i(15),
      R => wr_cmd_fifo_i_n_8
    );
wr_sts_flag_reg: unisim.vcomponents.FDSE
     port map (
      C => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      CE => '1',
      D => cmd_decode_wr_channel_n_4,
      Q => wr_sts_flag_reg_n_0,
      S => wr_cmd_fifo_i_n_8
    );
xsdb_rst0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => fifo_rst_xsdb_ff,
      I1 => fifo_rst_xsdb_ff2,
      I2 => aresetn_xsdb,
      O => xsdb_rst0_n_0
    );
xsdb_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => xsdb_clk,
      CE => '1',
      D => xsdb_rst0_n_0,
      Q => xsdb_rst,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_jtag_axi_v1_2_9_jtag_axi is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sl_iport0 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport0 : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute AXI_64BIT_ADDR : integer;
  attribute AXI_64BIT_ADDR of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is "yes";
  attribute FAMILY : string;
  attribute FAMILY of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is "artix7";
  attribute GC_XSDB_S_IPORT_WIDTH : integer;
  attribute GC_XSDB_S_IPORT_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 37;
  attribute GC_XSDB_S_OPORT_WIDTH : integer;
  attribute GC_XSDB_S_OPORT_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 17;
  attribute M_AXI_ADDR_WIDTH : integer;
  attribute M_AXI_ADDR_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 32;
  attribute M_AXI_DATA_WIDTH : integer;
  attribute M_AXI_DATA_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 32;
  attribute M_AXI_ID_WIDTH : integer;
  attribute M_AXI_ID_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 1;
  attribute M_HAS_BURST : integer;
  attribute M_HAS_BURST of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is "jtag_axi_v1_2_9_jtag_axi";
  attribute PROTOCOL : integer;
  attribute PROTOCOL of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 2;
  attribute RD_CMDFIFO_DATA_WIDTH : integer;
  attribute RD_CMDFIFO_DATA_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 64;
  attribute RD_TXN_QUEUE_LENGTH : integer;
  attribute RD_TXN_QUEUE_LENGTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 1;
  attribute WR_CMDFIFO_DATA_WIDTH : integer;
  attribute WR_CMDFIFO_DATA_WIDTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 64;
  attribute WR_TXN_QUEUE_LENGTH : integer;
  attribute WR_TXN_QUEUE_LENGTH of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is 1;
  attribute dont_touch : string;
  attribute dont_touch of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi : entity is "true";
end pcie_7x_0_jtag_axi_v1_2_9_jtag_axi;

architecture STRUCTURE of pcie_7x_0_jtag_axi_v1_2_9_jtag_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal axi_bridge_u_n_65 : STD_LOGIC;
  signal axi_rd : STD_LOGIC;
  signal axi_rd_busy : STD_LOGIC;
  signal axi_rd_done : STD_LOGIC;
  signal axi_rd_done_ff : STD_LOGIC;
  signal axi_rd_done_pulse : STD_LOGIC;
  signal axi_rd_resp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_wr : STD_LOGIC;
  signal axi_wr_busy : STD_LOGIC;
  signal axi_wr_done : STD_LOGIC;
  signal axi_wr_done_ff : STD_LOGIC;
  signal axi_wr_resp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_fifo_data_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal jtag_axi_engine_u_n_100 : STD_LOGIC;
  signal jtag_axi_engine_u_n_101 : STD_LOGIC;
  signal jtag_axi_engine_u_n_102 : STD_LOGIC;
  signal jtag_axi_engine_u_n_103 : STD_LOGIC;
  signal jtag_axi_engine_u_n_104 : STD_LOGIC;
  signal jtag_axi_engine_u_n_105 : STD_LOGIC;
  signal jtag_axi_engine_u_n_106 : STD_LOGIC;
  signal jtag_axi_engine_u_n_107 : STD_LOGIC;
  signal jtag_axi_engine_u_n_108 : STD_LOGIC;
  signal jtag_axi_engine_u_n_109 : STD_LOGIC;
  signal jtag_axi_engine_u_n_110 : STD_LOGIC;
  signal jtag_axi_engine_u_n_111 : STD_LOGIC;
  signal jtag_axi_engine_u_n_112 : STD_LOGIC;
  signal jtag_axi_engine_u_n_113 : STD_LOGIC;
  signal jtag_axi_engine_u_n_114 : STD_LOGIC;
  signal jtag_axi_engine_u_n_115 : STD_LOGIC;
  signal jtag_axi_engine_u_n_116 : STD_LOGIC;
  signal jtag_axi_engine_u_n_117 : STD_LOGIC;
  signal jtag_axi_engine_u_n_118 : STD_LOGIC;
  signal jtag_axi_engine_u_n_119 : STD_LOGIC;
  signal jtag_axi_engine_u_n_120 : STD_LOGIC;
  signal jtag_axi_engine_u_n_121 : STD_LOGIC;
  signal jtag_axi_engine_u_n_122 : STD_LOGIC;
  signal jtag_axi_engine_u_n_123 : STD_LOGIC;
  signal jtag_axi_engine_u_n_124 : STD_LOGIC;
  signal jtag_axi_engine_u_n_125 : STD_LOGIC;
  signal jtag_axi_engine_u_n_126 : STD_LOGIC;
  signal jtag_axi_engine_u_n_127 : STD_LOGIC;
  signal jtag_axi_engine_u_n_128 : STD_LOGIC;
  signal jtag_axi_engine_u_n_129 : STD_LOGIC;
  signal jtag_axi_engine_u_n_130 : STD_LOGIC;
  signal jtag_axi_engine_u_n_131 : STD_LOGIC;
  signal jtag_axi_engine_u_n_132 : STD_LOGIC;
  signal jtag_axi_engine_u_n_133 : STD_LOGIC;
  signal jtag_axi_engine_u_n_134 : STD_LOGIC;
  signal jtag_axi_engine_u_n_135 : STD_LOGIC;
  signal jtag_axi_engine_u_n_136 : STD_LOGIC;
  signal jtag_axi_engine_u_n_137 : STD_LOGIC;
  signal jtag_axi_engine_u_n_138 : STD_LOGIC;
  signal jtag_axi_engine_u_n_139 : STD_LOGIC;
  signal jtag_axi_engine_u_n_140 : STD_LOGIC;
  signal jtag_axi_engine_u_n_141 : STD_LOGIC;
  signal jtag_axi_engine_u_n_142 : STD_LOGIC;
  signal jtag_axi_engine_u_n_143 : STD_LOGIC;
  signal jtag_axi_engine_u_n_144 : STD_LOGIC;
  signal jtag_axi_engine_u_n_145 : STD_LOGIC;
  signal jtag_axi_engine_u_n_146 : STD_LOGIC;
  signal jtag_axi_engine_u_n_147 : STD_LOGIC;
  signal jtag_axi_engine_u_n_148 : STD_LOGIC;
  signal jtag_axi_engine_u_n_149 : STD_LOGIC;
  signal jtag_axi_engine_u_n_150 : STD_LOGIC;
  signal jtag_axi_engine_u_n_151 : STD_LOGIC;
  signal jtag_axi_engine_u_n_152 : STD_LOGIC;
  signal jtag_axi_engine_u_n_153 : STD_LOGIC;
  signal jtag_axi_engine_u_n_154 : STD_LOGIC;
  signal jtag_axi_engine_u_n_155 : STD_LOGIC;
  signal jtag_axi_engine_u_n_156 : STD_LOGIC;
  signal jtag_axi_engine_u_n_157 : STD_LOGIC;
  signal jtag_axi_engine_u_n_158 : STD_LOGIC;
  signal jtag_axi_engine_u_n_159 : STD_LOGIC;
  signal jtag_axi_engine_u_n_160 : STD_LOGIC;
  signal jtag_axi_engine_u_n_161 : STD_LOGIC;
  signal jtag_axi_engine_u_n_162 : STD_LOGIC;
  signal jtag_axi_engine_u_n_163 : STD_LOGIC;
  signal jtag_axi_engine_u_n_164 : STD_LOGIC;
  signal jtag_axi_engine_u_n_165 : STD_LOGIC;
  signal jtag_axi_engine_u_n_166 : STD_LOGIC;
  signal jtag_axi_engine_u_n_167 : STD_LOGIC;
  signal jtag_axi_engine_u_n_168 : STD_LOGIC;
  signal jtag_axi_engine_u_n_169 : STD_LOGIC;
  signal jtag_axi_engine_u_n_17 : STD_LOGIC;
  signal jtag_axi_engine_u_n_170 : STD_LOGIC;
  signal jtag_axi_engine_u_n_171 : STD_LOGIC;
  signal jtag_axi_engine_u_n_172 : STD_LOGIC;
  signal jtag_axi_engine_u_n_173 : STD_LOGIC;
  signal jtag_axi_engine_u_n_174 : STD_LOGIC;
  signal jtag_axi_engine_u_n_175 : STD_LOGIC;
  signal jtag_axi_engine_u_n_176 : STD_LOGIC;
  signal jtag_axi_engine_u_n_177 : STD_LOGIC;
  signal jtag_axi_engine_u_n_178 : STD_LOGIC;
  signal jtag_axi_engine_u_n_179 : STD_LOGIC;
  signal jtag_axi_engine_u_n_180 : STD_LOGIC;
  signal jtag_axi_engine_u_n_181 : STD_LOGIC;
  signal jtag_axi_engine_u_n_86 : STD_LOGIC;
  signal jtag_axi_engine_u_n_87 : STD_LOGIC;
  signal jtag_axi_engine_u_n_88 : STD_LOGIC;
  signal jtag_axi_engine_u_n_89 : STD_LOGIC;
  signal jtag_axi_engine_u_n_90 : STD_LOGIC;
  signal jtag_axi_engine_u_n_91 : STD_LOGIC;
  signal jtag_axi_engine_u_n_92 : STD_LOGIC;
  signal jtag_axi_engine_u_n_93 : STD_LOGIC;
  signal jtag_axi_engine_u_n_94 : STD_LOGIC;
  signal jtag_axi_engine_u_n_95 : STD_LOGIC;
  signal jtag_axi_engine_u_n_96 : STD_LOGIC;
  signal jtag_axi_engine_u_n_97 : STD_LOGIC;
  signal jtag_axi_engine_u_n_98 : STD_LOGIC;
  signal jtag_axi_engine_u_n_99 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal rx_fifo_data_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\ : STD_LOGIC;
  signal rx_fifo_wr_en : STD_LOGIC;
  signal tx_fifo_read_en : STD_LOGIC;
  attribute S : string;
  attribute S of aclk : signal is "TRUE";
  attribute keep : string;
  attribute keep of aclk : signal is "true";
  attribute dont_touch of sl_iport0 : signal is "true";
  attribute dont_touch of sl_oport0 : signal is "true";
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
axi_bridge_u: entity work.pcie_7x_0_jtag_axi_v1_2_9_axi_bridge
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => jtag_axi_engine_u_n_17,
      E(0) => axi_rd_done_pulse,
      Q(63 downto 0) => cmd_fifo_data_out(63 downto 0),
      aresetn => aresetn,
      axi_bready_ff_reg => m_axi_bready,
      axi_rd => axi_rd,
      axi_rd_busy => axi_rd_busy,
      axi_rd_done => axi_rd_done,
      axi_rd_done_ff => axi_rd_done_ff,
      axi_rd_resp(1 downto 0) => axi_rd_resp(1 downto 0),
      axi_rready_reg => m_axi_rready,
      axi_wr => axi_wr,
      axi_wr_busy => axi_wr_busy,
      axi_wr_done => axi_wr_done,
      axi_wr_done_ff => axi_wr_done_ff,
      axi_wr_done_reg(0) => p_6_in,
      axi_wr_resp(1 downto 0) => axi_wr_resp(1 downto 0),
      \cmd_fifo_data_out_ff_reg[63]\(63) => jtag_axi_engine_u_n_118,
      \cmd_fifo_data_out_ff_reg[63]\(62) => jtag_axi_engine_u_n_119,
      \cmd_fifo_data_out_ff_reg[63]\(61) => jtag_axi_engine_u_n_120,
      \cmd_fifo_data_out_ff_reg[63]\(60) => jtag_axi_engine_u_n_121,
      \cmd_fifo_data_out_ff_reg[63]\(59) => jtag_axi_engine_u_n_122,
      \cmd_fifo_data_out_ff_reg[63]\(58) => jtag_axi_engine_u_n_123,
      \cmd_fifo_data_out_ff_reg[63]\(57) => jtag_axi_engine_u_n_124,
      \cmd_fifo_data_out_ff_reg[63]\(56) => jtag_axi_engine_u_n_125,
      \cmd_fifo_data_out_ff_reg[63]\(55) => jtag_axi_engine_u_n_126,
      \cmd_fifo_data_out_ff_reg[63]\(54) => jtag_axi_engine_u_n_127,
      \cmd_fifo_data_out_ff_reg[63]\(53) => jtag_axi_engine_u_n_128,
      \cmd_fifo_data_out_ff_reg[63]\(52) => jtag_axi_engine_u_n_129,
      \cmd_fifo_data_out_ff_reg[63]\(51) => jtag_axi_engine_u_n_130,
      \cmd_fifo_data_out_ff_reg[63]\(50) => jtag_axi_engine_u_n_131,
      \cmd_fifo_data_out_ff_reg[63]\(49) => jtag_axi_engine_u_n_132,
      \cmd_fifo_data_out_ff_reg[63]\(48) => jtag_axi_engine_u_n_133,
      \cmd_fifo_data_out_ff_reg[63]\(47) => jtag_axi_engine_u_n_134,
      \cmd_fifo_data_out_ff_reg[63]\(46) => jtag_axi_engine_u_n_135,
      \cmd_fifo_data_out_ff_reg[63]\(45) => jtag_axi_engine_u_n_136,
      \cmd_fifo_data_out_ff_reg[63]\(44) => jtag_axi_engine_u_n_137,
      \cmd_fifo_data_out_ff_reg[63]\(43) => jtag_axi_engine_u_n_138,
      \cmd_fifo_data_out_ff_reg[63]\(42) => jtag_axi_engine_u_n_139,
      \cmd_fifo_data_out_ff_reg[63]\(41) => jtag_axi_engine_u_n_140,
      \cmd_fifo_data_out_ff_reg[63]\(40) => jtag_axi_engine_u_n_141,
      \cmd_fifo_data_out_ff_reg[63]\(39) => jtag_axi_engine_u_n_142,
      \cmd_fifo_data_out_ff_reg[63]\(38) => jtag_axi_engine_u_n_143,
      \cmd_fifo_data_out_ff_reg[63]\(37) => jtag_axi_engine_u_n_144,
      \cmd_fifo_data_out_ff_reg[63]\(36) => jtag_axi_engine_u_n_145,
      \cmd_fifo_data_out_ff_reg[63]\(35) => jtag_axi_engine_u_n_146,
      \cmd_fifo_data_out_ff_reg[63]\(34) => jtag_axi_engine_u_n_147,
      \cmd_fifo_data_out_ff_reg[63]\(33) => jtag_axi_engine_u_n_148,
      \cmd_fifo_data_out_ff_reg[63]\(32) => jtag_axi_engine_u_n_149,
      \cmd_fifo_data_out_ff_reg[63]\(31) => jtag_axi_engine_u_n_150,
      \cmd_fifo_data_out_ff_reg[63]\(30) => jtag_axi_engine_u_n_151,
      \cmd_fifo_data_out_ff_reg[63]\(29) => jtag_axi_engine_u_n_152,
      \cmd_fifo_data_out_ff_reg[63]\(28) => jtag_axi_engine_u_n_153,
      \cmd_fifo_data_out_ff_reg[63]\(27) => jtag_axi_engine_u_n_154,
      \cmd_fifo_data_out_ff_reg[63]\(26) => jtag_axi_engine_u_n_155,
      \cmd_fifo_data_out_ff_reg[63]\(25) => jtag_axi_engine_u_n_156,
      \cmd_fifo_data_out_ff_reg[63]\(24) => jtag_axi_engine_u_n_157,
      \cmd_fifo_data_out_ff_reg[63]\(23) => jtag_axi_engine_u_n_158,
      \cmd_fifo_data_out_ff_reg[63]\(22) => jtag_axi_engine_u_n_159,
      \cmd_fifo_data_out_ff_reg[63]\(21) => jtag_axi_engine_u_n_160,
      \cmd_fifo_data_out_ff_reg[63]\(20) => jtag_axi_engine_u_n_161,
      \cmd_fifo_data_out_ff_reg[63]\(19) => jtag_axi_engine_u_n_162,
      \cmd_fifo_data_out_ff_reg[63]\(18) => jtag_axi_engine_u_n_163,
      \cmd_fifo_data_out_ff_reg[63]\(17) => jtag_axi_engine_u_n_164,
      \cmd_fifo_data_out_ff_reg[63]\(16) => jtag_axi_engine_u_n_165,
      \cmd_fifo_data_out_ff_reg[63]\(15) => jtag_axi_engine_u_n_166,
      \cmd_fifo_data_out_ff_reg[63]\(14) => jtag_axi_engine_u_n_167,
      \cmd_fifo_data_out_ff_reg[63]\(13) => jtag_axi_engine_u_n_168,
      \cmd_fifo_data_out_ff_reg[63]\(12) => jtag_axi_engine_u_n_169,
      \cmd_fifo_data_out_ff_reg[63]\(11) => jtag_axi_engine_u_n_170,
      \cmd_fifo_data_out_ff_reg[63]\(10) => jtag_axi_engine_u_n_171,
      \cmd_fifo_data_out_ff_reg[63]\(9) => jtag_axi_engine_u_n_172,
      \cmd_fifo_data_out_ff_reg[63]\(8) => jtag_axi_engine_u_n_173,
      \cmd_fifo_data_out_ff_reg[63]\(7) => jtag_axi_engine_u_n_174,
      \cmd_fifo_data_out_ff_reg[63]\(6) => jtag_axi_engine_u_n_175,
      \cmd_fifo_data_out_ff_reg[63]\(5) => jtag_axi_engine_u_n_176,
      \cmd_fifo_data_out_ff_reg[63]\(4) => jtag_axi_engine_u_n_177,
      \cmd_fifo_data_out_ff_reg[63]\(3) => jtag_axi_engine_u_n_178,
      \cmd_fifo_data_out_ff_reg[63]\(2) => jtag_axi_engine_u_n_179,
      \cmd_fifo_data_out_ff_reg[63]\(1) => jtag_axi_engine_u_n_180,
      \cmd_fifo_data_out_ff_reg[63]\(0) => jtag_axi_engine_u_n_181,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      \out\ => aclk,
      p_20_out => \rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\,
      \rx_fifo_data_o_reg[31]\(31 downto 0) => rx_fifo_data_o(31 downto 0),
      rx_fifo_wr_en => rx_fifo_wr_en,
      sys_rst_n => axi_bridge_u_n_65,
      \tx_fifo_data_out_ff_reg[31]\(31) => jtag_axi_engine_u_n_86,
      \tx_fifo_data_out_ff_reg[31]\(30) => jtag_axi_engine_u_n_87,
      \tx_fifo_data_out_ff_reg[31]\(29) => jtag_axi_engine_u_n_88,
      \tx_fifo_data_out_ff_reg[31]\(28) => jtag_axi_engine_u_n_89,
      \tx_fifo_data_out_ff_reg[31]\(27) => jtag_axi_engine_u_n_90,
      \tx_fifo_data_out_ff_reg[31]\(26) => jtag_axi_engine_u_n_91,
      \tx_fifo_data_out_ff_reg[31]\(25) => jtag_axi_engine_u_n_92,
      \tx_fifo_data_out_ff_reg[31]\(24) => jtag_axi_engine_u_n_93,
      \tx_fifo_data_out_ff_reg[31]\(23) => jtag_axi_engine_u_n_94,
      \tx_fifo_data_out_ff_reg[31]\(22) => jtag_axi_engine_u_n_95,
      \tx_fifo_data_out_ff_reg[31]\(21) => jtag_axi_engine_u_n_96,
      \tx_fifo_data_out_ff_reg[31]\(20) => jtag_axi_engine_u_n_97,
      \tx_fifo_data_out_ff_reg[31]\(19) => jtag_axi_engine_u_n_98,
      \tx_fifo_data_out_ff_reg[31]\(18) => jtag_axi_engine_u_n_99,
      \tx_fifo_data_out_ff_reg[31]\(17) => jtag_axi_engine_u_n_100,
      \tx_fifo_data_out_ff_reg[31]\(16) => jtag_axi_engine_u_n_101,
      \tx_fifo_data_out_ff_reg[31]\(15) => jtag_axi_engine_u_n_102,
      \tx_fifo_data_out_ff_reg[31]\(14) => jtag_axi_engine_u_n_103,
      \tx_fifo_data_out_ff_reg[31]\(13) => jtag_axi_engine_u_n_104,
      \tx_fifo_data_out_ff_reg[31]\(12) => jtag_axi_engine_u_n_105,
      \tx_fifo_data_out_ff_reg[31]\(11) => jtag_axi_engine_u_n_106,
      \tx_fifo_data_out_ff_reg[31]\(10) => jtag_axi_engine_u_n_107,
      \tx_fifo_data_out_ff_reg[31]\(9) => jtag_axi_engine_u_n_108,
      \tx_fifo_data_out_ff_reg[31]\(8) => jtag_axi_engine_u_n_109,
      \tx_fifo_data_out_ff_reg[31]\(7) => jtag_axi_engine_u_n_110,
      \tx_fifo_data_out_ff_reg[31]\(6) => jtag_axi_engine_u_n_111,
      \tx_fifo_data_out_ff_reg[31]\(5) => jtag_axi_engine_u_n_112,
      \tx_fifo_data_out_ff_reg[31]\(4) => jtag_axi_engine_u_n_113,
      \tx_fifo_data_out_ff_reg[31]\(3) => jtag_axi_engine_u_n_114,
      \tx_fifo_data_out_ff_reg[31]\(2) => jtag_axi_engine_u_n_115,
      \tx_fifo_data_out_ff_reg[31]\(1) => jtag_axi_engine_u_n_116,
      \tx_fifo_data_out_ff_reg[31]\(0) => jtag_axi_engine_u_n_117,
      tx_fifo_read_en => tx_fifo_read_en
    );
jtag_axi_engine_u: entity work.pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(31 downto 0) => rx_fifo_data_o(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => aclk,
      E(0) => axi_rd_done_pulse,
      Q(63 downto 0) => cmd_fifo_data_out(63 downto 0),
      aresetn => aresetn,
      axi_rd => axi_rd,
      axi_rd_busy => axi_rd_busy,
      axi_rd_done => axi_rd_done,
      axi_rd_done_ff => axi_rd_done_ff,
      axi_rd_resp(1 downto 0) => axi_rd_resp(1 downto 0),
      axi_wr => axi_wr,
      axi_wr_busy => axi_wr_busy,
      axi_wr_done => axi_wr_done,
      axi_wr_done_ff => axi_wr_done_ff,
      axi_wr_resp(1 downto 0) => axi_wr_resp(1 downto 0),
      fifo_rst_ff3_reg_0 => axi_bridge_u_n_65,
      \goreg_dm.dout_i_reg[31]\(31) => jtag_axi_engine_u_n_86,
      \goreg_dm.dout_i_reg[31]\(30) => jtag_axi_engine_u_n_87,
      \goreg_dm.dout_i_reg[31]\(29) => jtag_axi_engine_u_n_88,
      \goreg_dm.dout_i_reg[31]\(28) => jtag_axi_engine_u_n_89,
      \goreg_dm.dout_i_reg[31]\(27) => jtag_axi_engine_u_n_90,
      \goreg_dm.dout_i_reg[31]\(26) => jtag_axi_engine_u_n_91,
      \goreg_dm.dout_i_reg[31]\(25) => jtag_axi_engine_u_n_92,
      \goreg_dm.dout_i_reg[31]\(24) => jtag_axi_engine_u_n_93,
      \goreg_dm.dout_i_reg[31]\(23) => jtag_axi_engine_u_n_94,
      \goreg_dm.dout_i_reg[31]\(22) => jtag_axi_engine_u_n_95,
      \goreg_dm.dout_i_reg[31]\(21) => jtag_axi_engine_u_n_96,
      \goreg_dm.dout_i_reg[31]\(20) => jtag_axi_engine_u_n_97,
      \goreg_dm.dout_i_reg[31]\(19) => jtag_axi_engine_u_n_98,
      \goreg_dm.dout_i_reg[31]\(18) => jtag_axi_engine_u_n_99,
      \goreg_dm.dout_i_reg[31]\(17) => jtag_axi_engine_u_n_100,
      \goreg_dm.dout_i_reg[31]\(16) => jtag_axi_engine_u_n_101,
      \goreg_dm.dout_i_reg[31]\(15) => jtag_axi_engine_u_n_102,
      \goreg_dm.dout_i_reg[31]\(14) => jtag_axi_engine_u_n_103,
      \goreg_dm.dout_i_reg[31]\(13) => jtag_axi_engine_u_n_104,
      \goreg_dm.dout_i_reg[31]\(12) => jtag_axi_engine_u_n_105,
      \goreg_dm.dout_i_reg[31]\(11) => jtag_axi_engine_u_n_106,
      \goreg_dm.dout_i_reg[31]\(10) => jtag_axi_engine_u_n_107,
      \goreg_dm.dout_i_reg[31]\(9) => jtag_axi_engine_u_n_108,
      \goreg_dm.dout_i_reg[31]\(8) => jtag_axi_engine_u_n_109,
      \goreg_dm.dout_i_reg[31]\(7) => jtag_axi_engine_u_n_110,
      \goreg_dm.dout_i_reg[31]\(6) => jtag_axi_engine_u_n_111,
      \goreg_dm.dout_i_reg[31]\(5) => jtag_axi_engine_u_n_112,
      \goreg_dm.dout_i_reg[31]\(4) => jtag_axi_engine_u_n_113,
      \goreg_dm.dout_i_reg[31]\(3) => jtag_axi_engine_u_n_114,
      \goreg_dm.dout_i_reg[31]\(2) => jtag_axi_engine_u_n_115,
      \goreg_dm.dout_i_reg[31]\(1) => jtag_axi_engine_u_n_116,
      \goreg_dm.dout_i_reg[31]\(0) => jtag_axi_engine_u_n_117,
      \out\(36 downto 0) => sl_iport0(36 downto 0),
      p_20_out => \rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\,
      ram_full_fb_i_reg => jtag_axi_engine_u_n_17,
      \rd_cmd_fifo_data_out_reg[63]_0\(63) => jtag_axi_engine_u_n_118,
      \rd_cmd_fifo_data_out_reg[63]_0\(62) => jtag_axi_engine_u_n_119,
      \rd_cmd_fifo_data_out_reg[63]_0\(61) => jtag_axi_engine_u_n_120,
      \rd_cmd_fifo_data_out_reg[63]_0\(60) => jtag_axi_engine_u_n_121,
      \rd_cmd_fifo_data_out_reg[63]_0\(59) => jtag_axi_engine_u_n_122,
      \rd_cmd_fifo_data_out_reg[63]_0\(58) => jtag_axi_engine_u_n_123,
      \rd_cmd_fifo_data_out_reg[63]_0\(57) => jtag_axi_engine_u_n_124,
      \rd_cmd_fifo_data_out_reg[63]_0\(56) => jtag_axi_engine_u_n_125,
      \rd_cmd_fifo_data_out_reg[63]_0\(55) => jtag_axi_engine_u_n_126,
      \rd_cmd_fifo_data_out_reg[63]_0\(54) => jtag_axi_engine_u_n_127,
      \rd_cmd_fifo_data_out_reg[63]_0\(53) => jtag_axi_engine_u_n_128,
      \rd_cmd_fifo_data_out_reg[63]_0\(52) => jtag_axi_engine_u_n_129,
      \rd_cmd_fifo_data_out_reg[63]_0\(51) => jtag_axi_engine_u_n_130,
      \rd_cmd_fifo_data_out_reg[63]_0\(50) => jtag_axi_engine_u_n_131,
      \rd_cmd_fifo_data_out_reg[63]_0\(49) => jtag_axi_engine_u_n_132,
      \rd_cmd_fifo_data_out_reg[63]_0\(48) => jtag_axi_engine_u_n_133,
      \rd_cmd_fifo_data_out_reg[63]_0\(47) => jtag_axi_engine_u_n_134,
      \rd_cmd_fifo_data_out_reg[63]_0\(46) => jtag_axi_engine_u_n_135,
      \rd_cmd_fifo_data_out_reg[63]_0\(45) => jtag_axi_engine_u_n_136,
      \rd_cmd_fifo_data_out_reg[63]_0\(44) => jtag_axi_engine_u_n_137,
      \rd_cmd_fifo_data_out_reg[63]_0\(43) => jtag_axi_engine_u_n_138,
      \rd_cmd_fifo_data_out_reg[63]_0\(42) => jtag_axi_engine_u_n_139,
      \rd_cmd_fifo_data_out_reg[63]_0\(41) => jtag_axi_engine_u_n_140,
      \rd_cmd_fifo_data_out_reg[63]_0\(40) => jtag_axi_engine_u_n_141,
      \rd_cmd_fifo_data_out_reg[63]_0\(39) => jtag_axi_engine_u_n_142,
      \rd_cmd_fifo_data_out_reg[63]_0\(38) => jtag_axi_engine_u_n_143,
      \rd_cmd_fifo_data_out_reg[63]_0\(37) => jtag_axi_engine_u_n_144,
      \rd_cmd_fifo_data_out_reg[63]_0\(36) => jtag_axi_engine_u_n_145,
      \rd_cmd_fifo_data_out_reg[63]_0\(35) => jtag_axi_engine_u_n_146,
      \rd_cmd_fifo_data_out_reg[63]_0\(34) => jtag_axi_engine_u_n_147,
      \rd_cmd_fifo_data_out_reg[63]_0\(33) => jtag_axi_engine_u_n_148,
      \rd_cmd_fifo_data_out_reg[63]_0\(32) => jtag_axi_engine_u_n_149,
      \rd_cmd_fifo_data_out_reg[63]_0\(31) => jtag_axi_engine_u_n_150,
      \rd_cmd_fifo_data_out_reg[63]_0\(30) => jtag_axi_engine_u_n_151,
      \rd_cmd_fifo_data_out_reg[63]_0\(29) => jtag_axi_engine_u_n_152,
      \rd_cmd_fifo_data_out_reg[63]_0\(28) => jtag_axi_engine_u_n_153,
      \rd_cmd_fifo_data_out_reg[63]_0\(27) => jtag_axi_engine_u_n_154,
      \rd_cmd_fifo_data_out_reg[63]_0\(26) => jtag_axi_engine_u_n_155,
      \rd_cmd_fifo_data_out_reg[63]_0\(25) => jtag_axi_engine_u_n_156,
      \rd_cmd_fifo_data_out_reg[63]_0\(24) => jtag_axi_engine_u_n_157,
      \rd_cmd_fifo_data_out_reg[63]_0\(23) => jtag_axi_engine_u_n_158,
      \rd_cmd_fifo_data_out_reg[63]_0\(22) => jtag_axi_engine_u_n_159,
      \rd_cmd_fifo_data_out_reg[63]_0\(21) => jtag_axi_engine_u_n_160,
      \rd_cmd_fifo_data_out_reg[63]_0\(20) => jtag_axi_engine_u_n_161,
      \rd_cmd_fifo_data_out_reg[63]_0\(19) => jtag_axi_engine_u_n_162,
      \rd_cmd_fifo_data_out_reg[63]_0\(18) => jtag_axi_engine_u_n_163,
      \rd_cmd_fifo_data_out_reg[63]_0\(17) => jtag_axi_engine_u_n_164,
      \rd_cmd_fifo_data_out_reg[63]_0\(16) => jtag_axi_engine_u_n_165,
      \rd_cmd_fifo_data_out_reg[63]_0\(15) => jtag_axi_engine_u_n_166,
      \rd_cmd_fifo_data_out_reg[63]_0\(14) => jtag_axi_engine_u_n_167,
      \rd_cmd_fifo_data_out_reg[63]_0\(13) => jtag_axi_engine_u_n_168,
      \rd_cmd_fifo_data_out_reg[63]_0\(12) => jtag_axi_engine_u_n_169,
      \rd_cmd_fifo_data_out_reg[63]_0\(11) => jtag_axi_engine_u_n_170,
      \rd_cmd_fifo_data_out_reg[63]_0\(10) => jtag_axi_engine_u_n_171,
      \rd_cmd_fifo_data_out_reg[63]_0\(9) => jtag_axi_engine_u_n_172,
      \rd_cmd_fifo_data_out_reg[63]_0\(8) => jtag_axi_engine_u_n_173,
      \rd_cmd_fifo_data_out_reg[63]_0\(7) => jtag_axi_engine_u_n_174,
      \rd_cmd_fifo_data_out_reg[63]_0\(6) => jtag_axi_engine_u_n_175,
      \rd_cmd_fifo_data_out_reg[63]_0\(5) => jtag_axi_engine_u_n_176,
      \rd_cmd_fifo_data_out_reg[63]_0\(4) => jtag_axi_engine_u_n_177,
      \rd_cmd_fifo_data_out_reg[63]_0\(3) => jtag_axi_engine_u_n_178,
      \rd_cmd_fifo_data_out_reg[63]_0\(2) => jtag_axi_engine_u_n_179,
      \rd_cmd_fifo_data_out_reg[63]_0\(1) => jtag_axi_engine_u_n_180,
      \rd_cmd_fifo_data_out_reg[63]_0\(0) => jtag_axi_engine_u_n_181,
      rx_fifo_wr_en => rx_fifo_wr_en,
      sl_oport_o(16 downto 0) => sl_oport0(16 downto 0),
      tx_fifo_read_en => tx_fifo_read_en,
      \wr_cmd_fifo_data_out_qid_reg[3]_0\(0) => p_6_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_jtag is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie_7x_0_pcie_7x_0_jtag : entity is "pcie_7x_0_jtag,jtag_axi_v1_2_9_jtag_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie_7x_0_pcie_7x_0_jtag : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_jtag : entity is "pcie_7x_0_jtag";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pcie_7x_0_pcie_7x_0_jtag : entity is "jtag_axi_v1_2_9_jtag_axi,Vivado 2019.1";
end pcie_7x_0_pcie_7x_0_jtag;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_jtag is
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_sl_oport0_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute AXI_64BIT_ADDR : integer;
  attribute AXI_64BIT_ADDR of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute FAMILY : string;
  attribute FAMILY of inst : label is "artix7";
  attribute GC_XSDB_S_IPORT_WIDTH : integer;
  attribute GC_XSDB_S_IPORT_WIDTH of inst : label is 37;
  attribute GC_XSDB_S_OPORT_WIDTH : integer;
  attribute GC_XSDB_S_OPORT_WIDTH of inst : label is 17;
  attribute M_AXI_ADDR_WIDTH : integer;
  attribute M_AXI_ADDR_WIDTH of inst : label is 32;
  attribute M_AXI_DATA_WIDTH : integer;
  attribute M_AXI_DATA_WIDTH of inst : label is 32;
  attribute M_AXI_ID_WIDTH : integer;
  attribute M_AXI_ID_WIDTH of inst : label is 1;
  attribute M_HAS_BURST : integer;
  attribute M_HAS_BURST of inst : label is 1;
  attribute PROTOCOL : integer;
  attribute PROTOCOL of inst : label is 2;
  attribute RD_CMDFIFO_DATA_WIDTH : integer;
  attribute RD_CMDFIFO_DATA_WIDTH of inst : label is 64;
  attribute RD_TXN_QUEUE_LENGTH : integer;
  attribute RD_TXN_QUEUE_LENGTH of inst : label is 1;
  attribute WR_CMDFIFO_DATA_WIDTH : integer;
  attribute WR_CMDFIFO_DATA_WIDTH of inst : label is 64;
  attribute WR_TXN_QUEUE_LENGTH : integer;
  attribute WR_TXN_QUEUE_LENGTH of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME signal_clock, ASSOCIATED_BUSIF M_AXI, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 signal_reset RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, BUSER_WIDTH 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
begin
inst: entity work.pcie_7x_0_jtag_axi_v1_2_9_jtag_axi
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock => NLW_inst_m_axi_arlock_UNCONNECTED,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock => NLW_inst_m_axi_awlock_UNCONNECTED,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      sl_iport0(36 downto 0) => B"0000000000000000000000000000000000000",
      sl_oport0(16 downto 0) => NLW_inst_sl_oport0_UNCONNECTED(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_debug_wrapper is
  port (
    CLK : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \pre_reset_st_reg[4]\ : in STD_LOGIC;
    UNCONN_IN : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_ltssm_st_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_lstatus : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rxdet_dur_reg[0]\ : in STD_LOGIC;
    prst_n : in STD_LOGIC;
    txdetectrx : in STD_LOGIC;
    pipe_tx0_powerdown : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxstatus_d_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sys_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_debug_wrapper : entity is "pcie_7x_0_debug_wrapper";
end pcie_7x_0_pcie_7x_0_debug_wrapper;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_debug_wrapper is
  signal AXI_araddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of AXI_araddr : signal is std.standard.true;
  signal AXI_arprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MARK_DEBUG of AXI_arprot : signal is std.standard.true;
  signal AXI_arready : STD_LOGIC;
  attribute MARK_DEBUG of AXI_arready : signal is std.standard.true;
  signal AXI_arvalid : STD_LOGIC;
  attribute MARK_DEBUG of AXI_arvalid : signal is std.standard.true;
  signal AXI_awaddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of AXI_awaddr : signal is std.standard.true;
  signal AXI_awprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MARK_DEBUG of AXI_awprot : signal is std.standard.true;
  signal AXI_awready : STD_LOGIC;
  attribute MARK_DEBUG of AXI_awready : signal is std.standard.true;
  signal AXI_awvalid : STD_LOGIC;
  attribute MARK_DEBUG of AXI_awvalid : signal is std.standard.true;
  signal AXI_bready : STD_LOGIC;
  attribute MARK_DEBUG of AXI_bready : signal is std.standard.true;
  signal AXI_bresp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of AXI_bresp : signal is std.standard.true;
  signal AXI_bvalid : STD_LOGIC;
  attribute MARK_DEBUG of AXI_bvalid : signal is std.standard.true;
  signal AXI_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of AXI_rdata : signal is std.standard.true;
  signal AXI_rready : STD_LOGIC;
  attribute MARK_DEBUG of AXI_rready : signal is std.standard.true;
  signal AXI_rresp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of AXI_rresp : signal is std.standard.true;
  signal AXI_rvalid : STD_LOGIC;
  attribute MARK_DEBUG of AXI_rvalid : signal is std.standard.true;
  signal AXI_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of AXI_wdata : signal is std.standard.true;
  signal AXI_wready : STD_LOGIC;
  attribute MARK_DEBUG of AXI_wready : signal is std.standard.true;
  signal AXI_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute MARK_DEBUG of AXI_wstrb : signal is std.standard.true;
  signal AXI_wvalid : STD_LOGIC;
  attribute MARK_DEBUG of AXI_wvalid : signal is std.standard.true;
  signal trc_addr : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute MARK_DEBUG of trc_addr : signal is std.standard.true;
  signal trc_clk : STD_LOGIC;
  signal trc_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of trc_di : signal is std.standard.true;
  signal trc_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of trc_do : signal is std.standard.true;
  signal trc_en : STD_LOGIC;
  attribute MARK_DEBUG of trc_en : signal is std.standard.true;
  signal trc_rdy : STD_LOGIC;
  attribute MARK_DEBUG of trc_rdy : signal is std.standard.true;
  signal trc_rst_n : STD_LOGIC;
  attribute MARK_DEBUG of trc_rst_n : signal is std.standard.true;
  signal trc_wr : STD_LOGIC;
  attribute MARK_DEBUG of trc_wr : signal is std.standard.true;
  attribute IDLE_ST : string;
  attribute IDLE_ST of debug_axi4l_s_inst : label is "3'b000";
  attribute RD_ST : string;
  attribute RD_ST of debug_axi4l_s_inst : label is "3'b101";
  attribute RD_WT : string;
  attribute RD_WT of debug_axi4l_s_inst : label is "3'b110";
  attribute S_AXI_ADDR_WIDTH : integer;
  attribute S_AXI_ADDR_WIDTH of debug_axi4l_s_inst : label is 32;
  attribute S_AXI_DATA_WIDTH : integer;
  attribute S_AXI_DATA_WIDTH of debug_axi4l_s_inst : label is 32;
  attribute WR_DATA : string;
  attribute WR_DATA of debug_axi4l_s_inst : label is "3'b010";
  attribute WR_RESP : string;
  attribute WR_RESP of debug_axi4l_s_inst : label is "3'b100";
  attribute WR_ST : string;
  attribute WR_ST of debug_axi4l_s_inst : label is "3'b001";
  attribute WR_WT : string;
  attribute WR_WT of debug_axi4l_s_inst : label is "3'b011";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of debug_probes_inst : label is 1;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of debug_probes_inst : label is 0;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of debug_probes_inst : label is 2016;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of debug_probes_inst : label is 1;
  attribute C_XSDB_CG_ALPHA_VER : string;
  attribute C_XSDB_CG_ALPHA_VER of debug_probes_inst : label is "16'b0000000000000000";
  attribute C_XSDB_CG_VER : string;
  attribute C_XSDB_CG_VER of debug_probes_inst : label is "16'b0000000000000000";
  attribute C_XSDB_CORE_TYPE : string;
  attribute C_XSDB_CORE_TYPE of debug_probes_inst : label is "16'b0000000000001001";
  attribute C_XSDB_CSE_DRV_VER : string;
  attribute C_XSDB_CSE_DRV_VER of debug_probes_inst : label is "16'b0000000000000001";
  attribute C_XSDB_EDA_VER : string;
  attribute C_XSDB_EDA_VER of debug_probes_inst : label is "16'b0001000000000001";
  attribute C_XSDB_NEXT_SLAVE : string;
  attribute C_XSDB_NEXT_SLAVE of debug_probes_inst : label is "16'b0000000000000000";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of debug_probes_inst : label is "16'b0000100100000001";
  attribute LTSSM_ST_WIDTH : integer;
  attribute LTSSM_ST_WIDTH of debug_probes_inst : label is 6;
  attribute LTSSM_TMEM_AWIDTH : integer;
  attribute LTSSM_TMEM_AWIDTH of debug_probes_inst : label is 9;
  attribute LTSSM_WDATA_WIDTH : integer;
  attribute LTSSM_WDATA_WIDTH of debug_probes_inst : label is 16;
  attribute MAX_NUM_LTSSM_TRACE : integer;
  attribute MAX_NUM_LTSSM_TRACE of debug_probes_inst : label is 512;
  attribute MAX_NUM_RXDET_TRACE : integer;
  attribute MAX_NUM_RXDET_TRACE of debug_probes_inst : label is 4;
  attribute NUM_RESET_STATE : integer;
  attribute NUM_RESET_STATE of debug_probes_inst : label is 32;
  attribute PHY_LANE : integer;
  attribute PHY_LANE of debug_probes_inst : label is 1;
  attribute RST_ST_TRC_DWIDTH : integer;
  attribute RST_ST_TRC_DWIDTH of debug_probes_inst : label is 16;
  attribute RXDET_TRACE_DWIDTH : integer;
  attribute RXDET_TRACE_DWIDTH of debug_probes_inst : label is 16;
  attribute RXDET_TRACE_MEM_AWIDTH : integer;
  attribute RXDET_TRACE_MEM_AWIDTH of debug_probes_inst : label is 2;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of jtag_axi4l_m_inst : label is "pcie_7x_0_jtag,jtag_axi_v1_2_9_jtag_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of jtag_axi4l_m_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of jtag_axi4l_m_inst : label is "jtag_axi_v1_2_9_jtag_axi,Vivado 2019.1";
begin
debug_axi4l_s_inst: entity work.pcie_7x_0_pcie_7x_0_debug_axi4l_s
     port map (
      AXI_aclk => \pre_reset_st_reg[4]\,
      AXI_aresetn => sys_rst_n,
      S_AXI_araddr(31 downto 0) => AXI_araddr(31 downto 0),
      S_AXI_arprot(2 downto 0) => AXI_arprot(2 downto 0),
      S_AXI_arready => AXI_arready,
      S_AXI_arvalid => AXI_arvalid,
      S_AXI_awaddr(31 downto 0) => AXI_awaddr(31 downto 0),
      S_AXI_awprot(2 downto 0) => AXI_awprot(2 downto 0),
      S_AXI_awready => AXI_awready,
      S_AXI_awvalid => AXI_awvalid,
      S_AXI_bready => AXI_bready,
      S_AXI_bresp(1 downto 0) => AXI_bresp(1 downto 0),
      S_AXI_bvalid => AXI_bvalid,
      S_AXI_rdata(31 downto 0) => AXI_rdata(31 downto 0),
      S_AXI_rready => AXI_rready,
      S_AXI_rresp(1 downto 0) => AXI_rresp(1 downto 0),
      S_AXI_rvalid => AXI_rvalid,
      S_AXI_wdata(31 downto 0) => AXI_wdata(31 downto 0),
      S_AXI_wready => AXI_wready,
      S_AXI_wstrb(3 downto 0) => AXI_wstrb(3 downto 0),
      S_AXI_wvalid => AXI_wvalid,
      trc_addr(16 downto 0) => trc_addr(16 downto 0),
      trc_clk => trc_clk,
      trc_di(15 downto 0) => trc_di(15 downto 0),
      trc_do(15 downto 0) => trc_do(15 downto 0),
      trc_en => trc_en,
      trc_rdy => trc_rdy,
      trc_rst_n => trc_rst_n,
      trc_wr => trc_wr
    );
debug_probes_inst: entity work.pcie_7x_0_pcie_7x_0_debug_probes
     port map (
      cfg_current_speed(2) => '0',
      cfg_current_speed(1 downto 0) => cfg_lstatus(1 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_lstatus(5 downto 2),
      ltssm(5 downto 0) => \cur_ltssm_st_reg[5]\(5 downto 0),
      pclk => \rxdet_dur_reg[0]\,
      phystatus(0) => phystatus(0),
      powerdown(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      prst_n => prst_n,
      reset_state(4) => '0',
      reset_state(3 downto 0) => Q(3 downto 0),
      rxstatus(2 downto 0) => \rxstatus_d_reg[2]\(2 downto 0),
      sys_clk => \pre_reset_st_reg[4]\,
      sys_rst => sys_rst,
      trc_addr(16 downto 0) => trc_addr(16 downto 0),
      trc_clk => trc_clk,
      trc_do(15 downto 0) => trc_do(15 downto 0),
      trc_en => trc_en,
      trc_rdy => trc_rdy,
      trc_rst_n => trc_rst_n,
      txdetectrx => txdetectrx,
      user_clk => CLK,
      user_reset => UNCONN_IN
    );
jtag_axi4l_m_inst: entity work.pcie_7x_0_pcie_7x_0_jtag
     port map (
      aclk => \pre_reset_st_reg[4]\,
      aresetn => sys_rst_n,
      m_axi_araddr(31 downto 0) => AXI_araddr(31 downto 0),
      m_axi_arprot(2 downto 0) => AXI_arprot(2 downto 0),
      m_axi_arready => AXI_arready,
      m_axi_arvalid => AXI_arvalid,
      m_axi_awaddr(31 downto 0) => AXI_awaddr(31 downto 0),
      m_axi_awprot(2 downto 0) => AXI_awprot(2 downto 0),
      m_axi_awready => AXI_awready,
      m_axi_awvalid => AXI_awvalid,
      m_axi_bready => AXI_bready,
      m_axi_bresp(1 downto 0) => AXI_bresp(1 downto 0),
      m_axi_bvalid => AXI_bvalid,
      m_axi_rdata(31 downto 0) => AXI_rdata(31 downto 0),
      m_axi_rready => AXI_rready,
      m_axi_rresp(1 downto 0) => AXI_rresp(1 downto 0),
      m_axi_rvalid => AXI_rvalid,
      m_axi_wdata(31 downto 0) => AXI_wdata(31 downto 0),
      m_axi_wready => AXI_wready,
      m_axi_wstrb(3 downto 0) => AXI_wstrb(3 downto 0),
      m_axi_wvalid => AXI_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_core_top is
  port (
    pclk_sel_reg : out STD_LOGIC;
    mmcm_i : out STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    CLK : out STD_LOGIC;
    mmcm_i_i_1 : out STD_LOGIC;
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : out STD_LOGIC;
    user_reset_out_reg_0 : out STD_LOGIC;
    m_axis_rx_tvalid_reg : out STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    trn_tcfg_req : out STD_LOGIC;
    tready_thrtl_reg : out STD_LOGIC;
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pllreset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rst_idle : out STD_LOGIC;
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 0 to 0 );
    pl_received_hot_rst : out STD_LOGIC;
    pl_phy_lnk_up : out STD_LOGIC;
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    \fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 12 downto 0 );
    trn_tbuf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    pipe_tx_rate : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sys_clk : in STD_LOGIC;
    tx_cfg_gnt : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_trn_pending : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rate_in_reg1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_mgmt_byte_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_core_top : entity is "pcie_7x_0_core_top";
end pcie_7x_0_pcie_7x_0_core_top;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_core_top is
  signal \_inferred__0/store_ltssm_inferred_i_2_n_0\ : STD_LOGIC;
  signal \_inferred__0/store_ltssm_inferred_i_3_n_0\ : STD_LOGIC;
  signal bridge_reset_int : STD_LOGIC;
  signal \^cfg_lstatus\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cfg_ltssm_state_reg0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gt_top_i_n_80 : STD_LOGIC;
  signal jtag_sys_clk : STD_LOGIC;
  signal \ltssm_reg1_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \ltssm_reg1_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal ltssm_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mmcm_i\ : STD_LOGIC;
  signal pcie_block_i_i_34_n_0 : STD_LOGIC;
  signal pcie_block_i_i_35_n_0 : STD_LOGIC;
  signal pcie_block_i_i_36_n_0 : STD_LOGIC;
  signal pcie_block_i_i_37_n_0 : STD_LOGIC;
  signal pcie_top_i_n_16 : STD_LOGIC;
  signal \^pclk_sel_reg\ : STD_LOGIC;
  signal phy_rst_fsm_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rst_fsm\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx0_chanisaligned_gt : STD_LOGIC;
  signal pipe_rx0_char_is_k_gt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_data_gt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx0_elec_idle_gt : STD_LOGIC;
  signal pipe_rx0_phy_status_gt : STD_LOGIC;
  signal pipe_rx0_polarity_gt : STD_LOGIC;
  signal pipe_rx0_status_gt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_valid_gt : STD_LOGIC;
  signal pipe_rx_phy_status_reg0 : STD_LOGIC;
  signal pipe_rx_status_reg0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pipe_rxstatus\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx0_char_is_k_gt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_compliance_gt : STD_LOGIC;
  signal pipe_tx0_data_gt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx0_elec_idle_gt : STD_LOGIC;
  signal pipe_tx0_powerdown_gt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rcvr_det_reg0 : STD_LOGIC;
  signal pipe_tx_deemph_gt : STD_LOGIC;
  signal pipe_tx_margin_gt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx_rcvr_det_gt : STD_LOGIC;
  signal \^pl_ltssm_state\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^pl_phy_lnk_up\ : STD_LOGIC;
  signal pl_phy_lnk_up_sync : STD_LOGIC;
  signal pl_phy_lnk_up_wire : STD_LOGIC;
  signal \^pl_received_hot_rst\ : STD_LOGIC;
  signal pl_received_hot_rst_sync : STD_LOGIC;
  signal pl_received_hot_rst_wire : STD_LOGIC;
  signal reset_n_reg1 : STD_LOGIC;
  signal reset_n_reg2 : STD_LOGIC;
  signal store_ltssm : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of store_ltssm : signal is std.standard.true;
  signal sys_rst : STD_LOGIC;
  signal trn_lnk_up : STD_LOGIC;
  signal user_lnk_up_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of user_lnk_up_int : signal is "true";
  attribute async_reg : string;
  attribute async_reg of user_lnk_up_int : signal is "true";
  signal user_lnk_up_mux : STD_LOGIC;
  attribute async_reg of user_lnk_up_mux : signal is "true";
  signal user_reset_out_i_1_n_0 : STD_LOGIC;
  signal \^user_reset_out_reg_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of jtag_sys_clk_inst : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ltssm_reg1_reg[0]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name : string;
  attribute srl_name of \ltssm_reg1_reg[0]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[0]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[1]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[1]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[1]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[2]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[2]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[2]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[3]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[3]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[3]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[4]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[4]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[4]_srl2 ";
  attribute srl_bus_name of \ltssm_reg1_reg[5]_srl2\ : label is "inst/\inst/ltssm_reg1_reg ";
  attribute srl_name of \ltssm_reg1_reg[5]_srl2\ : label is "inst/\inst/ltssm_reg1_reg[5]_srl2 ";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of phy_lnk_up_cdc : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of phy_lnk_up_cdc : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of phy_lnk_up_cdc : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of phy_lnk_up_cdc : label is 0;
  attribute VERSION : integer;
  attribute VERSION of phy_lnk_up_cdc : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of phy_lnk_up_cdc : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of phy_lnk_up_cdc : label is "TRUE";
  attribute DEST_SYNC_FF of pl_received_hot_rst_cdc : label is 2;
  attribute INIT_SYNC_FF of pl_received_hot_rst_cdc : label is 0;
  attribute SIM_ASSERT_CHK of pl_received_hot_rst_cdc : label is 0;
  attribute SRC_INPUT_REG of pl_received_hot_rst_cdc : label is 0;
  attribute VERSION of pl_received_hot_rst_cdc : label is 0;
  attribute XPM_CDC of pl_received_hot_rst_cdc : label is "SINGLE";
  attribute XPM_MODULE of pl_received_hot_rst_cdc : label is "TRUE";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_n_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of user_lnk_up_int_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of user_lnk_up_int_reg : label is "yes";
  attribute ASYNC_REG_boolean of user_lnk_up_mux_reg : label is std.standard.true;
  attribute KEEP of user_lnk_up_mux_reg : label is "yes";
begin
  cfg_lstatus(9 downto 0) <= \^cfg_lstatus\(9 downto 0);
  mmcm_i <= \^mmcm_i\;
  \out\ <= user_lnk_up_int;
  pclk_sel_reg <= \^pclk_sel_reg\;
  pipe_rst_fsm(3 downto 0) <= \^pipe_rst_fsm\(3 downto 0);
  pipe_rxstatus(2 downto 0) <= \^pipe_rxstatus\(2 downto 0);
  pl_ltssm_state(5 downto 0) <= \^pl_ltssm_state\(5 downto 0);
  pl_phy_lnk_up <= \^pl_phy_lnk_up\;
  pl_received_hot_rst <= \^pl_received_hot_rst\;
  user_reset_out_reg_0 <= \^user_reset_out_reg_0\;
\_inferred__0/store_ltssm_inferred_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \_inferred__0/store_ltssm_inferred_i_2_n_0\,
      I1 => \_inferred__0/store_ltssm_inferred_i_3_n_0\,
      O => store_ltssm
    );
\_inferred__0/store_ltssm_inferred_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ltssm_reg2(0),
      I1 => \^pl_ltssm_state\(0),
      I2 => \^pl_ltssm_state\(2),
      I3 => ltssm_reg2(2),
      I4 => \^pl_ltssm_state\(1),
      I5 => ltssm_reg2(1),
      O => \_inferred__0/store_ltssm_inferred_i_2_n_0\
    );
\_inferred__0/store_ltssm_inferred_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ltssm_reg2(3),
      I1 => \^pl_ltssm_state\(3),
      I2 => \^pl_ltssm_state\(5),
      I3 => ltssm_reg2(5),
      I4 => \^pl_ltssm_state\(4),
      I5 => ltssm_reg2(4),
      O => \_inferred__0/store_ltssm_inferred_i_3_n_0\
    );
\cfg_ltssm_state_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(0),
      Q => cfg_ltssm_state_reg0(0),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(1),
      Q => cfg_ltssm_state_reg0(1),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(2),
      Q => cfg_ltssm_state_reg0(2),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(3),
      Q => cfg_ltssm_state_reg0(3),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(4),
      Q => cfg_ltssm_state_reg0(4),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^mmcm_i\,
      CE => '1',
      D => \^pl_ltssm_state\(5),
      Q => cfg_ltssm_state_reg0(5),
      R => '0'
    );
debug_wrapper_U: entity work.pcie_7x_0_pcie_7x_0_debug_wrapper
     port map (
      CLK => \^mmcm_i\,
      Q(3 downto 0) => phy_rst_fsm_reg0(3 downto 0),
      UNCONN_IN => \^user_reset_out_reg_0\,
      cfg_lstatus(5 downto 0) => \^cfg_lstatus\(5 downto 0),
      \cur_ltssm_st_reg[5]\(5 downto 0) => cfg_ltssm_state_reg0(5 downto 0),
      phystatus(0) => pipe_rx_phy_status_reg0,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown_gt(1 downto 0),
      \pre_reset_st_reg[4]\ => jtag_sys_clk,
      prst_n => reset_n_reg2,
      \rxdet_dur_reg[0]\ => \^pclk_sel_reg\,
      \rxstatus_d_reg[2]\(2 downto 0) => pipe_rx_status_reg0(2 downto 0),
      sys_rst => sys_rst,
      sys_rst_n => sys_rst_n,
      txdetectrx => pipe_tx0_rcvr_det_reg0
    );
gt_top_i: entity work.pcie_7x_0_pcie_7x_0_gt_top
     port map (
      CLK => \^pclk_sel_reg\,
      D(2 downto 0) => \^pipe_rxstatus\(2 downto 0),
      \FSM_onehot_fsm_reg[4]\(0) => \FSM_onehot_fsm_reg[4]\(0),
      \FSM_onehot_fsm_reg[7]\(1 downto 0) => \FSM_onehot_fsm_reg[7]\(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => ext_ch_gt_drprdy(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0),
      \fsm_reg[2]\(2 downto 0) => \fsm_reg[2]\(2 downto 0),
      \fsm_reg[3]\(3 downto 0) => \fsm_reg[3]\(3 downto 0),
      gt_ch_drp_rdy(0) => gt_ch_drp_rdy(0),
      \gt_rx_status_q_reg[2]\(2 downto 0) => pipe_rx0_status_gt(2 downto 0),
      \gt_rxdata_q_reg[15]\(15 downto 0) => pipe_rx0_data_gt(15 downto 0),
      int_pclk_sel_slave(0) => int_pclk_sel_slave(0),
      mmcm_i => CLK,
      mmcm_i_0 => \^mmcm_i\,
      mmcm_i_i_1 => mmcm_i_i_1,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pclk_sel_reg => pipe_pclk_sel_out(0),
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(14 downto 0),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_qrst_fsm(3 downto 0) => pipe_qrst_fsm(3 downto 0),
      pipe_rst_fsm(3 downto 0) => \^pipe_rst_fsm\(3 downto 0),
      pipe_rst_idle => pipe_rst_idle,
      pipe_rx0_chanisaligned => pipe_rx0_chanisaligned_gt,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k_gt(1 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle_gt,
      pipe_rx0_phy_status => pipe_rx0_phy_status_gt,
      pipe_rx0_polarity => pipe_rx0_polarity_gt,
      pipe_rx0_valid_gt => pipe_rx0_valid_gt,
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      pipe_rxcommadet(0) => pipe_rxcommadet(0),
      pipe_rxdisperr(3 downto 0) => pipe_rxdisperr(3 downto 0),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(0),
      pipe_rxnotintable(3 downto 0) => pipe_rxnotintable(3 downto 0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_rxphaligndone(0) => pipe_rxphaligndone(0),
      pipe_rxpmaresetdone(0) => pipe_rxpmaresetdone(0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxsyncdone(0) => pipe_rxsyncdone(0),
      pipe_sync_fsm_rx(0) => pipe_sync_fsm_rx(0),
      pipe_tx0_char_is_k(1 downto 0) => pipe_tx0_char_is_k_gt(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance_gt,
      pipe_tx0_data(15 downto 0) => pipe_tx0_data_gt(15 downto 0),
      pipe_tx0_elec_idle => pipe_tx0_elec_idle_gt,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown_gt(1 downto 0),
      pipe_tx_deemph => pipe_tx_deemph_gt,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin_gt(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det_gt,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(0),
      pipe_txinhibit(0) => pipe_txinhibit(0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pipe_txphaligndone(0) => pipe_txphaligndone(0),
      pipe_txphinitdone(0) => pipe_txphinitdone(0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      pl_ltssm_state(5 downto 0) => \^pl_ltssm_state\(5 downto 0),
      pllreset_reg => pllreset_reg(0),
      qpll_drp_done(0) => qpll_drp_done(0),
      qpll_qplllock(0) => qpll_qplllock(0),
      qpll_qplloutclk(0) => qpll_qplloutclk(0),
      qpll_qplloutrefclk(0) => qpll_qplloutrefclk(0),
      \rate_in_reg1_reg[1]\(1 downto 0) => \rate_in_reg1_reg[1]\(1 downto 0),
      \rate_reg1_reg[1]\(1 downto 0) => D(1 downto 0),
      sys_clk => sys_clk,
      sys_rst => sys_rst,
      sys_rst_n => gt_top_i_n_80
    );
jtag_sys_clk_inst: unisim.vcomponents.BUFG
     port map (
      I => sys_clk,
      O => jtag_sys_clk
    );
\ltssm_reg1_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(0),
      Q => \ltssm_reg1_reg[0]_srl2_n_0\
    );
\ltssm_reg1_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(1),
      Q => \ltssm_reg1_reg[1]_srl2_n_0\
    );
\ltssm_reg1_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(2),
      Q => \ltssm_reg1_reg[2]_srl2_n_0\
    );
\ltssm_reg1_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(3),
      Q => \ltssm_reg1_reg[3]_srl2_n_0\
    );
\ltssm_reg1_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(4),
      Q => \ltssm_reg1_reg[4]_srl2_n_0\
    );
\ltssm_reg1_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \^pclk_sel_reg\,
      D => \^pl_ltssm_state\(5),
      Q => \ltssm_reg1_reg[5]_srl2_n_0\
    );
\ltssm_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[0]_srl2_n_0\,
      Q => ltssm_reg2(0),
      R => '0'
    );
\ltssm_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[1]_srl2_n_0\,
      Q => ltssm_reg2(1),
      R => '0'
    );
\ltssm_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[2]_srl2_n_0\,
      Q => ltssm_reg2(2),
      R => '0'
    );
\ltssm_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[3]_srl2_n_0\,
      Q => ltssm_reg2(3),
      R => '0'
    );
\ltssm_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[4]_srl2_n_0\,
      Q => ltssm_reg2(4),
      R => '0'
    );
\ltssm_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \ltssm_reg1_reg[5]_srl2_n_0\,
      Q => ltssm_reg2(5),
      R => '0'
    );
pcie_block_i_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_byte_en(3),
      O => pcie_block_i_i_34_n_0
    );
pcie_block_i_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_byte_en(2),
      O => pcie_block_i_i_35_n_0
    );
pcie_block_i_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_byte_en(1),
      O => pcie_block_i_i_36_n_0
    );
pcie_block_i_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cfg_mgmt_byte_en(0),
      O => pcie_block_i_i_37_n_0
    );
pcie_top_i: entity work.pcie_7x_0_pcie_7x_0_pcie_top
     port map (
      CLK => \^mmcm_i\,
      bridge_reset_int => bridge_reset_int,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_bus_number(7 downto 0) => cfg_bus_number(7 downto 0),
      cfg_command(4 downto 0) => cfg_command(4 downto 0),
      cfg_dcommand(14 downto 0) => cfg_dcommand(14 downto 0),
      cfg_dcommand2(11 downto 0) => cfg_dcommand2(11 downto 0),
      cfg_device_number(4 downto 0) => cfg_device_number(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => cfg_dstatus(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_function_number(2 downto 0) => cfg_function_number(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msienable_0 => \^pclk_sel_reg\,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 0) => cfg_lcommand(10 downto 0),
      cfg_lstatus(9 downto 0) => \^cfg_lstatus\(9 downto 0),
      cfg_mgmt_byte_en_n(3) => pcie_block_i_i_34_n_0,
      cfg_mgmt_byte_en_n(2) => pcie_block_i_i_35_n_0,
      cfg_mgmt_byte_en_n(1) => pcie_block_i_i_36_n_0,
      cfg_mgmt_byte_en_n(0) => pcie_block_i_i_37_n_0,
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => cfg_msg_data(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => cfg_trn_pending,
      cfg_turnoff_ok => cfg_turnoff_ok,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(0) => m_axis_rx_tkeep(0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(12 downto 0) => m_axis_rx_tuser(12 downto 0),
      m_axis_rx_tvalid_reg => m_axis_rx_tvalid_reg,
      \out\ => user_lnk_up_int,
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pipe_rx0_chanisaligned => pipe_rx0_chanisaligned_gt,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k_gt(1 downto 0),
      pipe_rx0_data(15 downto 0) => pipe_rx0_data_gt(15 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle_gt,
      pipe_rx0_phy_status => pipe_rx0_phy_status_gt,
      pipe_rx0_polarity => pipe_rx0_polarity_gt,
      pipe_rx0_status(2 downto 0) => pipe_rx0_status_gt(2 downto 0),
      pipe_rx0_valid => pipe_rx0_valid_gt,
      pipe_tx0_char_is_k(1 downto 0) => pipe_tx0_char_is_k_gt(1 downto 0),
      pipe_tx0_compliance => pipe_tx0_compliance_gt,
      pipe_tx0_data(15 downto 0) => pipe_tx0_data_gt(15 downto 0),
      pipe_tx0_elec_idle => pipe_tx0_elec_idle_gt,
      pipe_tx0_powerdown(1 downto 0) => pipe_tx0_powerdown_gt(1 downto 0),
      pipe_tx_deemph => pipe_tx_deemph_gt,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin_gt(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det_gt,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => \^pl_ltssm_state\(5 downto 0),
      pl_phy_lnk_up => \^pl_phy_lnk_up\,
      pl_received_hot_rst => pl_received_hot_rst_wire,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      src_in => pl_phy_lnk_up_wire,
      sys_rst_n => gt_top_i_n_80,
      \throttle_ctl_pipeline.reg_tkeep_reg[7]\ => \^user_reset_out_reg_0\,
      tready_thrtl_reg => tready_thrtl_reg,
      trn_lnk_up => trn_lnk_up,
      trn_tbuf_av(5 downto 0) => trn_tbuf_av(5 downto 0),
      trn_tcfg_req => trn_tcfg_req,
      tx_cfg_gnt => tx_cfg_gnt,
      tx_err_drop => tx_err_drop,
      user_reset_int_reg => pcie_top_i_n_16
    );
phy_lnk_up_cdc: entity work.\pcie_7x_0_xpm_cdc_single__2\
     port map (
      dest_clk => \^mmcm_i\,
      dest_out => pl_phy_lnk_up_sync,
      src_clk => \^pclk_sel_reg\,
      src_in => pl_phy_lnk_up_wire
    );
\phy_rst_fsm_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => jtag_sys_clk,
      CE => '1',
      D => \^pipe_rst_fsm\(0),
      Q => phy_rst_fsm_reg0(0),
      R => '0'
    );
\phy_rst_fsm_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => jtag_sys_clk,
      CE => '1',
      D => \^pipe_rst_fsm\(1),
      Q => phy_rst_fsm_reg0(1),
      R => '0'
    );
\phy_rst_fsm_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => jtag_sys_clk,
      CE => '1',
      D => \^pipe_rst_fsm\(2),
      Q => phy_rst_fsm_reg0(2),
      R => '0'
    );
\phy_rst_fsm_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => jtag_sys_clk,
      CE => '1',
      D => \^pipe_rst_fsm\(3),
      Q => phy_rst_fsm_reg0(3),
      R => '0'
    );
\pipe_rx_phy_status_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => pipe_rx0_phy_status_gt,
      Q => pipe_rx_phy_status_reg0,
      R => '0'
    );
\pipe_rx_status_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \^pipe_rxstatus\(0),
      Q => pipe_rx_status_reg0(0),
      R => '0'
    );
\pipe_rx_status_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \^pipe_rxstatus\(1),
      Q => pipe_rx_status_reg0(1),
      R => '0'
    );
\pipe_rx_status_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => \^pipe_rxstatus\(2),
      Q => pipe_rx_status_reg0(2),
      R => '0'
    );
pipe_tx0_rcvr_det_reg0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      D => pipe_tx_rcvr_det_gt,
      Q => pipe_tx0_rcvr_det_reg0,
      R => '0'
    );
pl_phy_lnk_up_q_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_rst_n,
      O => sys_rst
    );
pl_phy_lnk_up_q_reg: unisim.vcomponents.FDRE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => pl_phy_lnk_up_sync,
      Q => \^pl_phy_lnk_up\,
      R => sys_rst
    );
pl_received_hot_rst_cdc: entity work.pcie_7x_0_xpm_cdc_single
     port map (
      dest_clk => \^mmcm_i\,
      dest_out => pl_received_hot_rst_sync,
      src_clk => \^pclk_sel_reg\,
      src_in => pl_received_hot_rst_wire
    );
pl_received_hot_rst_q_reg: unisim.vcomponents.FDRE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => pl_received_hot_rst_sync,
      Q => \^pl_received_hot_rst\,
      R => sys_rst
    );
reset_n_reg1_reg: unisim.vcomponents.FDCE
     port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      CLR => sys_rst,
      D => '1',
      Q => reset_n_reg1
    );
reset_n_reg2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^pclk_sel_reg\,
      CE => '1',
      CLR => sys_rst,
      D => reset_n_reg1,
      Q => reset_n_reg2
    );
user_lnk_up_int_reg: unisim.vcomponents.FDRE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => trn_lnk_up,
      Q => user_lnk_up_int,
      R => sys_rst
    );
user_lnk_up_mux_reg: unisim.vcomponents.FDRE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => user_lnk_up_int,
      Q => user_lnk_up_mux,
      R => sys_rst
    );
user_reset_int_reg: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => pcie_top_i_n_16,
      PRE => user_reset_out_i_1_n_0,
      Q => bridge_reset_int
    );
user_reset_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pl_received_hot_rst\,
      I1 => sys_rst_n,
      O => user_reset_out_i_1_n_0
    );
user_reset_out_reg: unisim.vcomponents.FDPE
     port map (
      C => \^mmcm_i\,
      CE => '1',
      D => bridge_reset_int,
      PRE => user_reset_out_i_1_n_0,
      Q => \^user_reset_out_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0_pcie_7x_0_pcie2_top is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_pclk_out_slave : out STD_LOGIC;
    int_pipe_rxusrclk_out : out STD_LOGIC;
    int_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_dclk_out : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    int_userclk2_out : out STD_LOGIC;
    int_oobclk_out : out STD_LOGIC;
    int_mmcm_lock_out : out STD_LOGIC;
    int_qplllock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_pclk_in : in STD_LOGIC;
    pipe_rxusrclk_in : in STD_LOGIC;
    pipe_rxoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_dclk_in : in STD_LOGIC;
    pipe_userclk1_in : in STD_LOGIC;
    pipe_userclk2_in : in STD_LOGIC;
    pipe_oobclk_in : in STD_LOGIC;
    pipe_mmcm_lock_in : in STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_gen3_out : out STD_LOGIC;
    qpll_drp_crscode : in STD_LOGIC_VECTOR ( 11 downto 0 );
    qpll_drp_fsm : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplld : out STD_LOGIC;
    qpll_qpllreset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_clk : out STD_LOGIC;
    qpll_drp_rst_n : out STD_LOGIC;
    qpll_drp_ovrd : out STD_LOGIC;
    qpll_drp_gen3 : out STD_LOGIC;
    qpll_drp_start : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    user_reset_out : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    tx_buf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_err_drop : out STD_LOGIC;
    tx_cfg_req : out STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_gnt : in STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tvalid : out STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 21 downto 0 );
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_command : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_acs : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pm_wake : in STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pm_send_pme_to : in STD_LOGIC;
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_speed : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_phy_lnk_up : out STD_LOGIC;
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_directed_change_done : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_rdy : out STD_LOGIC;
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    startup_eos_in : in STD_LOGIC;
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_clk : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC;
    icap_clk : in STD_LOGIC;
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_rate_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe_sync_fsm_tx : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 6 downto 0 );
    pipe_drp_fsm : out STD_LOGIC_VECTOR ( 6 downto 0 );
    pipe_rst_idle : out STD_LOGIC;
    pipe_qrst_idle : out STD_LOGIC;
    pipe_rate_idle : out STD_LOGIC;
    pipe_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_dmonitorout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    pipe_cpll_lock : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_qpll_lock : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_txdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdlysresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxdisperr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxnotintable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ext_ch_gt_drpclk : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    common_commands_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_rx_0_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_1_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_2_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_3_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_4_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_5_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_6_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_7_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    common_commands_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_tx_0_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_1_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_2_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_3_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_4_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_5_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_6_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_tx_7_sigs : out STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_mmcm_rst_n : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC
  );
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 64;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "yes";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute ERR_REPORTING_IF : string;
  attribute ERR_REPORTING_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 8;
  attribute LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute LINK_CAP_MAX_LINK_WIDTH of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "pcie_7x_0_pcie2_top";
  attribute PCIE_ASYNC_EN : string;
  attribute PCIE_ASYNC_EN of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute bar_0 : string;
  attribute bar_0 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FFE00004";
  attribute bar_1 : string;
  attribute bar_1 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FFFFFFFF";
  attribute bar_2 : string;
  attribute bar_2 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
  attribute bar_3 : string;
  attribute bar_3 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
  attribute bar_4 : string;
  attribute bar_4 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
  attribute bar_5 : string;
  attribute bar_5 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
  attribute bram_lat : string;
  attribute bram_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_aer_base_ptr : string;
  attribute c_aer_base_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_aer_cap_ecrc_check_capable : string;
  attribute c_aer_cap_ecrc_check_capable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_aer_cap_ecrc_gen_capable : string;
  attribute c_aer_cap_ecrc_gen_capable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_aer_cap_multiheader : string;
  attribute c_aer_cap_multiheader of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_aer_cap_nextptr : string;
  attribute c_aer_cap_nextptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_aer_cap_on : string;
  attribute c_aer_cap_on of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_aer_cap_optional_err_support : string;
  attribute c_aer_cap_optional_err_support of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "002000";
  attribute c_aer_cap_permit_rooterr_update : string;
  attribute c_aer_cap_permit_rooterr_update of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_buf_opt_bma : string;
  attribute c_buf_opt_bma of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_component_name : string;
  attribute c_component_name of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "pcie_7x_0";
  attribute c_cpl_inf : string;
  attribute c_cpl_inf of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_cpl_infinite : string;
  attribute c_cpl_infinite of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_cpl_timeout_disable_sup : string;
  attribute c_cpl_timeout_disable_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_cpl_timeout_range : string;
  attribute c_cpl_timeout_range of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0010";
  attribute c_cpl_timeout_ranges_sup : string;
  attribute c_cpl_timeout_ranges_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute c_d1_support : string;
  attribute c_d1_support of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_d2_support : string;
  attribute c_d2_support of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_de_emph : string;
  attribute c_de_emph of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_ari_forwarding_supported : string;
  attribute c_dev_cap2_ari_forwarding_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop32_completer_supported : string;
  attribute c_dev_cap2_atomicop32_completer_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop64_completer_supported : string;
  attribute c_dev_cap2_atomicop64_completer_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop_routing_supported : string;
  attribute c_dev_cap2_atomicop_routing_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_cas128_completer_supported : string;
  attribute c_dev_cap2_cas128_completer_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_cap2_tph_completer_supported : string;
  attribute c_dev_cap2_tph_completer_supported of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_dev_control_ext_tag_default : string;
  attribute c_dev_control_ext_tag_default of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dev_port_type : string;
  attribute c_dev_port_type of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_dis_lane_reverse : string;
  attribute c_dis_lane_reverse of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_disable_rx_poisoned_resp : string;
  attribute c_disable_rx_poisoned_resp of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_disable_scrambling : string;
  attribute c_disable_scrambling of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_disable_tx_aspm_l0s : string;
  attribute c_disable_tx_aspm_l0s of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dll_lnk_actv_cap : string;
  attribute c_dll_lnk_actv_cap of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dsi_bool : string;
  attribute c_dsi_bool of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_dsn_base_ptr : string;
  attribute c_dsn_base_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "100";
  attribute c_dsn_cap_enabled : string;
  attribute c_dsn_cap_enabled of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_dsn_next_ptr : string;
  attribute c_dsn_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_enable_msg_route : string;
  attribute c_enable_msg_route of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000000";
  attribute c_ep_l0s_accpt_lat : string;
  attribute c_ep_l0s_accpt_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_ep_l1_accpt_lat : string;
  attribute c_ep_l1_accpt_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "7";
  attribute c_ext_pci_cfg_space_addr : string;
  attribute c_ext_pci_cfg_space_addr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "3FF";
  attribute c_external_clocking : string;
  attribute c_external_clocking of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_fc_cpld : string;
  attribute c_fc_cpld of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "461";
  attribute c_fc_cplh : string;
  attribute c_fc_cplh of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "36";
  attribute c_fc_npd : string;
  attribute c_fc_npd of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "24";
  attribute c_fc_nph : string;
  attribute c_fc_nph of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "12";
  attribute c_fc_pd : string;
  attribute c_fc_pd of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "437";
  attribute c_fc_ph : string;
  attribute c_fc_ph of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "32";
  attribute c_gen1 : string;
  attribute c_gen1 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "1'b0";
  attribute c_header_type : string;
  attribute c_header_type of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_hw_auton_spd_disable : string;
  attribute c_hw_auton_spd_disable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_int_width : integer;
  attribute c_int_width of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 64;
  attribute c_last_cfg_dw : string;
  attribute c_last_cfg_dw of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "10C";
  attribute c_link_cap_aspm_optionality : string;
  attribute c_link_cap_aspm_optionality of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_ll_ack_timeout : string;
  attribute c_ll_ack_timeout of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0000";
  attribute c_ll_ack_timeout_enable : string;
  attribute c_ll_ack_timeout_enable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_ll_ack_timeout_function : string;
  attribute c_ll_ack_timeout_function of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_ll_replay_timeout : string;
  attribute c_ll_replay_timeout of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0000";
  attribute c_ll_replay_timeout_enable : string;
  attribute c_ll_replay_timeout_enable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_ll_replay_timeout_func : string;
  attribute c_ll_replay_timeout_func of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "1";
  attribute c_lnk_bndwdt_notif : string;
  attribute c_lnk_bndwdt_notif of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_msi : string;
  attribute c_msi of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msi_64b_addr : string;
  attribute c_msi_64b_addr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_msi_cap_on : string;
  attribute c_msi_cap_on of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_msi_mult_msg_extn : string;
  attribute c_msi_mult_msg_extn of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msi_per_vctr_mask_cap : string;
  attribute c_msi_per_vctr_mask_cap of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_msix_cap_on : string;
  attribute c_msix_cap_on of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_msix_next_ptr : string;
  attribute c_msix_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_msix_pba_bir : string;
  attribute c_msix_pba_bir of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msix_pba_offset : string;
  attribute c_msix_pba_offset of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msix_table_bir : string;
  attribute c_msix_table_bir of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msix_table_offset : string;
  attribute c_msix_table_offset of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_msix_table_size : string;
  attribute c_msix_table_size of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_pci_cfg_space_addr : string;
  attribute c_pci_cfg_space_addr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "3F";
  attribute c_pcie_blk_locn : string;
  attribute c_pcie_blk_locn of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_pcie_cap_next_ptr : string;
  attribute c_pcie_cap_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "9C";
  attribute c_pcie_cap_slot_implemented : string;
  attribute c_pcie_cap_slot_implemented of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_pcie_dbg_ports : string;
  attribute c_pcie_dbg_ports of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_pcie_fast_config : integer;
  attribute c_pcie_fast_config of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 0;
  attribute c_perf_level_high : string;
  attribute c_perf_level_high of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_phantom_functions : string;
  attribute c_phantom_functions of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_pm_cap_next_ptr : string;
  attribute c_pm_cap_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "60";
  attribute c_pme_support : string;
  attribute c_pme_support of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0F";
  attribute c_rbar_base_ptr : string;
  attribute c_rbar_base_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_rbar_cap_control_encodedbar0 : string;
  attribute c_rbar_cap_control_encodedbar0 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_control_encodedbar1 : string;
  attribute c_rbar_cap_control_encodedbar1 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_control_encodedbar2 : string;
  attribute c_rbar_cap_control_encodedbar2 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_control_encodedbar3 : string;
  attribute c_rbar_cap_control_encodedbar3 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_control_encodedbar4 : string;
  attribute c_rbar_cap_control_encodedbar4 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_control_encodedbar5 : string;
  attribute c_rbar_cap_control_encodedbar5 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute c_rbar_cap_index0 : string;
  attribute c_rbar_cap_index0 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_index1 : string;
  attribute c_rbar_cap_index1 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_index2 : string;
  attribute c_rbar_cap_index2 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_index3 : string;
  attribute c_rbar_cap_index3 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_index4 : string;
  attribute c_rbar_cap_index4 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_index5 : string;
  attribute c_rbar_cap_index5 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rbar_cap_nextptr : string;
  attribute c_rbar_cap_nextptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_rbar_cap_on : string;
  attribute c_rbar_cap_on of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_rbar_cap_sup0 : string;
  attribute c_rbar_cap_sup0 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_cap_sup1 : string;
  attribute c_rbar_cap_sup1 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_cap_sup2 : string;
  attribute c_rbar_cap_sup2 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_cap_sup3 : string;
  attribute c_rbar_cap_sup3 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_cap_sup4 : string;
  attribute c_rbar_cap_sup4 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_cap_sup5 : string;
  attribute c_rbar_cap_sup5 of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00001";
  attribute c_rbar_num : string;
  attribute c_rbar_num of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rcb : string;
  attribute c_rcb of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_recrc_check : string;
  attribute c_recrc_check of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_recrc_check_trim : string;
  attribute c_recrc_check_trim of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_rev_gt_order : string;
  attribute c_rev_gt_order of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_root_cap_crs : string;
  attribute c_root_cap_crs of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_rx_raddr_lat : string;
  attribute c_rx_raddr_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_rx_ram_limit : string;
  attribute c_rx_ram_limit of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "7FF";
  attribute c_rx_rdata_lat : string;
  attribute c_rx_rdata_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute c_rx_write_lat : string;
  attribute c_rx_write_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_silicon_rev : string;
  attribute c_silicon_rev of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute c_slot_cap_attn_butn : string;
  attribute c_slot_cap_attn_butn of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_attn_ind : string;
  attribute c_slot_cap_attn_ind of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_elec_interlock : string;
  attribute c_slot_cap_elec_interlock of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_hotplug_cap : string;
  attribute c_slot_cap_hotplug_cap of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_hotplug_surprise : string;
  attribute c_slot_cap_hotplug_surprise of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_mrl : string;
  attribute c_slot_cap_mrl of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_no_cmd_comp_sup : string;
  attribute c_slot_cap_no_cmd_comp_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_physical_slot_num : string;
  attribute c_slot_cap_physical_slot_num of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_slot_cap_pwr_ctrl : string;
  attribute c_slot_cap_pwr_ctrl of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_pwr_ind : string;
  attribute c_slot_cap_pwr_ind of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_slot_cap_pwr_limit_scale : string;
  attribute c_slot_cap_pwr_limit_scale of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_slot_cap_pwr_limit_value : string;
  attribute c_slot_cap_pwr_limit_value of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_surprise_dn_err_cap : string;
  attribute c_surprise_dn_err_cap of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_trgt_lnk_spd : string;
  attribute c_trgt_lnk_spd of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_trn_np_fc : string;
  attribute c_trn_np_fc of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_tx_last_tlp : string;
  attribute c_tx_last_tlp of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "29";
  attribute c_tx_raddr_lat : string;
  attribute c_tx_raddr_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_tx_rdata_lat : string;
  attribute c_tx_rdata_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute c_tx_write_lat : string;
  attribute c_tx_write_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute c_upconfig_capable : string;
  attribute c_upconfig_capable of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_upstream_facing : string;
  attribute c_upstream_facing of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_ur_atomic : string;
  attribute c_ur_atomic of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_ur_inv_req : string;
  attribute c_ur_inv_req of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_ur_prs_response : string;
  attribute c_ur_prs_response of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute c_vc_base_ptr : string;
  attribute c_vc_base_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_vc_cap_enabled : string;
  attribute c_vc_cap_enabled of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_vc_cap_reject_snoop : string;
  attribute c_vc_cap_reject_snoop of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_vc_next_ptr : string;
  attribute c_vc_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_vsec_base_ptr : string;
  attribute c_vsec_base_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_vsec_cap_enabled : string;
  attribute c_vsec_cap_enabled of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute c_vsec_next_ptr : string;
  attribute c_vsec_next_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute c_xlnx_ref_board : string;
  attribute c_xlnx_ref_board of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "NONE";
  attribute cap_ver : string;
  attribute cap_ver of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute cardbus_cis_ptr : string;
  attribute cardbus_cis_ptr of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
  attribute class_code : string;
  attribute class_code of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "058000";
  attribute cmps : string;
  attribute cmps of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "2";
  attribute con_scl_fctr_d0_state : string;
  attribute con_scl_fctr_d0_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute con_scl_fctr_d1_state : string;
  attribute con_scl_fctr_d1_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute con_scl_fctr_d2_state : string;
  attribute con_scl_fctr_d2_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute con_scl_fctr_d3_state : string;
  attribute con_scl_fctr_d3_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute cost_table : integer;
  attribute cost_table of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 1;
  attribute d1_sup : string;
  attribute d1_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute d2_sup : string;
  attribute d2_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute dev_id : string;
  attribute dev_id of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "7011";
  attribute dev_port_type : string;
  attribute dev_port_type of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0000";
  attribute dis_scl_fctr_d0_state : string;
  attribute dis_scl_fctr_d0_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute dis_scl_fctr_d1_state : string;
  attribute dis_scl_fctr_d1_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute dis_scl_fctr_d2_state : string;
  attribute dis_scl_fctr_d2_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute dis_scl_fctr_d3_state : string;
  attribute dis_scl_fctr_d3_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute dsi : string;
  attribute dsi of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute ep_l0s_accpt_lat : string;
  attribute ep_l0s_accpt_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000";
  attribute ep_l1_accpt_lat : string;
  attribute ep_l1_accpt_lat of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "111";
  attribute ext_tag_fld_sup : string;
  attribute ext_tag_fld_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute int_pin : string;
  attribute int_pin of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute intx : string;
  attribute intx of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "FALSE";
  attribute max_lnk_spd : string;
  attribute max_lnk_spd of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "1";
  attribute max_lnk_wdt : string;
  attribute max_lnk_wdt of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "000001";
  attribute mps : string;
  attribute mps of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "010";
  attribute no_soft_rst : string;
  attribute no_soft_rst of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute pci_exp_int_freq : integer;
  attribute pci_exp_int_freq of pcie_7x_0_pcie_7x_0_pcie2_top : entity is 1;
  attribute pci_exp_ref_freq : string;
  attribute pci_exp_ref_freq of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0";
  attribute phantm_func_sup : string;
  attribute phantm_func_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pme_sup : string;
  attribute pme_sup of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0F";
  attribute pwr_con_d0_state : string;
  attribute pwr_con_d0_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_con_d1_state : string;
  attribute pwr_con_d1_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_con_d2_state : string;
  attribute pwr_con_d2_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_con_d3_state : string;
  attribute pwr_con_d3_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_dis_d0_state : string;
  attribute pwr_dis_d0_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_dis_d1_state : string;
  attribute pwr_dis_d1_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_dis_d2_state : string;
  attribute pwr_dis_d2_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute pwr_dis_d3_state : string;
  attribute pwr_dis_d3_state of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute rev_id : string;
  attribute rev_id of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00";
  attribute slot_clk : string;
  attribute slot_clk of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "TRUE";
  attribute subsys_id : string;
  attribute subsys_id of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "0007";
  attribute subsys_ven_id : string;
  attribute subsys_ven_id of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "10EE";
  attribute ven_id : string;
  attribute ven_id of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "10EE";
  attribute xrom_bar : string;
  attribute xrom_bar of pcie_7x_0_pcie_7x_0_pcie2_top : entity is "00000000";
end pcie_7x_0_pcie_7x_0_pcie2_top;

architecture STRUCTURE of pcie_7x_0_pcie_7x_0_pcie2_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cfg_command\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^cfg_dcommand\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^cfg_dcommand2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cfg_dstatus\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cfg_lcommand\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cfg_lstatus\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cfg_trn_pending\ : STD_LOGIC;
  signal \^int_dclk_out\ : STD_LOGIC;
  signal \^int_oobclk_out\ : STD_LOGIC;
  signal \^int_userclk1_out\ : STD_LOGIC;
  signal \^m_axis_rx_tkeep\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^m_axis_rx_tuser\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal \^pipe_drp_fsm\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pipe_qrst_fsm\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rate_fsm\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rst_fsm\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxdisperr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rxnotintable\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_sync_fsm_rx\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll_qplllock\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^qpll_qpllreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rate_in_reg1_reg0 : STD_LOGIC;
  signal rate_reg1_reg0 : STD_LOGIC;
begin
  \^cfg_trn_pending\ <= cfg_trn_pending;
  \^qpll_qplllock\(0) <= qpll_qplllock(0);
  cfg_command(15) <= \<const0>\;
  cfg_command(14) <= \<const0>\;
  cfg_command(13) <= \<const0>\;
  cfg_command(12) <= \<const0>\;
  cfg_command(11) <= \<const0>\;
  cfg_command(10) <= \^cfg_command\(10);
  cfg_command(9) <= \<const0>\;
  cfg_command(8) <= \^cfg_command\(8);
  cfg_command(7) <= \<const0>\;
  cfg_command(6) <= \<const0>\;
  cfg_command(5) <= \<const0>\;
  cfg_command(4) <= \<const0>\;
  cfg_command(3) <= \<const0>\;
  cfg_command(2 downto 0) <= \^cfg_command\(2 downto 0);
  cfg_dcommand(15) <= \<const0>\;
  cfg_dcommand(14 downto 0) <= \^cfg_dcommand\(14 downto 0);
  cfg_dcommand2(15) <= \<const0>\;
  cfg_dcommand2(14) <= \<const0>\;
  cfg_dcommand2(13) <= \<const0>\;
  cfg_dcommand2(12) <= \<const0>\;
  cfg_dcommand2(11 downto 0) <= \^cfg_dcommand2\(11 downto 0);
  cfg_dstatus(15) <= \<const0>\;
  cfg_dstatus(14) <= \<const0>\;
  cfg_dstatus(13) <= \<const0>\;
  cfg_dstatus(12) <= \<const0>\;
  cfg_dstatus(11) <= \<const0>\;
  cfg_dstatus(10) <= \<const0>\;
  cfg_dstatus(9) <= \<const0>\;
  cfg_dstatus(8) <= \<const0>\;
  cfg_dstatus(7) <= \<const0>\;
  cfg_dstatus(6) <= \<const0>\;
  cfg_dstatus(5) <= \^cfg_trn_pending\;
  cfg_dstatus(4) <= \<const0>\;
  cfg_dstatus(3 downto 0) <= \^cfg_dstatus\(3 downto 0);
  cfg_lcommand(15) <= \<const0>\;
  cfg_lcommand(14) <= \<const0>\;
  cfg_lcommand(13) <= \<const0>\;
  cfg_lcommand(12) <= \<const0>\;
  cfg_lcommand(11 downto 3) <= \^cfg_lcommand\(11 downto 3);
  cfg_lcommand(2) <= \<const0>\;
  cfg_lcommand(1 downto 0) <= \^cfg_lcommand\(1 downto 0);
  cfg_lstatus(15 downto 13) <= \^cfg_lstatus\(15 downto 13);
  cfg_lstatus(12) <= \<const1>\;
  cfg_lstatus(11) <= \^cfg_lstatus\(11);
  cfg_lstatus(10) <= \<const0>\;
  cfg_lstatus(9) <= \<const0>\;
  cfg_lstatus(8) <= \<const0>\;
  cfg_lstatus(7 downto 4) <= \^cfg_lstatus\(7 downto 4);
  cfg_lstatus(3) <= \<const0>\;
  cfg_lstatus(2) <= \<const0>\;
  cfg_lstatus(1 downto 0) <= \^cfg_lstatus\(1 downto 0);
  cfg_status(15) <= \<const0>\;
  cfg_status(14) <= \<const0>\;
  cfg_status(13) <= \<const0>\;
  cfg_status(12) <= \<const0>\;
  cfg_status(11) <= \<const0>\;
  cfg_status(10) <= \<const0>\;
  cfg_status(9) <= \<const0>\;
  cfg_status(8) <= \<const0>\;
  cfg_status(7) <= \<const0>\;
  cfg_status(6) <= \<const0>\;
  cfg_status(5) <= \<const0>\;
  cfg_status(4) <= \<const0>\;
  cfg_status(3) <= \<const0>\;
  cfg_status(2) <= \<const0>\;
  cfg_status(1) <= \<const0>\;
  cfg_status(0) <= \<const0>\;
  common_commands_out(11) <= \<const0>\;
  common_commands_out(10) <= \<const0>\;
  common_commands_out(9) <= \<const0>\;
  common_commands_out(8) <= \<const0>\;
  common_commands_out(7) <= \<const0>\;
  common_commands_out(6) <= \<const0>\;
  common_commands_out(5) <= \<const0>\;
  common_commands_out(4) <= \<const0>\;
  common_commands_out(3) <= \<const0>\;
  common_commands_out(2) <= \<const0>\;
  common_commands_out(1) <= \<const0>\;
  common_commands_out(0) <= \<const0>\;
  ext_ch_gt_drpclk <= \^int_dclk_out\;
  icap_o(31) <= \<const0>\;
  icap_o(30) <= \<const0>\;
  icap_o(29) <= \<const0>\;
  icap_o(28) <= \<const0>\;
  icap_o(27) <= \<const0>\;
  icap_o(26) <= \<const0>\;
  icap_o(25) <= \<const0>\;
  icap_o(24) <= \<const0>\;
  icap_o(23) <= \<const0>\;
  icap_o(22) <= \<const0>\;
  icap_o(21) <= \<const0>\;
  icap_o(20) <= \<const0>\;
  icap_o(19) <= \<const0>\;
  icap_o(18) <= \<const0>\;
  icap_o(17) <= \<const0>\;
  icap_o(16) <= \<const0>\;
  icap_o(15) <= \<const0>\;
  icap_o(14) <= \<const0>\;
  icap_o(13) <= \<const0>\;
  icap_o(12) <= \<const0>\;
  icap_o(11) <= \<const0>\;
  icap_o(10) <= \<const0>\;
  icap_o(9) <= \<const0>\;
  icap_o(8) <= \<const0>\;
  icap_o(7) <= \<const0>\;
  icap_o(6) <= \<const0>\;
  icap_o(5) <= \<const0>\;
  icap_o(4) <= \<const0>\;
  icap_o(3) <= \<const0>\;
  icap_o(2) <= \<const0>\;
  icap_o(1) <= \<const0>\;
  icap_o(0) <= \<const0>\;
  int_dclk_out <= \^int_dclk_out\;
  int_oobclk_out <= \^int_oobclk_out\;
  int_pclk_out_slave <= \<const0>\;
  int_pipe_rxusrclk_out <= \^int_oobclk_out\;
  int_qplllock_out(1) <= \<const0>\;
  int_qplllock_out(0) <= \<const0>\;
  int_qplloutclk_out(1) <= \<const0>\;
  int_qplloutclk_out(0) <= \<const0>\;
  int_qplloutrefclk_out(1) <= \<const0>\;
  int_qplloutrefclk_out(0) <= \<const0>\;
  int_rxoutclk_out(0) <= \<const0>\;
  int_userclk1_out <= \^int_userclk1_out\;
  int_userclk2_out <= \^int_userclk1_out\;
  m_axis_rx_tkeep(7) <= \^m_axis_rx_tkeep\(6);
  m_axis_rx_tkeep(6) <= \^m_axis_rx_tkeep\(6);
  m_axis_rx_tkeep(5) <= \^m_axis_rx_tkeep\(6);
  m_axis_rx_tkeep(4) <= \^m_axis_rx_tkeep\(6);
  m_axis_rx_tkeep(3) <= \<const1>\;
  m_axis_rx_tkeep(2) <= \<const1>\;
  m_axis_rx_tkeep(1) <= \<const1>\;
  m_axis_rx_tkeep(0) <= \<const1>\;
  m_axis_rx_tuser(21) <= \^m_axis_rx_tuser\(21);
  m_axis_rx_tuser(20) <= \<const0>\;
  m_axis_rx_tuser(19) <= \^m_axis_rx_tuser\(19);
  m_axis_rx_tuser(18) <= \^m_axis_rx_tuser\(17);
  m_axis_rx_tuser(17) <= \^m_axis_rx_tuser\(17);
  m_axis_rx_tuser(16) <= \<const0>\;
  m_axis_rx_tuser(15) <= \<const0>\;
  m_axis_rx_tuser(14) <= \^m_axis_rx_tuser\(14);
  m_axis_rx_tuser(13) <= \<const0>\;
  m_axis_rx_tuser(12) <= \<const0>\;
  m_axis_rx_tuser(11) <= \<const0>\;
  m_axis_rx_tuser(10) <= \<const0>\;
  m_axis_rx_tuser(9) <= \<const0>\;
  m_axis_rx_tuser(8 downto 0) <= \^m_axis_rx_tuser\(8 downto 0);
  pipe_cpll_lock(0) <= \<const0>\;
  pipe_debug(31) <= \<const0>\;
  pipe_debug(30) <= \<const0>\;
  pipe_debug(29) <= \<const0>\;
  pipe_debug(28) <= \<const0>\;
  pipe_debug(27) <= \<const0>\;
  pipe_debug(26) <= \<const0>\;
  pipe_debug(25) <= \<const0>\;
  pipe_debug(24) <= \<const0>\;
  pipe_debug(23) <= \<const0>\;
  pipe_debug(22) <= \<const0>\;
  pipe_debug(21) <= \<const0>\;
  pipe_debug(20) <= \<const0>\;
  pipe_debug(19) <= \<const0>\;
  pipe_debug(18) <= \<const0>\;
  pipe_debug(17) <= \<const0>\;
  pipe_debug(16) <= \<const0>\;
  pipe_debug(15) <= \<const0>\;
  pipe_debug(14) <= \<const0>\;
  pipe_debug(13) <= \<const0>\;
  pipe_debug(12) <= \<const0>\;
  pipe_debug(11) <= \<const0>\;
  pipe_debug(10) <= \<const0>\;
  pipe_debug(9) <= \<const0>\;
  pipe_debug(8) <= \<const0>\;
  pipe_debug(7) <= \<const0>\;
  pipe_debug(6) <= \<const0>\;
  pipe_debug(5) <= \<const0>\;
  pipe_debug(4) <= \<const0>\;
  pipe_debug(3) <= \<const0>\;
  pipe_debug(2) <= \<const0>\;
  pipe_debug(1) <= \<const0>\;
  pipe_debug(0) <= \<const0>\;
  pipe_debug_0(0) <= \<const0>\;
  pipe_debug_1(0) <= \<const0>\;
  pipe_debug_2(0) <= \<const0>\;
  pipe_debug_3(0) <= \<const0>\;
  pipe_debug_4(0) <= \<const0>\;
  pipe_debug_5(0) <= \<const0>\;
  pipe_debug_6(0) <= \<const0>\;
  pipe_debug_7(0) <= \<const0>\;
  pipe_debug_8(0) <= \<const0>\;
  pipe_debug_9(0) <= \<const0>\;
  pipe_drp_fsm(6) <= \<const0>\;
  pipe_drp_fsm(5) <= \<const0>\;
  pipe_drp_fsm(4) <= \<const0>\;
  pipe_drp_fsm(3) <= \<const0>\;
  pipe_drp_fsm(2 downto 0) <= \^pipe_drp_fsm\(2 downto 0);
  pipe_gen3_out <= \<const0>\;
  pipe_qpll_lock(0) <= \^qpll_qplllock\(0);
  pipe_qrst_fsm(11) <= \<const0>\;
  pipe_qrst_fsm(10) <= \<const0>\;
  pipe_qrst_fsm(9) <= \<const0>\;
  pipe_qrst_fsm(8) <= \<const0>\;
  pipe_qrst_fsm(7) <= \<const0>\;
  pipe_qrst_fsm(6) <= \<const0>\;
  pipe_qrst_fsm(5) <= \<const0>\;
  pipe_qrst_fsm(4) <= \<const0>\;
  pipe_qrst_fsm(3 downto 0) <= \^pipe_qrst_fsm\(3 downto 0);
  pipe_rate_fsm(4) <= \<const0>\;
  pipe_rate_fsm(3 downto 0) <= \^pipe_rate_fsm\(3 downto 0);
  pipe_rst_fsm(4) <= \<const0>\;
  pipe_rst_fsm(3 downto 0) <= \^pipe_rst_fsm\(3 downto 0);
  pipe_rxdisperr(7) <= \<const0>\;
  pipe_rxdisperr(6) <= \<const0>\;
  pipe_rxdisperr(5) <= \<const0>\;
  pipe_rxdisperr(4) <= \<const0>\;
  pipe_rxdisperr(3 downto 0) <= \^pipe_rxdisperr\(3 downto 0);
  pipe_rxnotintable(7) <= \<const0>\;
  pipe_rxnotintable(6) <= \<const0>\;
  pipe_rxnotintable(5) <= \<const0>\;
  pipe_rxnotintable(4) <= \<const0>\;
  pipe_rxnotintable(3 downto 0) <= \^pipe_rxnotintable\(3 downto 0);
  pipe_sync_fsm_rx(6) <= \<const0>\;
  pipe_sync_fsm_rx(5) <= \<const0>\;
  pipe_sync_fsm_rx(4) <= \<const0>\;
  pipe_sync_fsm_rx(3) <= \<const0>\;
  pipe_sync_fsm_rx(2) <= \<const0>\;
  pipe_sync_fsm_rx(1) <= \<const0>\;
  pipe_sync_fsm_rx(0) <= \^pipe_sync_fsm_rx\(0);
  pipe_tx_0_sigs(24) <= \<const0>\;
  pipe_tx_0_sigs(23) <= \<const0>\;
  pipe_tx_0_sigs(22) <= \<const0>\;
  pipe_tx_0_sigs(21) <= \<const0>\;
  pipe_tx_0_sigs(20) <= \<const0>\;
  pipe_tx_0_sigs(19) <= \<const0>\;
  pipe_tx_0_sigs(18) <= \<const0>\;
  pipe_tx_0_sigs(17) <= \<const0>\;
  pipe_tx_0_sigs(16) <= \<const0>\;
  pipe_tx_0_sigs(15) <= \<const0>\;
  pipe_tx_0_sigs(14) <= \<const0>\;
  pipe_tx_0_sigs(13) <= \<const0>\;
  pipe_tx_0_sigs(12) <= \<const0>\;
  pipe_tx_0_sigs(11) <= \<const0>\;
  pipe_tx_0_sigs(10) <= \<const0>\;
  pipe_tx_0_sigs(9) <= \<const0>\;
  pipe_tx_0_sigs(8) <= \<const0>\;
  pipe_tx_0_sigs(7) <= \<const0>\;
  pipe_tx_0_sigs(6) <= \<const0>\;
  pipe_tx_0_sigs(5) <= \<const0>\;
  pipe_tx_0_sigs(4) <= \<const0>\;
  pipe_tx_0_sigs(3) <= \<const0>\;
  pipe_tx_0_sigs(2) <= \<const0>\;
  pipe_tx_0_sigs(1) <= \<const0>\;
  pipe_tx_0_sigs(0) <= \<const0>\;
  pipe_tx_1_sigs(24) <= \<const0>\;
  pipe_tx_1_sigs(23) <= \<const0>\;
  pipe_tx_1_sigs(22) <= \<const0>\;
  pipe_tx_1_sigs(21) <= \<const0>\;
  pipe_tx_1_sigs(20) <= \<const0>\;
  pipe_tx_1_sigs(19) <= \<const0>\;
  pipe_tx_1_sigs(18) <= \<const0>\;
  pipe_tx_1_sigs(17) <= \<const0>\;
  pipe_tx_1_sigs(16) <= \<const0>\;
  pipe_tx_1_sigs(15) <= \<const0>\;
  pipe_tx_1_sigs(14) <= \<const0>\;
  pipe_tx_1_sigs(13) <= \<const0>\;
  pipe_tx_1_sigs(12) <= \<const0>\;
  pipe_tx_1_sigs(11) <= \<const0>\;
  pipe_tx_1_sigs(10) <= \<const0>\;
  pipe_tx_1_sigs(9) <= \<const0>\;
  pipe_tx_1_sigs(8) <= \<const0>\;
  pipe_tx_1_sigs(7) <= \<const0>\;
  pipe_tx_1_sigs(6) <= \<const0>\;
  pipe_tx_1_sigs(5) <= \<const0>\;
  pipe_tx_1_sigs(4) <= \<const0>\;
  pipe_tx_1_sigs(3) <= \<const0>\;
  pipe_tx_1_sigs(2) <= \<const0>\;
  pipe_tx_1_sigs(1) <= \<const0>\;
  pipe_tx_1_sigs(0) <= \<const0>\;
  pipe_tx_2_sigs(24) <= \<const0>\;
  pipe_tx_2_sigs(23) <= \<const0>\;
  pipe_tx_2_sigs(22) <= \<const0>\;
  pipe_tx_2_sigs(21) <= \<const0>\;
  pipe_tx_2_sigs(20) <= \<const0>\;
  pipe_tx_2_sigs(19) <= \<const0>\;
  pipe_tx_2_sigs(18) <= \<const0>\;
  pipe_tx_2_sigs(17) <= \<const0>\;
  pipe_tx_2_sigs(16) <= \<const0>\;
  pipe_tx_2_sigs(15) <= \<const0>\;
  pipe_tx_2_sigs(14) <= \<const0>\;
  pipe_tx_2_sigs(13) <= \<const0>\;
  pipe_tx_2_sigs(12) <= \<const0>\;
  pipe_tx_2_sigs(11) <= \<const0>\;
  pipe_tx_2_sigs(10) <= \<const0>\;
  pipe_tx_2_sigs(9) <= \<const0>\;
  pipe_tx_2_sigs(8) <= \<const0>\;
  pipe_tx_2_sigs(7) <= \<const0>\;
  pipe_tx_2_sigs(6) <= \<const0>\;
  pipe_tx_2_sigs(5) <= \<const0>\;
  pipe_tx_2_sigs(4) <= \<const0>\;
  pipe_tx_2_sigs(3) <= \<const0>\;
  pipe_tx_2_sigs(2) <= \<const0>\;
  pipe_tx_2_sigs(1) <= \<const0>\;
  pipe_tx_2_sigs(0) <= \<const0>\;
  pipe_tx_3_sigs(24) <= \<const0>\;
  pipe_tx_3_sigs(23) <= \<const0>\;
  pipe_tx_3_sigs(22) <= \<const0>\;
  pipe_tx_3_sigs(21) <= \<const0>\;
  pipe_tx_3_sigs(20) <= \<const0>\;
  pipe_tx_3_sigs(19) <= \<const0>\;
  pipe_tx_3_sigs(18) <= \<const0>\;
  pipe_tx_3_sigs(17) <= \<const0>\;
  pipe_tx_3_sigs(16) <= \<const0>\;
  pipe_tx_3_sigs(15) <= \<const0>\;
  pipe_tx_3_sigs(14) <= \<const0>\;
  pipe_tx_3_sigs(13) <= \<const0>\;
  pipe_tx_3_sigs(12) <= \<const0>\;
  pipe_tx_3_sigs(11) <= \<const0>\;
  pipe_tx_3_sigs(10) <= \<const0>\;
  pipe_tx_3_sigs(9) <= \<const0>\;
  pipe_tx_3_sigs(8) <= \<const0>\;
  pipe_tx_3_sigs(7) <= \<const0>\;
  pipe_tx_3_sigs(6) <= \<const0>\;
  pipe_tx_3_sigs(5) <= \<const0>\;
  pipe_tx_3_sigs(4) <= \<const0>\;
  pipe_tx_3_sigs(3) <= \<const0>\;
  pipe_tx_3_sigs(2) <= \<const0>\;
  pipe_tx_3_sigs(1) <= \<const0>\;
  pipe_tx_3_sigs(0) <= \<const0>\;
  pipe_tx_4_sigs(24) <= \<const0>\;
  pipe_tx_4_sigs(23) <= \<const0>\;
  pipe_tx_4_sigs(22) <= \<const0>\;
  pipe_tx_4_sigs(21) <= \<const0>\;
  pipe_tx_4_sigs(20) <= \<const0>\;
  pipe_tx_4_sigs(19) <= \<const0>\;
  pipe_tx_4_sigs(18) <= \<const0>\;
  pipe_tx_4_sigs(17) <= \<const0>\;
  pipe_tx_4_sigs(16) <= \<const0>\;
  pipe_tx_4_sigs(15) <= \<const0>\;
  pipe_tx_4_sigs(14) <= \<const0>\;
  pipe_tx_4_sigs(13) <= \<const0>\;
  pipe_tx_4_sigs(12) <= \<const0>\;
  pipe_tx_4_sigs(11) <= \<const0>\;
  pipe_tx_4_sigs(10) <= \<const0>\;
  pipe_tx_4_sigs(9) <= \<const0>\;
  pipe_tx_4_sigs(8) <= \<const0>\;
  pipe_tx_4_sigs(7) <= \<const0>\;
  pipe_tx_4_sigs(6) <= \<const0>\;
  pipe_tx_4_sigs(5) <= \<const0>\;
  pipe_tx_4_sigs(4) <= \<const0>\;
  pipe_tx_4_sigs(3) <= \<const0>\;
  pipe_tx_4_sigs(2) <= \<const0>\;
  pipe_tx_4_sigs(1) <= \<const0>\;
  pipe_tx_4_sigs(0) <= \<const0>\;
  pipe_tx_5_sigs(24) <= \<const0>\;
  pipe_tx_5_sigs(23) <= \<const0>\;
  pipe_tx_5_sigs(22) <= \<const0>\;
  pipe_tx_5_sigs(21) <= \<const0>\;
  pipe_tx_5_sigs(20) <= \<const0>\;
  pipe_tx_5_sigs(19) <= \<const0>\;
  pipe_tx_5_sigs(18) <= \<const0>\;
  pipe_tx_5_sigs(17) <= \<const0>\;
  pipe_tx_5_sigs(16) <= \<const0>\;
  pipe_tx_5_sigs(15) <= \<const0>\;
  pipe_tx_5_sigs(14) <= \<const0>\;
  pipe_tx_5_sigs(13) <= \<const0>\;
  pipe_tx_5_sigs(12) <= \<const0>\;
  pipe_tx_5_sigs(11) <= \<const0>\;
  pipe_tx_5_sigs(10) <= \<const0>\;
  pipe_tx_5_sigs(9) <= \<const0>\;
  pipe_tx_5_sigs(8) <= \<const0>\;
  pipe_tx_5_sigs(7) <= \<const0>\;
  pipe_tx_5_sigs(6) <= \<const0>\;
  pipe_tx_5_sigs(5) <= \<const0>\;
  pipe_tx_5_sigs(4) <= \<const0>\;
  pipe_tx_5_sigs(3) <= \<const0>\;
  pipe_tx_5_sigs(2) <= \<const0>\;
  pipe_tx_5_sigs(1) <= \<const0>\;
  pipe_tx_5_sigs(0) <= \<const0>\;
  pipe_tx_6_sigs(24) <= \<const0>\;
  pipe_tx_6_sigs(23) <= \<const0>\;
  pipe_tx_6_sigs(22) <= \<const0>\;
  pipe_tx_6_sigs(21) <= \<const0>\;
  pipe_tx_6_sigs(20) <= \<const0>\;
  pipe_tx_6_sigs(19) <= \<const0>\;
  pipe_tx_6_sigs(18) <= \<const0>\;
  pipe_tx_6_sigs(17) <= \<const0>\;
  pipe_tx_6_sigs(16) <= \<const0>\;
  pipe_tx_6_sigs(15) <= \<const0>\;
  pipe_tx_6_sigs(14) <= \<const0>\;
  pipe_tx_6_sigs(13) <= \<const0>\;
  pipe_tx_6_sigs(12) <= \<const0>\;
  pipe_tx_6_sigs(11) <= \<const0>\;
  pipe_tx_6_sigs(10) <= \<const0>\;
  pipe_tx_6_sigs(9) <= \<const0>\;
  pipe_tx_6_sigs(8) <= \<const0>\;
  pipe_tx_6_sigs(7) <= \<const0>\;
  pipe_tx_6_sigs(6) <= \<const0>\;
  pipe_tx_6_sigs(5) <= \<const0>\;
  pipe_tx_6_sigs(4) <= \<const0>\;
  pipe_tx_6_sigs(3) <= \<const0>\;
  pipe_tx_6_sigs(2) <= \<const0>\;
  pipe_tx_6_sigs(1) <= \<const0>\;
  pipe_tx_6_sigs(0) <= \<const0>\;
  pipe_tx_7_sigs(24) <= \<const0>\;
  pipe_tx_7_sigs(23) <= \<const0>\;
  pipe_tx_7_sigs(22) <= \<const0>\;
  pipe_tx_7_sigs(21) <= \<const0>\;
  pipe_tx_7_sigs(20) <= \<const0>\;
  pipe_tx_7_sigs(19) <= \<const0>\;
  pipe_tx_7_sigs(18) <= \<const0>\;
  pipe_tx_7_sigs(17) <= \<const0>\;
  pipe_tx_7_sigs(16) <= \<const0>\;
  pipe_tx_7_sigs(15) <= \<const0>\;
  pipe_tx_7_sigs(14) <= \<const0>\;
  pipe_tx_7_sigs(13) <= \<const0>\;
  pipe_tx_7_sigs(12) <= \<const0>\;
  pipe_tx_7_sigs(11) <= \<const0>\;
  pipe_tx_7_sigs(10) <= \<const0>\;
  pipe_tx_7_sigs(9) <= \<const0>\;
  pipe_tx_7_sigs(8) <= \<const0>\;
  pipe_tx_7_sigs(7) <= \<const0>\;
  pipe_tx_7_sigs(6) <= \<const0>\;
  pipe_tx_7_sigs(5) <= \<const0>\;
  pipe_tx_7_sigs(4) <= \<const0>\;
  pipe_tx_7_sigs(3) <= \<const0>\;
  pipe_tx_7_sigs(2) <= \<const0>\;
  pipe_tx_7_sigs(1) <= \<const0>\;
  pipe_tx_7_sigs(0) <= \<const0>\;
  qpll_drp_clk <= \^int_dclk_out\;
  qpll_drp_gen3 <= \<const0>\;
  qpll_drp_ovrd <= \<const0>\;
  qpll_qplld <= \<const0>\;
  qpll_qpllreset(1) <= \<const0>\;
  qpll_qpllreset(0) <= \^qpll_qpllreset\(0);
  startup_cfgclk <= \<const0>\;
  startup_cfgmclk <= \<const0>\;
  startup_eos <= \<const0>\;
  startup_preq <= \<const0>\;
  user_app_rdy <= \<const1>\;
  user_clk_out <= \^int_userclk1_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
inst: entity work.pcie_7x_0_pcie_7x_0_core_top
     port map (
      CLK => \^int_dclk_out\,
      D(1) => n_0_0,
      D(0) => rate_reg1_reg0,
      \FSM_onehot_fsm_reg[4]\(0) => pipe_rate_idle,
      \FSM_onehot_fsm_reg[7]\(1) => pipe_qrst_idle,
      \FSM_onehot_fsm_reg[7]\(0) => qpll_drp_start,
      Q(5 downto 0) => pipe_sync_fsm_tx(5 downto 0),
      SR(0) => qpll_drp_rst_n,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_bus_number(7 downto 0) => cfg_bus_number(7 downto 0),
      cfg_command(4) => \^cfg_command\(10),
      cfg_command(3) => \^cfg_command\(8),
      cfg_command(2 downto 0) => \^cfg_command\(2 downto 0),
      cfg_dcommand(14 downto 0) => \^cfg_dcommand\(14 downto 0),
      cfg_dcommand2(11 downto 0) => \^cfg_dcommand2\(11 downto 0),
      cfg_device_number(4 downto 0) => cfg_device_number(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => \^cfg_dstatus\(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_function_number(2 downto 0) => cfg_function_number(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 2) => \^cfg_lcommand\(11 downto 3),
      cfg_lcommand(1 downto 0) => \^cfg_lcommand\(1 downto 0),
      cfg_lstatus(9 downto 7) => \^cfg_lstatus\(15 downto 13),
      cfg_lstatus(6) => \^cfg_lstatus\(11),
      cfg_lstatus(5 downto 2) => \^cfg_lstatus\(7 downto 4),
      cfg_lstatus(1 downto 0) => \^cfg_lstatus\(1 downto 0),
      cfg_mgmt_byte_en(3 downto 0) => cfg_mgmt_byte_en(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => cfg_msg_data(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => \^cfg_trn_pending\,
      cfg_turnoff_ok => cfg_turnoff_ok,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => ext_ch_gt_drprdy(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0),
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      \fsm_reg[2]\(2 downto 0) => \^pipe_drp_fsm\(2 downto 0),
      \fsm_reg[3]\(3 downto 0) => \^pipe_rate_fsm\(3 downto 0),
      gt_ch_drp_rdy(0) => gt_ch_drp_rdy(0),
      int_pclk_sel_slave(0) => int_pclk_sel_slave(0),
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(0) => \^m_axis_rx_tkeep\(6),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(12) => \^m_axis_rx_tuser\(21),
      m_axis_rx_tuser(11) => \^m_axis_rx_tuser\(19),
      m_axis_rx_tuser(10) => \^m_axis_rx_tuser\(17),
      m_axis_rx_tuser(9) => \^m_axis_rx_tuser\(14),
      m_axis_rx_tuser(8 downto 0) => \^m_axis_rx_tuser\(8 downto 0),
      m_axis_rx_tvalid_reg => m_axis_rx_tvalid,
      mmcm_i => \^int_userclk1_out\,
      mmcm_i_i_1 => int_mmcm_lock_out,
      \out\ => user_lnk_up,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pclk_sel_reg => \^int_oobclk_out\,
      pipe_dmonitorout(14 downto 0) => pipe_dmonitorout(14 downto 0),
      pipe_eyescandataerror(0) => pipe_eyescandataerror(0),
      pipe_loopback(2 downto 0) => pipe_loopback(2 downto 0),
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_pclk_sel_out(0) => pipe_pclk_sel_out(0),
      pipe_qrst_fsm(3 downto 0) => \^pipe_qrst_fsm\(3 downto 0),
      pipe_rst_fsm(3 downto 0) => \^pipe_rst_fsm\(3 downto 0),
      pipe_rst_idle => pipe_rst_idle,
      pipe_rxbufstatus(2 downto 0) => pipe_rxbufstatus(2 downto 0),
      pipe_rxcommadet(0) => pipe_rxcommadet(0),
      pipe_rxdisperr(3 downto 0) => \^pipe_rxdisperr\(3 downto 0),
      pipe_rxdlysresetdone(0) => pipe_rxdlysresetdone(0),
      pipe_rxnotintable(3 downto 0) => \^pipe_rxnotintable\(3 downto 0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_rxphaligndone(0) => pipe_rxphaligndone(0),
      pipe_rxpmaresetdone(0) => pipe_rxpmaresetdone(0),
      pipe_rxprbscntreset => pipe_rxprbscntreset,
      pipe_rxprbserr(0) => pipe_rxprbserr(0),
      pipe_rxprbssel(2 downto 0) => pipe_rxprbssel(2 downto 0),
      pipe_rxstatus(2 downto 0) => pipe_rxstatus(2 downto 0),
      pipe_rxsyncdone(0) => pipe_rxsyncdone(0),
      pipe_sync_fsm_rx(0) => \^pipe_sync_fsm_rx\(0),
      pipe_tx_rate => rate_in_reg1_reg0,
      pipe_txdlysresetdone(0) => pipe_txdlysresetdone(0),
      pipe_txinhibit(0) => pipe_txinhibit(0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pipe_txphaligndone(0) => pipe_txphaligndone(0),
      pipe_txphinitdone(0) => pipe_txphinitdone(0),
      pipe_txprbsforceerr => pipe_txprbsforceerr,
      pipe_txprbssel(2 downto 0) => pipe_txprbssel(2 downto 0),
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => pl_ltssm_state(5 downto 0),
      pl_phy_lnk_up => pl_phy_lnk_up,
      pl_received_hot_rst => pl_received_hot_rst,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      pllreset_reg(0) => \^qpll_qpllreset\(0),
      qpll_drp_done(0) => qpll_drp_done(0),
      qpll_qplllock(0) => \^qpll_qplllock\(0),
      qpll_qplloutclk(0) => qpll_qplloutclk(0),
      qpll_qplloutrefclk(0) => qpll_qplloutrefclk(0),
      \rate_in_reg1_reg[1]\(1) => n_0_1,
      \rate_in_reg1_reg[1]\(0) => rate_in_reg1_reg0,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(7),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      sys_clk => sys_clk,
      sys_rst_n => sys_rst_n,
      tready_thrtl_reg => s_axis_tx_tready,
      trn_tbuf_av(5 downto 0) => tx_buf_av(5 downto 0),
      trn_tcfg_req => tx_cfg_req,
      tx_cfg_gnt => tx_cfg_gnt,
      tx_err_drop => tx_err_drop,
      user_reset_out_reg_0 => user_reset_out
    );
rate_reg1_reg0_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rate_in_reg1_reg0,
      O => rate_reg1_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie_7x_0 is
  port (
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    user_reset_out : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tvalid : out STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 21 downto 0 );
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sys_clk : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    qpll_drp_crscode : in STD_LOGIC_VECTOR ( 11 downto 0 );
    qpll_drp_fsm : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplld : out STD_LOGIC;
    qpll_qpllreset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_clk : out STD_LOGIC;
    qpll_drp_rst_n : out STD_LOGIC;
    qpll_drp_ovrd : out STD_LOGIC;
    qpll_drp_gen3 : out STD_LOGIC;
    qpll_drp_start : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pcie_7x_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie_7x_0 : entity is "pcie_7x_0,pcie_7x_0_pcie2_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie_7x_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pcie_7x_0 : entity is "pcie_7x_0_pcie2_top,Vivado 2019.1";
end pcie_7x_0;

architecture STRUCTURE of pcie_7x_0 is
  signal NLW_inst_cfg_aer_ecrc_check_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_ecrc_gen_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_corr_err_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_corr_err_reporting_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_fatal_err_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_fatal_err_reporting_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_non_fatal_err_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_aer_rooterr_non_fatal_err_reporting_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_bridge_serr_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_err_aer_headerlog_set_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_err_cpl_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_mgmt_rd_wr_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_assert_int_a_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_assert_int_b_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_assert_int_c_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_assert_int_d_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_deassert_int_a_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_deassert_int_b_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_deassert_int_c_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_deassert_int_d_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_err_cor_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_err_fatal_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_err_non_fatal_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_pm_as_nak_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_pm_pme_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_pme_to_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_msg_received_setslotpowerlimit_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_pmcsr_pme_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_pmcsr_pme_status_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_received_func_lvl_rst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_root_control_pme_int_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_root_control_syserr_corr_err_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_root_control_syserr_fatal_err_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_root_control_syserr_non_fatal_err_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_slot_control_electromech_il_ctl_pulse_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_to_turnoff_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ext_ch_gt_drpclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_dclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_mmcm_lock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_oobclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_pclk_out_slave_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_userclk1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_int_userclk2_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pcie_drp_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_gen3_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_qrst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_rate_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_rst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pipe_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_directed_change_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_link_gen2_cap_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_link_partner_gen2_supported_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_link_upcfg_cap_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_phy_lnk_up_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_received_hot_rst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pl_sel_lnk_rate_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_eos_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_startup_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_tx_cfg_req_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_tx_err_drop_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_cfg_bus_number_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_cfg_command_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_dcommand_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_dcommand2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_device_number_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_cfg_dstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_function_number_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cfg_lcommand_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_lstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_mgmt_do_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_cfg_msg_data_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_pcie_link_state_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cfg_pmcsr_powerstate_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_cfg_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_cfg_vc_tcvc_map_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_common_commands_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_ext_ch_gt_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ext_ch_gt_drprdy_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fc_cpld_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_fc_cplh_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fc_npd_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_fc_nph_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fc_pd_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_fc_ph_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt_ch_drp_rdy_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_icap_o_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_int_qplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_qplloutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_qplloutrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_int_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcie_drp_do_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pipe_cpll_lock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_pipe_debug_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_debug_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_pipe_drp_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_pipe_eyescandataerror_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_pclk_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_qpll_lock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_qrst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_pipe_rate_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_pipe_rst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_pipe_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pipe_rxcommadet_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxdisperr_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pipe_rxdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxnotintable_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pipe_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxpmaresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxprbserr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pipe_rxsyncdone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_sync_fsm_rx_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_pipe_sync_fsm_tx_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_pipe_tx_0_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_1_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_2_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_3_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_4_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_5_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_6_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_tx_7_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_inst_pipe_txdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_txphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pipe_txphinitdone_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pl_initial_link_width_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_pl_lane_reversal_mode_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pl_ltssm_state_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_pl_rx_pm_state_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pl_sel_lnk_width_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pl_tx_pm_state_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_tx_buf_av_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of inst : label is "FALSE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of inst : label is "FALSE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of inst : label is "FALSE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of inst : label is "FALSE";
  attribute CLASS_CODE : string;
  attribute CLASS_CODE of inst : label is "058000";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of inst : label is 64;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of inst : label is "TRUE";
  attribute ERR_REPORTING_IF : string;
  attribute ERR_REPORTING_IF of inst : label is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of inst : label is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of inst : label is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of inst : label is "FALSE";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of inst : label is 8;
  attribute LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute LINK_CAP_MAX_LINK_WIDTH of inst : label is 1;
  attribute PCIE_ASYNC_EN : string;
  attribute PCIE_ASYNC_EN of inst : label is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of inst : label is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of inst : label is "TRUE";
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of inst : label is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of inst : label is "FALSE";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of inst : label is "FALSE";
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of inst : label is "FALSE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of inst : label is "FALSE";
  attribute bar_0 : string;
  attribute bar_0 of inst : label is "FFE00004";
  attribute bar_1 : string;
  attribute bar_1 of inst : label is "FFFFFFFF";
  attribute bar_2 : string;
  attribute bar_2 of inst : label is "00000000";
  attribute bar_3 : string;
  attribute bar_3 of inst : label is "00000000";
  attribute bar_4 : string;
  attribute bar_4 of inst : label is "00000000";
  attribute bar_5 : string;
  attribute bar_5 of inst : label is "00000000";
  attribute bram_lat : string;
  attribute bram_lat of inst : label is "0";
  attribute c_aer_base_ptr : string;
  attribute c_aer_base_ptr of inst : label is "000";
  attribute c_aer_cap_ecrc_check_capable : string;
  attribute c_aer_cap_ecrc_check_capable of inst : label is "FALSE";
  attribute c_aer_cap_ecrc_gen_capable : string;
  attribute c_aer_cap_ecrc_gen_capable of inst : label is "FALSE";
  attribute c_aer_cap_multiheader : string;
  attribute c_aer_cap_multiheader of inst : label is "FALSE";
  attribute c_aer_cap_nextptr : string;
  attribute c_aer_cap_nextptr of inst : label is "000";
  attribute c_aer_cap_on : string;
  attribute c_aer_cap_on of inst : label is "FALSE";
  attribute c_aer_cap_optional_err_support : string;
  attribute c_aer_cap_optional_err_support of inst : label is "002000";
  attribute c_aer_cap_permit_rooterr_update : string;
  attribute c_aer_cap_permit_rooterr_update of inst : label is "FALSE";
  attribute c_buf_opt_bma : string;
  attribute c_buf_opt_bma of inst : label is "TRUE";
  attribute c_component_name : string;
  attribute c_component_name of inst : label is "pcie_7x_0";
  attribute c_cpl_inf : string;
  attribute c_cpl_inf of inst : label is "TRUE";
  attribute c_cpl_infinite : string;
  attribute c_cpl_infinite of inst : label is "TRUE";
  attribute c_cpl_timeout_disable_sup : string;
  attribute c_cpl_timeout_disable_sup of inst : label is "FALSE";
  attribute c_cpl_timeout_range : string;
  attribute c_cpl_timeout_range of inst : label is "0010";
  attribute c_cpl_timeout_ranges_sup : string;
  attribute c_cpl_timeout_ranges_sup of inst : label is "2";
  attribute c_d1_support : string;
  attribute c_d1_support of inst : label is "FALSE";
  attribute c_d2_support : string;
  attribute c_d2_support of inst : label is "FALSE";
  attribute c_de_emph : string;
  attribute c_de_emph of inst : label is "FALSE";
  attribute c_dev_cap2_ari_forwarding_supported : string;
  attribute c_dev_cap2_ari_forwarding_supported of inst : label is "FALSE";
  attribute c_dev_cap2_atomicop32_completer_supported : string;
  attribute c_dev_cap2_atomicop32_completer_supported of inst : label is "FALSE";
  attribute c_dev_cap2_atomicop64_completer_supported : string;
  attribute c_dev_cap2_atomicop64_completer_supported of inst : label is "FALSE";
  attribute c_dev_cap2_atomicop_routing_supported : string;
  attribute c_dev_cap2_atomicop_routing_supported of inst : label is "FALSE";
  attribute c_dev_cap2_cas128_completer_supported : string;
  attribute c_dev_cap2_cas128_completer_supported of inst : label is "FALSE";
  attribute c_dev_cap2_tph_completer_supported : string;
  attribute c_dev_cap2_tph_completer_supported of inst : label is "00";
  attribute c_dev_control_ext_tag_default : string;
  attribute c_dev_control_ext_tag_default of inst : label is "FALSE";
  attribute c_dev_port_type : string;
  attribute c_dev_port_type of inst : label is "0";
  attribute c_dis_lane_reverse : string;
  attribute c_dis_lane_reverse of inst : label is "TRUE";
  attribute c_disable_rx_poisoned_resp : string;
  attribute c_disable_rx_poisoned_resp of inst : label is "FALSE";
  attribute c_disable_scrambling : string;
  attribute c_disable_scrambling of inst : label is "FALSE";
  attribute c_disable_tx_aspm_l0s : string;
  attribute c_disable_tx_aspm_l0s of inst : label is "FALSE";
  attribute c_dll_lnk_actv_cap : string;
  attribute c_dll_lnk_actv_cap of inst : label is "FALSE";
  attribute c_dsi_bool : string;
  attribute c_dsi_bool of inst : label is "FALSE";
  attribute c_dsn_base_ptr : string;
  attribute c_dsn_base_ptr of inst : label is "100";
  attribute c_dsn_cap_enabled : string;
  attribute c_dsn_cap_enabled of inst : label is "TRUE";
  attribute c_dsn_next_ptr : string;
  attribute c_dsn_next_ptr of inst : label is "000";
  attribute c_enable_msg_route : string;
  attribute c_enable_msg_route of inst : label is "00000000000";
  attribute c_ep_l0s_accpt_lat : string;
  attribute c_ep_l0s_accpt_lat of inst : label is "0";
  attribute c_ep_l1_accpt_lat : string;
  attribute c_ep_l1_accpt_lat of inst : label is "7";
  attribute c_ext_pci_cfg_space_addr : string;
  attribute c_ext_pci_cfg_space_addr of inst : label is "3FF";
  attribute c_external_clocking : string;
  attribute c_external_clocking of inst : label is "TRUE";
  attribute c_fc_cpld : string;
  attribute c_fc_cpld of inst : label is "461";
  attribute c_fc_cplh : string;
  attribute c_fc_cplh of inst : label is "36";
  attribute c_fc_npd : string;
  attribute c_fc_npd of inst : label is "24";
  attribute c_fc_nph : string;
  attribute c_fc_nph of inst : label is "12";
  attribute c_fc_pd : string;
  attribute c_fc_pd of inst : label is "437";
  attribute c_fc_ph : string;
  attribute c_fc_ph of inst : label is "32";
  attribute c_gen1 : string;
  attribute c_gen1 of inst : label is "1'b0";
  attribute c_header_type : string;
  attribute c_header_type of inst : label is "00";
  attribute c_hw_auton_spd_disable : string;
  attribute c_hw_auton_spd_disable of inst : label is "FALSE";
  attribute c_int_width : integer;
  attribute c_int_width of inst : label is 64;
  attribute c_last_cfg_dw : string;
  attribute c_last_cfg_dw of inst : label is "10C";
  attribute c_link_cap_aspm_optionality : string;
  attribute c_link_cap_aspm_optionality of inst : label is "FALSE";
  attribute c_ll_ack_timeout : string;
  attribute c_ll_ack_timeout of inst : label is "0000";
  attribute c_ll_ack_timeout_enable : string;
  attribute c_ll_ack_timeout_enable of inst : label is "FALSE";
  attribute c_ll_ack_timeout_function : string;
  attribute c_ll_ack_timeout_function of inst : label is "0";
  attribute c_ll_replay_timeout : string;
  attribute c_ll_replay_timeout of inst : label is "0000";
  attribute c_ll_replay_timeout_enable : string;
  attribute c_ll_replay_timeout_enable of inst : label is "FALSE";
  attribute c_ll_replay_timeout_func : string;
  attribute c_ll_replay_timeout_func of inst : label is "1";
  attribute c_lnk_bndwdt_notif : string;
  attribute c_lnk_bndwdt_notif of inst : label is "FALSE";
  attribute c_msi : string;
  attribute c_msi of inst : label is "0";
  attribute c_msi_64b_addr : string;
  attribute c_msi_64b_addr of inst : label is "TRUE";
  attribute c_msi_cap_on : string;
  attribute c_msi_cap_on of inst : label is "FALSE";
  attribute c_msi_mult_msg_extn : string;
  attribute c_msi_mult_msg_extn of inst : label is "0";
  attribute c_msi_per_vctr_mask_cap : string;
  attribute c_msi_per_vctr_mask_cap of inst : label is "FALSE";
  attribute c_msix_cap_on : string;
  attribute c_msix_cap_on of inst : label is "TRUE";
  attribute c_msix_next_ptr : string;
  attribute c_msix_next_ptr of inst : label is "00";
  attribute c_msix_pba_bir : string;
  attribute c_msix_pba_bir of inst : label is "0";
  attribute c_msix_pba_offset : string;
  attribute c_msix_pba_offset of inst : label is "0";
  attribute c_msix_table_bir : string;
  attribute c_msix_table_bir of inst : label is "0";
  attribute c_msix_table_offset : string;
  attribute c_msix_table_offset of inst : label is "0";
  attribute c_msix_table_size : string;
  attribute c_msix_table_size of inst : label is "000";
  attribute c_pci_cfg_space_addr : string;
  attribute c_pci_cfg_space_addr of inst : label is "3F";
  attribute c_pcie_blk_locn : string;
  attribute c_pcie_blk_locn of inst : label is "0";
  attribute c_pcie_cap_next_ptr : string;
  attribute c_pcie_cap_next_ptr of inst : label is "9C";
  attribute c_pcie_cap_slot_implemented : string;
  attribute c_pcie_cap_slot_implemented of inst : label is "FALSE";
  attribute c_pcie_dbg_ports : string;
  attribute c_pcie_dbg_ports of inst : label is "FALSE";
  attribute c_pcie_fast_config : integer;
  attribute c_pcie_fast_config of inst : label is 0;
  attribute c_perf_level_high : string;
  attribute c_perf_level_high of inst : label is "TRUE";
  attribute c_phantom_functions : string;
  attribute c_phantom_functions of inst : label is "0";
  attribute c_pm_cap_next_ptr : string;
  attribute c_pm_cap_next_ptr of inst : label is "60";
  attribute c_pme_support : string;
  attribute c_pme_support of inst : label is "0F";
  attribute c_rbar_base_ptr : string;
  attribute c_rbar_base_ptr of inst : label is "000";
  attribute c_rbar_cap_control_encodedbar0 : string;
  attribute c_rbar_cap_control_encodedbar0 of inst : label is "00";
  attribute c_rbar_cap_control_encodedbar1 : string;
  attribute c_rbar_cap_control_encodedbar1 of inst : label is "00";
  attribute c_rbar_cap_control_encodedbar2 : string;
  attribute c_rbar_cap_control_encodedbar2 of inst : label is "00";
  attribute c_rbar_cap_control_encodedbar3 : string;
  attribute c_rbar_cap_control_encodedbar3 of inst : label is "00";
  attribute c_rbar_cap_control_encodedbar4 : string;
  attribute c_rbar_cap_control_encodedbar4 of inst : label is "00";
  attribute c_rbar_cap_control_encodedbar5 : string;
  attribute c_rbar_cap_control_encodedbar5 of inst : label is "00";
  attribute c_rbar_cap_index0 : string;
  attribute c_rbar_cap_index0 of inst : label is "0";
  attribute c_rbar_cap_index1 : string;
  attribute c_rbar_cap_index1 of inst : label is "0";
  attribute c_rbar_cap_index2 : string;
  attribute c_rbar_cap_index2 of inst : label is "0";
  attribute c_rbar_cap_index3 : string;
  attribute c_rbar_cap_index3 of inst : label is "0";
  attribute c_rbar_cap_index4 : string;
  attribute c_rbar_cap_index4 of inst : label is "0";
  attribute c_rbar_cap_index5 : string;
  attribute c_rbar_cap_index5 of inst : label is "0";
  attribute c_rbar_cap_nextptr : string;
  attribute c_rbar_cap_nextptr of inst : label is "000";
  attribute c_rbar_cap_on : string;
  attribute c_rbar_cap_on of inst : label is "FALSE";
  attribute c_rbar_cap_sup0 : string;
  attribute c_rbar_cap_sup0 of inst : label is "00001";
  attribute c_rbar_cap_sup1 : string;
  attribute c_rbar_cap_sup1 of inst : label is "00001";
  attribute c_rbar_cap_sup2 : string;
  attribute c_rbar_cap_sup2 of inst : label is "00001";
  attribute c_rbar_cap_sup3 : string;
  attribute c_rbar_cap_sup3 of inst : label is "00001";
  attribute c_rbar_cap_sup4 : string;
  attribute c_rbar_cap_sup4 of inst : label is "00001";
  attribute c_rbar_cap_sup5 : string;
  attribute c_rbar_cap_sup5 of inst : label is "00001";
  attribute c_rbar_num : string;
  attribute c_rbar_num of inst : label is "0";
  attribute c_rcb : string;
  attribute c_rcb of inst : label is "0";
  attribute c_recrc_check : string;
  attribute c_recrc_check of inst : label is "0";
  attribute c_recrc_check_trim : string;
  attribute c_recrc_check_trim of inst : label is "FALSE";
  attribute c_rev_gt_order : string;
  attribute c_rev_gt_order of inst : label is "FALSE";
  attribute c_root_cap_crs : string;
  attribute c_root_cap_crs of inst : label is "FALSE";
  attribute c_rx_raddr_lat : string;
  attribute c_rx_raddr_lat of inst : label is "0";
  attribute c_rx_ram_limit : string;
  attribute c_rx_ram_limit of inst : label is "7FF";
  attribute c_rx_rdata_lat : string;
  attribute c_rx_rdata_lat of inst : label is "2";
  attribute c_rx_write_lat : string;
  attribute c_rx_write_lat of inst : label is "0";
  attribute c_silicon_rev : string;
  attribute c_silicon_rev of inst : label is "2";
  attribute c_slot_cap_attn_butn : string;
  attribute c_slot_cap_attn_butn of inst : label is "FALSE";
  attribute c_slot_cap_attn_ind : string;
  attribute c_slot_cap_attn_ind of inst : label is "FALSE";
  attribute c_slot_cap_elec_interlock : string;
  attribute c_slot_cap_elec_interlock of inst : label is "FALSE";
  attribute c_slot_cap_hotplug_cap : string;
  attribute c_slot_cap_hotplug_cap of inst : label is "FALSE";
  attribute c_slot_cap_hotplug_surprise : string;
  attribute c_slot_cap_hotplug_surprise of inst : label is "FALSE";
  attribute c_slot_cap_mrl : string;
  attribute c_slot_cap_mrl of inst : label is "FALSE";
  attribute c_slot_cap_no_cmd_comp_sup : string;
  attribute c_slot_cap_no_cmd_comp_sup of inst : label is "FALSE";
  attribute c_slot_cap_physical_slot_num : string;
  attribute c_slot_cap_physical_slot_num of inst : label is "0";
  attribute c_slot_cap_pwr_ctrl : string;
  attribute c_slot_cap_pwr_ctrl of inst : label is "FALSE";
  attribute c_slot_cap_pwr_ind : string;
  attribute c_slot_cap_pwr_ind of inst : label is "FALSE";
  attribute c_slot_cap_pwr_limit_scale : string;
  attribute c_slot_cap_pwr_limit_scale of inst : label is "0";
  attribute c_slot_cap_pwr_limit_value : string;
  attribute c_slot_cap_pwr_limit_value of inst : label is "0";
  attribute c_surprise_dn_err_cap : string;
  attribute c_surprise_dn_err_cap of inst : label is "FALSE";
  attribute c_trgt_lnk_spd : string;
  attribute c_trgt_lnk_spd of inst : label is "0";
  attribute c_trn_np_fc : string;
  attribute c_trn_np_fc of inst : label is "TRUE";
  attribute c_tx_last_tlp : string;
  attribute c_tx_last_tlp of inst : label is "29";
  attribute c_tx_raddr_lat : string;
  attribute c_tx_raddr_lat of inst : label is "0";
  attribute c_tx_rdata_lat : string;
  attribute c_tx_rdata_lat of inst : label is "2";
  attribute c_tx_write_lat : string;
  attribute c_tx_write_lat of inst : label is "0";
  attribute c_upconfig_capable : string;
  attribute c_upconfig_capable of inst : label is "TRUE";
  attribute c_upstream_facing : string;
  attribute c_upstream_facing of inst : label is "TRUE";
  attribute c_ur_atomic : string;
  attribute c_ur_atomic of inst : label is "FALSE";
  attribute c_ur_inv_req : string;
  attribute c_ur_inv_req of inst : label is "TRUE";
  attribute c_ur_prs_response : string;
  attribute c_ur_prs_response of inst : label is "TRUE";
  attribute c_vc_base_ptr : string;
  attribute c_vc_base_ptr of inst : label is "000";
  attribute c_vc_cap_enabled : string;
  attribute c_vc_cap_enabled of inst : label is "FALSE";
  attribute c_vc_cap_reject_snoop : string;
  attribute c_vc_cap_reject_snoop of inst : label is "FALSE";
  attribute c_vc_next_ptr : string;
  attribute c_vc_next_ptr of inst : label is "000";
  attribute c_vsec_base_ptr : string;
  attribute c_vsec_base_ptr of inst : label is "000";
  attribute c_vsec_cap_enabled : string;
  attribute c_vsec_cap_enabled of inst : label is "FALSE";
  attribute c_vsec_next_ptr : string;
  attribute c_vsec_next_ptr of inst : label is "000";
  attribute c_xlnx_ref_board : string;
  attribute c_xlnx_ref_board of inst : label is "NONE";
  attribute cap_ver : string;
  attribute cap_ver of inst : label is "2";
  attribute cardbus_cis_ptr : string;
  attribute cardbus_cis_ptr of inst : label is "00000000";
  attribute cmps : string;
  attribute cmps of inst : label is "2";
  attribute con_scl_fctr_d0_state : string;
  attribute con_scl_fctr_d0_state of inst : label is "0";
  attribute con_scl_fctr_d1_state : string;
  attribute con_scl_fctr_d1_state of inst : label is "0";
  attribute con_scl_fctr_d2_state : string;
  attribute con_scl_fctr_d2_state of inst : label is "0";
  attribute con_scl_fctr_d3_state : string;
  attribute con_scl_fctr_d3_state of inst : label is "0";
  attribute cost_table : integer;
  attribute cost_table of inst : label is 1;
  attribute d1_sup : string;
  attribute d1_sup of inst : label is "0";
  attribute d2_sup : string;
  attribute d2_sup of inst : label is "0";
  attribute dev_id : string;
  attribute dev_id of inst : label is "7011";
  attribute dev_port_type : string;
  attribute dev_port_type of inst : label is "0000";
  attribute dis_scl_fctr_d0_state : string;
  attribute dis_scl_fctr_d0_state of inst : label is "0";
  attribute dis_scl_fctr_d1_state : string;
  attribute dis_scl_fctr_d1_state of inst : label is "0";
  attribute dis_scl_fctr_d2_state : string;
  attribute dis_scl_fctr_d2_state of inst : label is "0";
  attribute dis_scl_fctr_d3_state : string;
  attribute dis_scl_fctr_d3_state of inst : label is "0";
  attribute dsi : string;
  attribute dsi of inst : label is "0";
  attribute ep_l0s_accpt_lat : string;
  attribute ep_l0s_accpt_lat of inst : label is "000";
  attribute ep_l1_accpt_lat : string;
  attribute ep_l1_accpt_lat of inst : label is "111";
  attribute ext_tag_fld_sup : string;
  attribute ext_tag_fld_sup of inst : label is "FALSE";
  attribute int_pin : string;
  attribute int_pin of inst : label is "0";
  attribute intx : string;
  attribute intx of inst : label is "FALSE";
  attribute max_lnk_spd : string;
  attribute max_lnk_spd of inst : label is "1";
  attribute max_lnk_wdt : string;
  attribute max_lnk_wdt of inst : label is "000001";
  attribute mps : string;
  attribute mps of inst : label is "010";
  attribute no_soft_rst : string;
  attribute no_soft_rst of inst : label is "TRUE";
  attribute pci_exp_int_freq : integer;
  attribute pci_exp_int_freq of inst : label is 1;
  attribute pci_exp_ref_freq : string;
  attribute pci_exp_ref_freq of inst : label is "0";
  attribute phantm_func_sup : string;
  attribute phantm_func_sup of inst : label is "00";
  attribute pme_sup : string;
  attribute pme_sup of inst : label is "0F";
  attribute pwr_con_d0_state : string;
  attribute pwr_con_d0_state of inst : label is "00";
  attribute pwr_con_d1_state : string;
  attribute pwr_con_d1_state of inst : label is "00";
  attribute pwr_con_d2_state : string;
  attribute pwr_con_d2_state of inst : label is "00";
  attribute pwr_con_d3_state : string;
  attribute pwr_con_d3_state of inst : label is "00";
  attribute pwr_dis_d0_state : string;
  attribute pwr_dis_d0_state of inst : label is "00";
  attribute pwr_dis_d1_state : string;
  attribute pwr_dis_d1_state of inst : label is "00";
  attribute pwr_dis_d2_state : string;
  attribute pwr_dis_d2_state of inst : label is "00";
  attribute pwr_dis_d3_state : string;
  attribute pwr_dis_d3_state of inst : label is "00";
  attribute rev_id : string;
  attribute rev_id of inst : label is "00";
  attribute slot_clk : string;
  attribute slot_clk of inst : label is "TRUE";
  attribute subsys_id : string;
  attribute subsys_id of inst : label is "0007";
  attribute subsys_ven_id : string;
  attribute subsys_ven_id of inst : label is "10EE";
  attribute ven_id : string;
  attribute ven_id of inst : label is "10EE";
  attribute xrom_bar : string;
  attribute xrom_bar of inst : label is "00000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cfg_interrupt : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt interrupt";
  attribute X_INTERFACE_INFO of cfg_interrupt_assert : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt assert";
  attribute X_INTERFACE_INFO of cfg_interrupt_msienable : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msienable";
  attribute X_INTERFACE_INFO of cfg_interrupt_msixenable : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixenable";
  attribute X_INTERFACE_INFO of cfg_interrupt_msixfm : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixfm";
  attribute X_INTERFACE_INFO of cfg_interrupt_rdy : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt rdy";
  attribute X_INTERFACE_INFO of cfg_interrupt_stat : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt stat";
  attribute X_INTERFACE_INFO of m_axis_rx_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TLAST";
  attribute X_INTERFACE_INFO of m_axis_rx_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TREADY";
  attribute X_INTERFACE_INFO of m_axis_rx_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TVALID";
  attribute X_INTERFACE_INFO of qpll_drp_clk : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp clk";
  attribute X_INTERFACE_INFO of qpll_drp_gen3 : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp gen3";
  attribute X_INTERFACE_INFO of qpll_drp_ovrd : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp ovrd";
  attribute X_INTERFACE_INFO of qpll_drp_rst_n : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp rst_n";
  attribute X_INTERFACE_INFO of qpll_drp_start : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp start";
  attribute X_INTERFACE_INFO of qpll_qplld : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplld";
  attribute X_INTERFACE_INFO of s_axis_tx_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TLAST";
  attribute X_INTERFACE_INFO of s_axis_tx_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TREADY";
  attribute X_INTERFACE_INFO of s_axis_tx_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TVALID";
  attribute X_INTERFACE_INFO of sys_clk : signal is "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of sys_clk : signal is "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of sys_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.sys_rst_n RST";
  attribute X_INTERFACE_PARAMETER of sys_rst_n : signal is "XIL_INTERFACENAME RST.sys_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of user_clk_out : signal is "xilinx.com:signal:clock:1.0 CLK.user_clk_out CLK";
  attribute X_INTERFACE_PARAMETER of user_clk_out : signal is "XIL_INTERFACENAME CLK.user_clk_out, ASSOCIATED_BUSIF m_axis_rx:s_axis_tx, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset_out, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of user_reset_out : signal is "xilinx.com:signal:reset:1.0 RST.user_reset_out RST";
  attribute X_INTERFACE_PARAMETER of user_reset_out : signal is "XIL_INTERFACENAME RST.user_reset_out, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of cfg_interrupt_di : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt write_data";
  attribute X_INTERFACE_INFO of cfg_interrupt_do : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt read_data";
  attribute X_INTERFACE_INFO of cfg_interrupt_mmenable : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt mmenable";
  attribute X_INTERFACE_INFO of cfg_pciecap_interrupt_msgnum : signal is "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt pciecap_interrupt_msgnum";
  attribute X_INTERFACE_INFO of m_axis_rx_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TDATA";
  attribute X_INTERFACE_INFO of m_axis_rx_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TKEEP";
  attribute X_INTERFACE_INFO of m_axis_rx_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rx TUSER";
  attribute X_INTERFACE_PARAMETER of m_axis_rx_tuser : signal is "XIL_INTERFACENAME m_axis_rx, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 22, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pci_exp_rxn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn";
  attribute X_INTERFACE_INFO of pci_exp_rxp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp";
  attribute X_INTERFACE_INFO of pci_exp_txn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn";
  attribute X_INTERFACE_INFO of pci_exp_txp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp";
  attribute X_INTERFACE_INFO of qpll_drp_crscode : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp crscode";
  attribute X_INTERFACE_INFO of qpll_drp_done : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp done";
  attribute X_INTERFACE_INFO of qpll_drp_fsm : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp fsm";
  attribute X_INTERFACE_INFO of qpll_drp_reset : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp reset";
  attribute X_INTERFACE_INFO of qpll_qplllock : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplllock";
  attribute X_INTERFACE_INFO of qpll_qplloutclk : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplloutclk";
  attribute X_INTERFACE_INFO of qpll_qplloutrefclk : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplloutrefclk";
  attribute X_INTERFACE_INFO of qpll_qpllreset : signal is "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qpllreset";
  attribute X_INTERFACE_INFO of s_axis_tx_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TDATA";
  attribute X_INTERFACE_INFO of s_axis_tx_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TKEEP";
  attribute X_INTERFACE_INFO of s_axis_tx_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_tx TUSER";
  attribute X_INTERFACE_PARAMETER of s_axis_tx_tuser : signal is "XIL_INTERFACENAME s_axis_tx, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 4, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
begin
inst: entity work.pcie_7x_0_pcie_7x_0_pcie2_top
     port map (
      cfg_aer_ecrc_check_en => NLW_inst_cfg_aer_ecrc_check_en_UNCONNECTED,
      cfg_aer_ecrc_gen_en => NLW_inst_cfg_aer_ecrc_gen_en_UNCONNECTED,
      cfg_aer_interrupt_msgnum(4 downto 0) => B"00000",
      cfg_aer_rooterr_corr_err_received => NLW_inst_cfg_aer_rooterr_corr_err_received_UNCONNECTED,
      cfg_aer_rooterr_corr_err_reporting_en => NLW_inst_cfg_aer_rooterr_corr_err_reporting_en_UNCONNECTED,
      cfg_aer_rooterr_fatal_err_received => NLW_inst_cfg_aer_rooterr_fatal_err_received_UNCONNECTED,
      cfg_aer_rooterr_fatal_err_reporting_en => NLW_inst_cfg_aer_rooterr_fatal_err_reporting_en_UNCONNECTED,
      cfg_aer_rooterr_non_fatal_err_received => NLW_inst_cfg_aer_rooterr_non_fatal_err_received_UNCONNECTED,
      cfg_aer_rooterr_non_fatal_err_reporting_en => NLW_inst_cfg_aer_rooterr_non_fatal_err_reporting_en_UNCONNECTED,
      cfg_bridge_serr_en => NLW_inst_cfg_bridge_serr_en_UNCONNECTED,
      cfg_bus_number(7 downto 0) => NLW_inst_cfg_bus_number_UNCONNECTED(7 downto 0),
      cfg_command(15 downto 0) => NLW_inst_cfg_command_UNCONNECTED(15 downto 0),
      cfg_dcommand(15 downto 0) => NLW_inst_cfg_dcommand_UNCONNECTED(15 downto 0),
      cfg_dcommand2(15 downto 0) => NLW_inst_cfg_dcommand2_UNCONNECTED(15 downto 0),
      cfg_device_number(4 downto 0) => NLW_inst_cfg_device_number_UNCONNECTED(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => B"00000000",
      cfg_ds_device_number(4 downto 0) => B"00000",
      cfg_ds_function_number(2 downto 0) => B"000",
      cfg_dsn(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      cfg_dstatus(15 downto 0) => NLW_inst_cfg_dstatus_UNCONNECTED(15 downto 0),
      cfg_err_acs => '0',
      cfg_err_aer_headerlog(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      cfg_err_aer_headerlog_set => NLW_inst_cfg_err_aer_headerlog_set_UNCONNECTED,
      cfg_err_atomic_egress_blocked => '0',
      cfg_err_cor => '0',
      cfg_err_cpl_abort => '0',
      cfg_err_cpl_rdy => NLW_inst_cfg_err_cpl_rdy_UNCONNECTED,
      cfg_err_cpl_timeout => '0',
      cfg_err_cpl_unexpect => '0',
      cfg_err_ecrc => '0',
      cfg_err_internal_cor => '0',
      cfg_err_internal_uncor => '0',
      cfg_err_locked => '0',
      cfg_err_malformed => '0',
      cfg_err_mc_blocked => '0',
      cfg_err_norecovery => '0',
      cfg_err_poisoned => '0',
      cfg_err_posted => '0',
      cfg_err_tlp_cpl_header(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      cfg_err_ur => '0',
      cfg_function_number(2 downto 0) => NLW_inst_cfg_function_number_UNCONNECTED(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(15 downto 0) => NLW_inst_cfg_lcommand_UNCONNECTED(15 downto 0),
      cfg_lstatus(15 downto 0) => NLW_inst_cfg_lstatus_UNCONNECTED(15 downto 0),
      cfg_mgmt_byte_en(3 downto 0) => B"0000",
      cfg_mgmt_di(31 downto 0) => B"00000000000000000000000000000000",
      cfg_mgmt_do(31 downto 0) => NLW_inst_cfg_mgmt_do_UNCONNECTED(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => B"0000000000",
      cfg_mgmt_rd_en => '0',
      cfg_mgmt_rd_wr_done => NLW_inst_cfg_mgmt_rd_wr_done_UNCONNECTED,
      cfg_mgmt_wr_en => '0',
      cfg_mgmt_wr_readonly => '0',
      cfg_mgmt_wr_rw1c_as_rw => '0',
      cfg_msg_data(15 downto 0) => NLW_inst_cfg_msg_data_UNCONNECTED(15 downto 0),
      cfg_msg_received => NLW_inst_cfg_msg_received_UNCONNECTED,
      cfg_msg_received_assert_int_a => NLW_inst_cfg_msg_received_assert_int_a_UNCONNECTED,
      cfg_msg_received_assert_int_b => NLW_inst_cfg_msg_received_assert_int_b_UNCONNECTED,
      cfg_msg_received_assert_int_c => NLW_inst_cfg_msg_received_assert_int_c_UNCONNECTED,
      cfg_msg_received_assert_int_d => NLW_inst_cfg_msg_received_assert_int_d_UNCONNECTED,
      cfg_msg_received_deassert_int_a => NLW_inst_cfg_msg_received_deassert_int_a_UNCONNECTED,
      cfg_msg_received_deassert_int_b => NLW_inst_cfg_msg_received_deassert_int_b_UNCONNECTED,
      cfg_msg_received_deassert_int_c => NLW_inst_cfg_msg_received_deassert_int_c_UNCONNECTED,
      cfg_msg_received_deassert_int_d => NLW_inst_cfg_msg_received_deassert_int_d_UNCONNECTED,
      cfg_msg_received_err_cor => NLW_inst_cfg_msg_received_err_cor_UNCONNECTED,
      cfg_msg_received_err_fatal => NLW_inst_cfg_msg_received_err_fatal_UNCONNECTED,
      cfg_msg_received_err_non_fatal => NLW_inst_cfg_msg_received_err_non_fatal_UNCONNECTED,
      cfg_msg_received_pm_as_nak => NLW_inst_cfg_msg_received_pm_as_nak_UNCONNECTED,
      cfg_msg_received_pm_pme => NLW_inst_cfg_msg_received_pm_pme_UNCONNECTED,
      cfg_msg_received_pme_to_ack => NLW_inst_cfg_msg_received_pme_to_ack_UNCONNECTED,
      cfg_msg_received_setslotpowerlimit => NLW_inst_cfg_msg_received_setslotpowerlimit_UNCONNECTED,
      cfg_pcie_link_state(2 downto 0) => NLW_inst_cfg_pcie_link_state_UNCONNECTED(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => B"00",
      cfg_pm_force_state_en => '0',
      cfg_pm_halt_aspm_l0s => '0',
      cfg_pm_halt_aspm_l1 => '0',
      cfg_pm_send_pme_to => '0',
      cfg_pm_wake => '0',
      cfg_pmcsr_pme_en => NLW_inst_cfg_pmcsr_pme_en_UNCONNECTED,
      cfg_pmcsr_pme_status => NLW_inst_cfg_pmcsr_pme_status_UNCONNECTED,
      cfg_pmcsr_powerstate(1 downto 0) => NLW_inst_cfg_pmcsr_powerstate_UNCONNECTED(1 downto 0),
      cfg_received_func_lvl_rst => NLW_inst_cfg_received_func_lvl_rst_UNCONNECTED,
      cfg_root_control_pme_int_en => NLW_inst_cfg_root_control_pme_int_en_UNCONNECTED,
      cfg_root_control_syserr_corr_err_en => NLW_inst_cfg_root_control_syserr_corr_err_en_UNCONNECTED,
      cfg_root_control_syserr_fatal_err_en => NLW_inst_cfg_root_control_syserr_fatal_err_en_UNCONNECTED,
      cfg_root_control_syserr_non_fatal_err_en => NLW_inst_cfg_root_control_syserr_non_fatal_err_en_UNCONNECTED,
      cfg_slot_control_electromech_il_ctl_pulse => NLW_inst_cfg_slot_control_electromech_il_ctl_pulse_UNCONNECTED,
      cfg_status(15 downto 0) => NLW_inst_cfg_status_UNCONNECTED(15 downto 0),
      cfg_to_turnoff => NLW_inst_cfg_to_turnoff_UNCONNECTED,
      cfg_trn_pending => '0',
      cfg_turnoff_ok => '0',
      cfg_vc_tcvc_map(6 downto 0) => NLW_inst_cfg_vc_tcvc_map_UNCONNECTED(6 downto 0),
      common_commands_in(11 downto 0) => B"000000000000",
      common_commands_out(11 downto 0) => NLW_inst_common_commands_out_UNCONNECTED(11 downto 0),
      ext_ch_gt_drpaddr(8 downto 0) => B"000000000",
      ext_ch_gt_drpclk => NLW_inst_ext_ch_gt_drpclk_UNCONNECTED,
      ext_ch_gt_drpdi(15 downto 0) => B"0000000000000000",
      ext_ch_gt_drpdo(15 downto 0) => NLW_inst_ext_ch_gt_drpdo_UNCONNECTED(15 downto 0),
      ext_ch_gt_drpen(0) => '0',
      ext_ch_gt_drprdy(0) => NLW_inst_ext_ch_gt_drprdy_UNCONNECTED(0),
      ext_ch_gt_drpwe(0) => '0',
      fc_cpld(11 downto 0) => NLW_inst_fc_cpld_UNCONNECTED(11 downto 0),
      fc_cplh(7 downto 0) => NLW_inst_fc_cplh_UNCONNECTED(7 downto 0),
      fc_npd(11 downto 0) => NLW_inst_fc_npd_UNCONNECTED(11 downto 0),
      fc_nph(7 downto 0) => NLW_inst_fc_nph_UNCONNECTED(7 downto 0),
      fc_pd(11 downto 0) => NLW_inst_fc_pd_UNCONNECTED(11 downto 0),
      fc_ph(7 downto 0) => NLW_inst_fc_ph_UNCONNECTED(7 downto 0),
      fc_sel(2 downto 0) => B"000",
      gt_ch_drp_rdy(0) => NLW_inst_gt_ch_drp_rdy_UNCONNECTED(0),
      icap_clk => '0',
      icap_csib => '0',
      icap_i(31 downto 0) => B"00000000000000000000000000000000",
      icap_o(31 downto 0) => NLW_inst_icap_o_UNCONNECTED(31 downto 0),
      icap_rdwrb => '0',
      int_dclk_out => NLW_inst_int_dclk_out_UNCONNECTED,
      int_mmcm_lock_out => NLW_inst_int_mmcm_lock_out_UNCONNECTED,
      int_oobclk_out => NLW_inst_int_oobclk_out_UNCONNECTED,
      int_pclk_out_slave => NLW_inst_int_pclk_out_slave_UNCONNECTED,
      int_pclk_sel_slave(0) => '0',
      int_pipe_rxusrclk_out => NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED,
      int_qplllock_out(1 downto 0) => NLW_inst_int_qplllock_out_UNCONNECTED(1 downto 0),
      int_qplloutclk_out(1 downto 0) => NLW_inst_int_qplloutclk_out_UNCONNECTED(1 downto 0),
      int_qplloutrefclk_out(1 downto 0) => NLW_inst_int_qplloutrefclk_out_UNCONNECTED(1 downto 0),
      int_rxoutclk_out(0) => NLW_inst_int_rxoutclk_out_UNCONNECTED(0),
      int_userclk1_out => NLW_inst_int_userclk1_out_UNCONNECTED,
      int_userclk2_out => NLW_inst_int_userclk2_out_UNCONNECTED,
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(21 downto 0) => m_axis_rx_tuser(21 downto 0),
      m_axis_rx_tvalid => m_axis_rx_tvalid,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pcie_drp_addr(8 downto 0) => B"000000000",
      pcie_drp_clk => '1',
      pcie_drp_di(15 downto 0) => B"0000000000000000",
      pcie_drp_do(15 downto 0) => NLW_inst_pcie_drp_do_UNCONNECTED(15 downto 0),
      pcie_drp_en => '0',
      pcie_drp_rdy => NLW_inst_pcie_drp_rdy_UNCONNECTED,
      pcie_drp_we => '0',
      pipe_cpll_lock(0) => NLW_inst_pipe_cpll_lock_UNCONNECTED(0),
      pipe_dclk_in => '0',
      pipe_debug(31 downto 0) => NLW_inst_pipe_debug_UNCONNECTED(31 downto 0),
      pipe_debug_0(0) => NLW_inst_pipe_debug_0_UNCONNECTED(0),
      pipe_debug_1(0) => NLW_inst_pipe_debug_1_UNCONNECTED(0),
      pipe_debug_2(0) => NLW_inst_pipe_debug_2_UNCONNECTED(0),
      pipe_debug_3(0) => NLW_inst_pipe_debug_3_UNCONNECTED(0),
      pipe_debug_4(0) => NLW_inst_pipe_debug_4_UNCONNECTED(0),
      pipe_debug_5(0) => NLW_inst_pipe_debug_5_UNCONNECTED(0),
      pipe_debug_6(0) => NLW_inst_pipe_debug_6_UNCONNECTED(0),
      pipe_debug_7(0) => NLW_inst_pipe_debug_7_UNCONNECTED(0),
      pipe_debug_8(0) => NLW_inst_pipe_debug_8_UNCONNECTED(0),
      pipe_debug_9(0) => NLW_inst_pipe_debug_9_UNCONNECTED(0),
      pipe_dmonitorout(14 downto 0) => NLW_inst_pipe_dmonitorout_UNCONNECTED(14 downto 0),
      pipe_drp_fsm(6 downto 0) => NLW_inst_pipe_drp_fsm_UNCONNECTED(6 downto 0),
      pipe_eyescandataerror(0) => NLW_inst_pipe_eyescandataerror_UNCONNECTED(0),
      pipe_gen3_out => NLW_inst_pipe_gen3_out_UNCONNECTED,
      pipe_loopback(2 downto 0) => B"000",
      pipe_mmcm_lock_in => '1',
      pipe_mmcm_rst_n => '1',
      pipe_oobclk_in => '0',
      pipe_pclk_in => '0',
      pipe_pclk_sel_out(0) => NLW_inst_pipe_pclk_sel_out_UNCONNECTED(0),
      pipe_qpll_lock(0) => NLW_inst_pipe_qpll_lock_UNCONNECTED(0),
      pipe_qrst_fsm(11 downto 0) => NLW_inst_pipe_qrst_fsm_UNCONNECTED(11 downto 0),
      pipe_qrst_idle => NLW_inst_pipe_qrst_idle_UNCONNECTED,
      pipe_rate_fsm(4 downto 0) => NLW_inst_pipe_rate_fsm_UNCONNECTED(4 downto 0),
      pipe_rate_idle => NLW_inst_pipe_rate_idle_UNCONNECTED,
      pipe_rst_fsm(4 downto 0) => NLW_inst_pipe_rst_fsm_UNCONNECTED(4 downto 0),
      pipe_rst_idle => NLW_inst_pipe_rst_idle_UNCONNECTED,
      pipe_rx_0_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_1_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_2_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_3_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_4_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_5_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_6_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rx_7_sigs(24 downto 0) => B"0000000000000000000000000",
      pipe_rxbufstatus(2 downto 0) => NLW_inst_pipe_rxbufstatus_UNCONNECTED(2 downto 0),
      pipe_rxcommadet(0) => NLW_inst_pipe_rxcommadet_UNCONNECTED(0),
      pipe_rxdisperr(7 downto 0) => NLW_inst_pipe_rxdisperr_UNCONNECTED(7 downto 0),
      pipe_rxdlysresetdone(0) => NLW_inst_pipe_rxdlysresetdone_UNCONNECTED(0),
      pipe_rxnotintable(7 downto 0) => NLW_inst_pipe_rxnotintable_UNCONNECTED(7 downto 0),
      pipe_rxoutclk_in(0) => '0',
      pipe_rxoutclk_out(0) => NLW_inst_pipe_rxoutclk_out_UNCONNECTED(0),
      pipe_rxphaligndone(0) => NLW_inst_pipe_rxphaligndone_UNCONNECTED(0),
      pipe_rxpmaresetdone(0) => NLW_inst_pipe_rxpmaresetdone_UNCONNECTED(0),
      pipe_rxprbscntreset => '0',
      pipe_rxprbserr(0) => NLW_inst_pipe_rxprbserr_UNCONNECTED(0),
      pipe_rxprbssel(2 downto 0) => B"000",
      pipe_rxstatus(2 downto 0) => NLW_inst_pipe_rxstatus_UNCONNECTED(2 downto 0),
      pipe_rxsyncdone(0) => NLW_inst_pipe_rxsyncdone_UNCONNECTED(0),
      pipe_rxusrclk_in => '0',
      pipe_sync_fsm_rx(6 downto 0) => NLW_inst_pipe_sync_fsm_rx_UNCONNECTED(6 downto 0),
      pipe_sync_fsm_tx(5 downto 0) => NLW_inst_pipe_sync_fsm_tx_UNCONNECTED(5 downto 0),
      pipe_tx_0_sigs(24 downto 0) => NLW_inst_pipe_tx_0_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_1_sigs(24 downto 0) => NLW_inst_pipe_tx_1_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_2_sigs(24 downto 0) => NLW_inst_pipe_tx_2_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_3_sigs(24 downto 0) => NLW_inst_pipe_tx_3_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_4_sigs(24 downto 0) => NLW_inst_pipe_tx_4_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_5_sigs(24 downto 0) => NLW_inst_pipe_tx_5_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_6_sigs(24 downto 0) => NLW_inst_pipe_tx_6_sigs_UNCONNECTED(24 downto 0),
      pipe_tx_7_sigs(24 downto 0) => NLW_inst_pipe_tx_7_sigs_UNCONNECTED(24 downto 0),
      pipe_txdlysresetdone(0) => NLW_inst_pipe_txdlysresetdone_UNCONNECTED(0),
      pipe_txinhibit(0) => '0',
      pipe_txoutclk_out => NLW_inst_pipe_txoutclk_out_UNCONNECTED,
      pipe_txphaligndone(0) => NLW_inst_pipe_txphaligndone_UNCONNECTED(0),
      pipe_txphinitdone(0) => NLW_inst_pipe_txphinitdone_UNCONNECTED(0),
      pipe_txprbsforceerr => '0',
      pipe_txprbssel(2 downto 0) => B"000",
      pipe_userclk1_in => '1',
      pipe_userclk2_in => '0',
      pl_directed_change_done => NLW_inst_pl_directed_change_done_UNCONNECTED,
      pl_directed_link_auton => '0',
      pl_directed_link_change(1 downto 0) => B"00",
      pl_directed_link_speed => '0',
      pl_directed_link_width(1 downto 0) => B"00",
      pl_downstream_deemph_source => '0',
      pl_initial_link_width(2 downto 0) => NLW_inst_pl_initial_link_width_UNCONNECTED(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => NLW_inst_pl_lane_reversal_mode_UNCONNECTED(1 downto 0),
      pl_link_gen2_cap => NLW_inst_pl_link_gen2_cap_UNCONNECTED,
      pl_link_partner_gen2_supported => NLW_inst_pl_link_partner_gen2_supported_UNCONNECTED,
      pl_link_upcfg_cap => NLW_inst_pl_link_upcfg_cap_UNCONNECTED,
      pl_ltssm_state(5 downto 0) => NLW_inst_pl_ltssm_state_UNCONNECTED(5 downto 0),
      pl_phy_lnk_up => NLW_inst_pl_phy_lnk_up_UNCONNECTED,
      pl_received_hot_rst => NLW_inst_pl_received_hot_rst_UNCONNECTED,
      pl_rx_pm_state(1 downto 0) => NLW_inst_pl_rx_pm_state_UNCONNECTED(1 downto 0),
      pl_sel_lnk_rate => NLW_inst_pl_sel_lnk_rate_UNCONNECTED,
      pl_sel_lnk_width(1 downto 0) => NLW_inst_pl_sel_lnk_width_UNCONNECTED(1 downto 0),
      pl_transmit_hot_rst => '0',
      pl_tx_pm_state(2 downto 0) => NLW_inst_pl_tx_pm_state_UNCONNECTED(2 downto 0),
      pl_upstream_prefer_deemph => '1',
      qpll_drp_clk => qpll_drp_clk,
      qpll_drp_crscode(11 downto 0) => qpll_drp_crscode(11 downto 0),
      qpll_drp_done(1 downto 0) => qpll_drp_done(1 downto 0),
      qpll_drp_fsm(17 downto 0) => qpll_drp_fsm(17 downto 0),
      qpll_drp_gen3 => qpll_drp_gen3,
      qpll_drp_ovrd => qpll_drp_ovrd,
      qpll_drp_reset(1 downto 0) => qpll_drp_reset(1 downto 0),
      qpll_drp_rst_n => qpll_drp_rst_n,
      qpll_drp_start => qpll_drp_start,
      qpll_qplld => qpll_qplld,
      qpll_qplllock(1 downto 0) => qpll_qplllock(1 downto 0),
      qpll_qplloutclk(1 downto 0) => qpll_qplloutclk(1 downto 0),
      qpll_qplloutrefclk(1 downto 0) => qpll_qplloutrefclk(1 downto 0),
      qpll_qpllreset(1 downto 0) => qpll_qpllreset(1 downto 0),
      rx_np_ok => '1',
      rx_np_req => '1',
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(7 downto 0) => s_axis_tx_tkeep(7 downto 0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tready => s_axis_tx_tready,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      startup_cfgclk => NLW_inst_startup_cfgclk_UNCONNECTED,
      startup_cfgmclk => NLW_inst_startup_cfgmclk_UNCONNECTED,
      startup_clk => '0',
      startup_eos => NLW_inst_startup_eos_UNCONNECTED,
      startup_eos_in => '0',
      startup_gsr => '0',
      startup_gts => '0',
      startup_keyclearb => '1',
      startup_pack => '0',
      startup_preq => NLW_inst_startup_preq_UNCONNECTED,
      startup_usrcclko => '1',
      startup_usrcclkts => '0',
      startup_usrdoneo => '0',
      startup_usrdonets => '1',
      sys_clk => sys_clk,
      sys_rst_n => sys_rst_n,
      tx_buf_av(5 downto 0) => NLW_inst_tx_buf_av_UNCONNECTED(5 downto 0),
      tx_cfg_gnt => '1',
      tx_cfg_req => NLW_inst_tx_cfg_req_UNCONNECTED,
      tx_err_drop => NLW_inst_tx_err_drop_UNCONNECTED,
      user_app_rdy => user_app_rdy,
      user_clk_out => user_clk_out,
      user_lnk_up => user_lnk_up,
      user_reset_out => user_reset_out
    );
end STRUCTURE;
