// Seed: 232467609
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  wire id_4;
  if (1'b0) integer id_5;
  else begin
    wire id_6;
  end
  always @(*) begin
    $display(1, id_2);
  end
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    input wire id_8
    , id_14,
    input supply0 id_9,
    output wand id_10,
    input wand id_11,
    input supply1 id_12
);
  tri0 id_15 = id_11;
  module_0(
      id_6, id_6, id_11
  );
endmodule
