{
  "sha": "e9dac4f0125752f64f7fa76ff4208a3b56493a19",
  "node_id": "C_kwDOANOeidoAKGU5ZGFjNGYwMTI1NzUyZjY0ZjdmYTc2ZmY0MjA4YTNiNTY0OTNhMTk",
  "commit": {
    "author": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:25Z"
    },
    "committer": {
      "name": "Richard Sandiford",
      "email": "richard.sandiford@arm.com",
      "date": "2021-11-30T17:50:25Z"
    },
    "message": "aarch64: Add missing system registers [PR27145]\n\nThis patch adds support for various system registers, up to Armv8.7-A.\nThis includes all the registers that were mentioned in the PR and that\nhadn't become supported since.\n\nopcodes/\n\tPR aarch64/27145\n\t* aarch64-opc.c (SR_V8_4): Remove duplicate definition.\n\t(SR_V8_6, SR_V8_7, SR_GIC, SR_AMU): New macros.\n\t(aarch64_sys_regs): Add missing entries (up to Armv8.7-A).\n\ngas/\n\tPR aarch64/27145\n\t* testsuite/gas/aarch64/sysreg-8.s,\n\t* testsuite/gas/aarch64/sysreg-8.d,\n\t* testsuite/gas/aarch64/illegal-sysreg-8.s,\n\t* testsuite/gas/aarch64/illegal-sysreg-8.d,\n\t* testsuite/gas/aarch64/illegal-sysreg-8.l,\n\t* testsuite/gas/aarch64/illegal-sysreg-8b.s,\n\t* testsuite/gas/aarch64/illegal-sysreg-8b.d,\n\t* testsuite/gas/aarch64/illegal-sysreg-8b.l: New tests.\n\t* testsuite/gas/aarch64/sysreg.s: Change system register numbers\n\tto ones that are still unallocated.\n\t* testsuite/gas/aarch64/sysreg.d: Update accordingly.",
    "tree": {
      "sha": "915a044208e00738717dbb6bbc3e6e96f135818b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/915a044208e00738717dbb6bbc3e6e96f135818b"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e9dac4f0125752f64f7fa76ff4208a3b56493a19",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e9dac4f0125752f64f7fa76ff4208a3b56493a19",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e9dac4f0125752f64f7fa76ff4208a3b56493a19",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e9dac4f0125752f64f7fa76ff4208a3b56493a19/comments",
  "author": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "rsandifo-arm",
    "id": 28043039,
    "node_id": "MDQ6VXNlcjI4MDQzMDM5",
    "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/rsandifo-arm",
    "html_url": "https://github.com/rsandifo-arm",
    "followers_url": "https://api.github.com/users/rsandifo-arm/followers",
    "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs",
    "repos_url": "https://api.github.com/users/rsandifo-arm/repos",
    "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3de8c82a4af7c9a0b5901d154cd74b59490aa16e",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3de8c82a4af7c9a0b5901d154cd74b59490aa16e"
    }
  ],
  "stats": {
    "total": 1050,
    "additions": 1043,
    "deletions": 7
  },
  "files": [
    {
      "sha": "f0c0d6030adc3374c06499395c50bfb0eedd3c3c",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8.d",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8.d?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1 @@\n+#error_output: illegal-sysreg-8.l"
    },
    {
      "sha": "8215a07900f890d70dd0cd7a14a56918df5e138d",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8.l",
      "status": "added",
      "additions": 185,
      "deletions": 0,
      "changes": 185,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8.l?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,185 @@\n+.*: Assembler messages:\n+.*: Error: selected processor does not support system register name 'lorid_el1'\n+.*: Error: selected processor does not support system register name 'ccsidr2_el1'\n+.*: Error: selected processor does not support system register name 'trfcr_el1'\n+.*: Error: selected processor does not support system register name 'trfcr_el1'\n+.*: Error: selected processor does not support system register name 'pmmir_el1'\n+.*: Error: selected processor does not support system register name 'trfcr_el2'\n+.*: Error: selected processor does not support system register name 'trfcr_el2'\n+.*: Error: selected processor does not support system register name 'trfcr_el12'\n+.*: Error: selected processor does not support system register name 'trfcr_el12'\n+.*: Error: selected processor does not support system register name 'amcr_el0'\n+.*: Error: selected processor does not support system register name 'amcr_el0'\n+.*: Error: selected processor does not support system register name 'amcfgr_el0'\n+.*: Error: selected processor does not support system register name 'amcgcr_el0'\n+.*: Error: selected processor does not support system register name 'amuserenr_el0'\n+.*: Error: selected processor does not support system register name 'amuserenr_el0'\n+.*: Error: selected processor does not support system register name 'amcntenclr0_el0'\n+.*: Error: selected processor does not support system register name 'amcntenclr0_el0'\n+.*: Error: selected processor does not support system register name 'amcntenset0_el0'\n+.*: Error: selected processor does not support system register name 'amcntenset0_el0'\n+.*: Error: selected processor does not support system register name 'amcntenclr1_el0'\n+.*: Error: selected processor does not support system register name 'amcntenclr1_el0'\n+.*: Error: selected processor does not support system register name 'amcntenset1_el0'\n+.*: Error: selected processor does not support system register name 'amcntenset1_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr00_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr00_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr01_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr01_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr02_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr02_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr03_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr03_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper00_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper01_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper02_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper03_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr10_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr10_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr11_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr11_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr12_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr12_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr13_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr13_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr14_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr14_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr15_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr15_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr16_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr16_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr17_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr17_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr18_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr18_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr19_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr19_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr110_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr110_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr111_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr111_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr112_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr112_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr113_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr113_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr114_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr114_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr115_el0'\n+.*: Error: selected processor does not support system register name 'amevcntr115_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper10_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper10_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper11_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper11_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper12_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper12_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper13_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper13_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper14_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper14_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper15_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper15_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper16_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper16_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper17_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper17_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper18_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper18_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper19_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper19_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper110_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper110_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper111_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper111_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper112_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper112_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper113_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper113_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper114_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper114_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper115_el0'\n+.*: Error: selected processor does not support system register name 'amevtyper115_el0'\n+.*: Error: selected processor does not support system register name 'amcg1idr_el0'\n+.*: Error: selected processor does not support system register name 'cntpctss_el0'\n+.*: Error: selected processor does not support system register name 'cntvctss_el0'\n+.*: Error: selected processor does not support system register name 'hfgrtr_el2'\n+.*: Error: selected processor does not support system register name 'hfgrtr_el2'\n+.*: Error: selected processor does not support system register name 'hfgwtr_el2'\n+.*: Error: selected processor does not support system register name 'hfgwtr_el2'\n+.*: Error: selected processor does not support system register name 'hfgitr_el2'\n+.*: Error: selected processor does not support system register name 'hfgitr_el2'\n+.*: Error: selected processor does not support system register name 'hdfgrtr_el2'\n+.*: Error: selected processor does not support system register name 'hdfgrtr_el2'\n+.*: Error: selected processor does not support system register name 'hdfgwtr_el2'\n+.*: Error: selected processor does not support system register name 'hdfgwtr_el2'\n+.*: Error: selected processor does not support system register name 'hafgrtr_el2'\n+.*: Error: selected processor does not support system register name 'hafgrtr_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff00_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff00_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff01_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff01_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff02_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff02_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff03_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff03_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff04_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff04_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff05_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff05_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff06_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff06_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff07_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff07_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff08_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff08_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff09_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff09_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff010_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff010_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff011_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff011_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff012_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff012_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff013_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff013_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff014_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff014_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff015_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff015_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff10_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff10_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff11_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff11_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff12_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff12_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff13_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff13_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff14_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff14_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff15_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff15_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff16_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff16_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff17_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff17_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff18_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff18_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff19_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff19_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff110_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff110_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff111_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff111_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff112_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff112_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff113_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff113_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff114_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff114_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff115_el2'\n+.*: Error: selected processor does not support system register name 'amevcntvoff115_el2'\n+.*: Error: selected processor does not support system register name 'cntpoff_el2'\n+.*: Error: selected processor does not support system register name 'cntpoff_el2'\n+.*: Error: selected processor does not support system register name 'pmsnevfr_el1'\n+.*: Error: selected processor does not support system register name 'pmsnevfr_el1'\n+.*: Error: selected processor does not support system register name 'hcrx_el2'\n+.*: Error: selected processor does not support system register name 'hcrx_el2'"
    },
    {
      "sha": "a1a7ae6faedb3168f205fa61caaa5db36cf45682",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8.s",
      "status": "added",
      "additions": 125,
      "deletions": 0,
      "changes": 125,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8.s?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,125 @@\n+\t.macro\troreg, name\n+\tmrs\tx0, \\name\n+\t.endm\n+\n+\t.macro\tworeg, name\n+\tmsr\t\\name, x1\n+\t.endm\n+\n+\t.macro\trwreg, name\n+\tmrs\tx2, \\name\n+\tmsr\t\\name, x3\n+\t.endm\n+\n+\troreg\tlorid_el1\n+\n+\t.arch\tarmv8.2-a\n+\n+\troreg\tccsidr2_el1\n+\n+\t.arch\tarmv8.3-a\n+\n+\trwreg\ttrfcr_el1\n+\troreg\tpmmir_el1\n+\trwreg\ttrfcr_el2\n+\n+\trwreg\ttrfcr_el12\n+\n+\trwreg\tamcr_el0\n+\troreg\tamcfgr_el0\n+\troreg\tamcgcr_el0\n+\trwreg\tamuserenr_el0\n+\trwreg\tamcntenclr0_el0\n+\trwreg\tamcntenset0_el0\n+\trwreg\tamcntenclr1_el0\n+\trwreg\tamcntenset1_el0\n+\trwreg\tamevcntr00_el0\n+\trwreg\tamevcntr01_el0\n+\trwreg\tamevcntr02_el0\n+\trwreg\tamevcntr03_el0\n+\troreg\tamevtyper00_el0\n+\troreg\tamevtyper01_el0\n+\troreg\tamevtyper02_el0\n+\troreg\tamevtyper03_el0\n+\trwreg\tamevcntr10_el0\n+\trwreg\tamevcntr11_el0\n+\trwreg\tamevcntr12_el0\n+\trwreg\tamevcntr13_el0\n+\trwreg\tamevcntr14_el0\n+\trwreg\tamevcntr15_el0\n+\trwreg\tamevcntr16_el0\n+\trwreg\tamevcntr17_el0\n+\trwreg\tamevcntr18_el0\n+\trwreg\tamevcntr19_el0\n+\trwreg\tamevcntr110_el0\n+\trwreg\tamevcntr111_el0\n+\trwreg\tamevcntr112_el0\n+\trwreg\tamevcntr113_el0\n+\trwreg\tamevcntr114_el0\n+\trwreg\tamevcntr115_el0\n+\trwreg\tamevtyper10_el0\n+\trwreg\tamevtyper11_el0\n+\trwreg\tamevtyper12_el0\n+\trwreg\tamevtyper13_el0\n+\trwreg\tamevtyper14_el0\n+\trwreg\tamevtyper15_el0\n+\trwreg\tamevtyper16_el0\n+\trwreg\tamevtyper17_el0\n+\trwreg\tamevtyper18_el0\n+\trwreg\tamevtyper19_el0\n+\trwreg\tamevtyper110_el0\n+\trwreg\tamevtyper111_el0\n+\trwreg\tamevtyper112_el0\n+\trwreg\tamevtyper113_el0\n+\trwreg\tamevtyper114_el0\n+\trwreg\tamevtyper115_el0\n+\n+\t.arch\tarmv8.5-a\n+\n+\troreg\tamcg1idr_el0\n+\troreg\tcntpctss_el0\n+\troreg\tcntvctss_el0\n+\trwreg\thfgrtr_el2\n+\trwreg\thfgwtr_el2\n+\trwreg\thfgitr_el2\n+\trwreg\thdfgrtr_el2\n+\trwreg\thdfgwtr_el2\n+\trwreg\thafgrtr_el2\n+\trwreg\tamevcntvoff00_el2\n+\trwreg\tamevcntvoff01_el2\n+\trwreg\tamevcntvoff02_el2\n+\trwreg\tamevcntvoff03_el2\n+\trwreg\tamevcntvoff04_el2\n+\trwreg\tamevcntvoff05_el2\n+\trwreg\tamevcntvoff06_el2\n+\trwreg\tamevcntvoff07_el2\n+\trwreg\tamevcntvoff08_el2\n+\trwreg\tamevcntvoff09_el2\n+\trwreg\tamevcntvoff010_el2\n+\trwreg\tamevcntvoff011_el2\n+\trwreg\tamevcntvoff012_el2\n+\trwreg\tamevcntvoff013_el2\n+\trwreg\tamevcntvoff014_el2\n+\trwreg\tamevcntvoff015_el2\n+\trwreg\tamevcntvoff10_el2\n+\trwreg\tamevcntvoff11_el2\n+\trwreg\tamevcntvoff12_el2\n+\trwreg\tamevcntvoff13_el2\n+\trwreg\tamevcntvoff14_el2\n+\trwreg\tamevcntvoff15_el2\n+\trwreg\tamevcntvoff16_el2\n+\trwreg\tamevcntvoff17_el2\n+\trwreg\tamevcntvoff18_el2\n+\trwreg\tamevcntvoff19_el2\n+\trwreg\tamevcntvoff110_el2\n+\trwreg\tamevcntvoff111_el2\n+\trwreg\tamevcntvoff112_el2\n+\trwreg\tamevcntvoff113_el2\n+\trwreg\tamevcntvoff114_el2\n+\trwreg\tamevcntvoff115_el2\n+\trwreg\tcntpoff_el2\n+\n+\t.arch\tarmv8.6-a\n+\n+\trwreg\tpmsnevfr_el1\n+\trwreg\thcrx_el2"
    },
    {
      "sha": "49622831e74dbce926be9f37459e286ef4a9ef5c",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8b.d",
      "status": "added",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8b.d?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1 @@\n+#warning_output: illegal-sysreg-8b.l"
    },
    {
      "sha": "45bd9ab15a37b4c857bd4b0864b7349a053adca6",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8b.l",
      "status": "added",
      "additions": 30,
      "deletions": 0,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8b.l?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,30 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr id_dfr1_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr id_mmfr5_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr id_isar6_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr icc_iar0_el1,x1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_eoir0_el1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr icc_hppir0_el1,x1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_dir_el1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr icc_rpr_el1,x1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_sgi1r_el1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_asgi1r_el1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_sgi0r_el1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr icc_iar1_el1,x1'\n+.*: Warning: specified register cannot be read from at operand 2 -- `mrs x0,icc_eoir1_el1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr icc_hppir1_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr ich_misr_el2,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr ich_eisr_el2,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr ich_elrsr_el2,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr lorid_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr ccsidr2_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr pmmir_el1,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amcfgr_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amcgcr_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amevtyper00_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amevtyper01_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amevtyper02_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amevtyper03_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr amcg1idr_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr cntpctss_el0,x1'\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr cntvctss_el0,x1'"
    },
    {
      "sha": "727c94f24dc7619a3a9bf95f964272c31322eaf6",
      "filename": "gas/testsuite/gas/aarch64/illegal-sysreg-8b.s",
      "status": "added",
      "additions": 51,
      "deletions": 0,
      "changes": 51,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/illegal-sysreg-8b.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sysreg-8b.s?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,51 @@\n+\t.macro\troreg, name\n+\tmsr\t\\name, x1\n+\t.endm\n+\n+\t.macro\tworeg, name\n+\tmrs\tx0, \\name\n+\t.endm\n+\n+\troreg\tid_dfr1_el1\n+\troreg\tid_mmfr5_el1\n+\troreg\tid_isar6_el1\n+\n+\troreg\ticc_iar0_el1\n+\tworeg\ticc_eoir0_el1\n+\troreg\ticc_hppir0_el1\n+\tworeg\ticc_dir_el1\n+\troreg\ticc_rpr_el1\n+\tworeg\ticc_sgi1r_el1\n+\tworeg\ticc_asgi1r_el1\n+\tworeg\ticc_sgi0r_el1\n+\troreg\ticc_iar1_el1\n+\tworeg\ticc_eoir1_el1\n+\troreg\ticc_hppir1_el1\n+\troreg\tich_misr_el2\n+\troreg\tich_eisr_el2\n+\troreg\tich_elrsr_el2\n+\n+\t.arch\tarmv8.1-a\n+\n+\troreg\tlorid_el1\n+\n+\t.arch\tarmv8.3-a\n+\n+\troreg\tccsidr2_el1\n+\n+\t.arch\tarmv8.4-a\n+\n+\troreg\tpmmir_el1\n+\n+\troreg\tamcfgr_el0\n+\troreg\tamcgcr_el0\n+\troreg\tamevtyper00_el0\n+\troreg\tamevtyper01_el0\n+\troreg\tamevtyper02_el0\n+\troreg\tamevtyper03_el0\n+\n+\t.arch\tarmv8.6-a\n+\n+\troreg\tamcg1idr_el0\n+\troreg\tcntpctss_el0\n+\troreg\tcntvctss_el0"
    },
    {
      "sha": "3be4120aae05543c9fef4a1e2fc9d2faa3686960",
      "filename": "gas/testsuite/gas/aarch64/sysreg-8.d",
      "status": "added",
      "additions": 291,
      "deletions": 0,
      "changes": 291,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg-8.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg-8.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-8.d?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,291 @@\n+#objdump: -dr\n+\n+.*\n+\n+\n+Disassembly of section \\.text:\n+\n+0+ <\\.text>:\n+[^:]*:\td53803a0 \tmrs\tx0, id_dfr1_el1\n+[^:]*:\td53803c0 \tmrs\tx0, id_mmfr5_el1\n+[^:]*:\td53802e0 \tmrs\tx0, id_isar6_el1\n+[^:]*:\td5384602 \tmrs\tx2, icc_pmr_el1\n+[^:]*:\td5184603 \tmsr\ticc_pmr_el1, x3\n+[^:]*:\td538c800 \tmrs\tx0, icc_iar0_el1\n+[^:]*:\td518c821 \tmsr\ticc_eoir0_el1, x1\n+[^:]*:\td538c840 \tmrs\tx0, icc_hppir0_el1\n+[^:]*:\td538c862 \tmrs\tx2, icc_bpr0_el1\n+[^:]*:\td518c863 \tmsr\ticc_bpr0_el1, x3\n+[^:]*:\td538c882 \tmrs\tx2, icc_ap0r0_el1\n+[^:]*:\td518c883 \tmsr\ticc_ap0r0_el1, x3\n+[^:]*:\td538c8a2 \tmrs\tx2, icc_ap0r1_el1\n+[^:]*:\td518c8a3 \tmsr\ticc_ap0r1_el1, x3\n+[^:]*:\td538c8c2 \tmrs\tx2, icc_ap0r2_el1\n+[^:]*:\td518c8c3 \tmsr\ticc_ap0r2_el1, x3\n+[^:]*:\td538c8e2 \tmrs\tx2, icc_ap0r3_el1\n+[^:]*:\td518c8e3 \tmsr\ticc_ap0r3_el1, x3\n+[^:]*:\td538c902 \tmrs\tx2, icc_ap1r0_el1\n+[^:]*:\td518c903 \tmsr\ticc_ap1r0_el1, x3\n+[^:]*:\td538c922 \tmrs\tx2, icc_ap1r1_el1\n+[^:]*:\td518c923 \tmsr\ticc_ap1r1_el1, x3\n+[^:]*:\td538c942 \tmrs\tx2, icc_ap1r2_el1\n+[^:]*:\td518c943 \tmsr\ticc_ap1r2_el1, x3\n+[^:]*:\td538c962 \tmrs\tx2, icc_ap1r3_el1\n+[^:]*:\td518c963 \tmsr\ticc_ap1r3_el1, x3\n+[^:]*:\td518cb21 \tmsr\ticc_dir_el1, x1\n+[^:]*:\td538cb60 \tmrs\tx0, icc_rpr_el1\n+[^:]*:\td518cba1 \tmsr\ticc_sgi1r_el1, x1\n+[^:]*:\td518cbc1 \tmsr\ticc_asgi1r_el1, x1\n+[^:]*:\td518cbe1 \tmsr\ticc_sgi0r_el1, x1\n+[^:]*:\td538cc00 \tmrs\tx0, icc_iar1_el1\n+[^:]*:\td518cc21 \tmsr\ticc_eoir1_el1, x1\n+[^:]*:\td538cc40 \tmrs\tx0, icc_hppir1_el1\n+[^:]*:\td538cc62 \tmrs\tx2, icc_bpr1_el1\n+[^:]*:\td518cc63 \tmsr\ticc_bpr1_el1, x3\n+[^:]*:\td538cc82 \tmrs\tx2, icc_ctlr_el1\n+[^:]*:\td518cc83 \tmsr\ticc_ctlr_el1, x3\n+[^:]*:\td538ccc2 \tmrs\tx2, icc_igrpen0_el1\n+[^:]*:\td518ccc3 \tmsr\ticc_igrpen0_el1, x3\n+[^:]*:\td538cce2 \tmrs\tx2, icc_igrpen1_el1\n+[^:]*:\td518cce3 \tmsr\ticc_igrpen1_el1, x3\n+[^:]*:\td53cc802 \tmrs\tx2, ich_ap0r0_el2\n+[^:]*:\td51cc803 \tmsr\tich_ap0r0_el2, x3\n+[^:]*:\td53cc822 \tmrs\tx2, ich_ap0r1_el2\n+[^:]*:\td51cc823 \tmsr\tich_ap0r1_el2, x3\n+[^:]*:\td53cc842 \tmrs\tx2, ich_ap0r2_el2\n+[^:]*:\td51cc843 \tmsr\tich_ap0r2_el2, x3\n+[^:]*:\td53cc862 \tmrs\tx2, ich_ap0r3_el2\n+[^:]*:\td51cc863 \tmsr\tich_ap0r3_el2, x3\n+[^:]*:\td53cc902 \tmrs\tx2, ich_ap1r0_el2\n+[^:]*:\td51cc903 \tmsr\tich_ap1r0_el2, x3\n+[^:]*:\td53cc922 \tmrs\tx2, ich_ap1r1_el2\n+[^:]*:\td51cc923 \tmsr\tich_ap1r1_el2, x3\n+[^:]*:\td53cc942 \tmrs\tx2, ich_ap1r2_el2\n+[^:]*:\td51cc943 \tmsr\tich_ap1r2_el2, x3\n+[^:]*:\td53cc962 \tmrs\tx2, ich_ap1r3_el2\n+[^:]*:\td51cc963 \tmsr\tich_ap1r3_el2, x3\n+[^:]*:\td53ccb02 \tmrs\tx2, ich_hcr_el2\n+[^:]*:\td51ccb03 \tmsr\tich_hcr_el2, x3\n+[^:]*:\td53ccb40 \tmrs\tx0, ich_misr_el2\n+[^:]*:\td53ccb60 \tmrs\tx0, ich_eisr_el2\n+[^:]*:\td53ccba0 \tmrs\tx0, ich_elrsr_el2\n+[^:]*:\td53ccbe2 \tmrs\tx2, ich_vmcr_el2\n+[^:]*:\td51ccbe3 \tmsr\tich_vmcr_el2, x3\n+[^:]*:\td53ccc02 \tmrs\tx2, ich_lr0_el2\n+[^:]*:\td51ccc03 \tmsr\tich_lr0_el2, x3\n+[^:]*:\td53ccc22 \tmrs\tx2, ich_lr1_el2\n+[^:]*:\td51ccc23 \tmsr\tich_lr1_el2, x3\n+[^:]*:\td53ccc42 \tmrs\tx2, ich_lr2_el2\n+[^:]*:\td51ccc43 \tmsr\tich_lr2_el2, x3\n+[^:]*:\td53ccc62 \tmrs\tx2, ich_lr3_el2\n+[^:]*:\td51ccc63 \tmsr\tich_lr3_el2, x3\n+[^:]*:\td53ccc82 \tmrs\tx2, ich_lr4_el2\n+[^:]*:\td51ccc83 \tmsr\tich_lr4_el2, x3\n+[^:]*:\td53ccca2 \tmrs\tx2, ich_lr5_el2\n+[^:]*:\td51ccca3 \tmsr\tich_lr5_el2, x3\n+[^:]*:\td53cccc2 \tmrs\tx2, ich_lr6_el2\n+[^:]*:\td51cccc3 \tmsr\tich_lr6_el2, x3\n+[^:]*:\td53ccce2 \tmrs\tx2, ich_lr7_el2\n+[^:]*:\td51ccce3 \tmsr\tich_lr7_el2, x3\n+[^:]*:\td53ccd02 \tmrs\tx2, ich_lr8_el2\n+[^:]*:\td51ccd03 \tmsr\tich_lr8_el2, x3\n+[^:]*:\td53ccd22 \tmrs\tx2, ich_lr9_el2\n+[^:]*:\td51ccd23 \tmsr\tich_lr9_el2, x3\n+[^:]*:\td53ccd42 \tmrs\tx2, ich_lr10_el2\n+[^:]*:\td51ccd43 \tmsr\tich_lr10_el2, x3\n+[^:]*:\td53ccd62 \tmrs\tx2, ich_lr11_el2\n+[^:]*:\td51ccd63 \tmsr\tich_lr11_el2, x3\n+[^:]*:\td53ccd82 \tmrs\tx2, ich_lr12_el2\n+[^:]*:\td51ccd83 \tmsr\tich_lr12_el2, x3\n+[^:]*:\td53ccda2 \tmrs\tx2, ich_lr13_el2\n+[^:]*:\td51ccda3 \tmsr\tich_lr13_el2, x3\n+[^:]*:\td53ccdc2 \tmrs\tx2, ich_lr14_el2\n+[^:]*:\td51ccdc3 \tmsr\tich_lr14_el2, x3\n+[^:]*:\td53ccde2 \tmrs\tx2, ich_lr15_el2\n+[^:]*:\td51ccde3 \tmsr\tich_lr15_el2, x3\n+[^:]*:\td53ecce2 \tmrs\tx2, icc_igrpen1_el3\n+[^:]*:\td51ecce3 \tmsr\ticc_igrpen1_el3, x3\n+[^:]*:\td538a4e0 \tmrs\tx0, lorid_el1\n+[^:]*:\td5390040 \tmrs\tx0, ccsidr2_el1\n+[^:]*:\td5381222 \tmrs\tx2, trfcr_el1\n+[^:]*:\td5181223 \tmsr\ttrfcr_el1, x3\n+[^:]*:\td5389ec0 \tmrs\tx0, pmmir_el1\n+[^:]*:\td53c1222 \tmrs\tx2, trfcr_el2\n+[^:]*:\td51c1223 \tmsr\ttrfcr_el2, x3\n+[^:]*:\td53d1222 \tmrs\tx2, trfcr_el12\n+[^:]*:\td51d1223 \tmsr\ttrfcr_el12, x3\n+[^:]*:\td53bd202 \tmrs\tx2, amcr_el0\n+[^:]*:\td51bd203 \tmsr\tamcr_el0, x3\n+[^:]*:\td53bd220 \tmrs\tx0, amcfgr_el0\n+[^:]*:\td53bd240 \tmrs\tx0, amcgcr_el0\n+[^:]*:\td53bd262 \tmrs\tx2, amuserenr_el0\n+[^:]*:\td51bd263 \tmsr\tamuserenr_el0, x3\n+[^:]*:\td53bd282 \tmrs\tx2, amcntenclr0_el0\n+[^:]*:\td51bd283 \tmsr\tamcntenclr0_el0, x3\n+[^:]*:\td53bd2a2 \tmrs\tx2, amcntenset0_el0\n+[^:]*:\td51bd2a3 \tmsr\tamcntenset0_el0, x3\n+[^:]*:\td53bd302 \tmrs\tx2, amcntenclr1_el0\n+[^:]*:\td51bd303 \tmsr\tamcntenclr1_el0, x3\n+[^:]*:\td53bd322 \tmrs\tx2, amcntenset1_el0\n+[^:]*:\td51bd323 \tmsr\tamcntenset1_el0, x3\n+[^:]*:\td53bd402 \tmrs\tx2, amevcntr00_el0\n+[^:]*:\td51bd403 \tmsr\tamevcntr00_el0, x3\n+[^:]*:\td53bd422 \tmrs\tx2, amevcntr01_el0\n+[^:]*:\td51bd423 \tmsr\tamevcntr01_el0, x3\n+[^:]*:\td53bd442 \tmrs\tx2, amevcntr02_el0\n+[^:]*:\td51bd443 \tmsr\tamevcntr02_el0, x3\n+[^:]*:\td53bd462 \tmrs\tx2, amevcntr03_el0\n+[^:]*:\td51bd463 \tmsr\tamevcntr03_el0, x3\n+[^:]*:\td53bd600 \tmrs\tx0, amevtyper00_el0\n+[^:]*:\td53bd620 \tmrs\tx0, amevtyper01_el0\n+[^:]*:\td53bd640 \tmrs\tx0, amevtyper02_el0\n+[^:]*:\td53bd660 \tmrs\tx0, amevtyper03_el0\n+[^:]*:\td53bdc02 \tmrs\tx2, amevcntr10_el0\n+[^:]*:\td51bdc03 \tmsr\tamevcntr10_el0, x3\n+[^:]*:\td53bdc22 \tmrs\tx2, amevcntr11_el0\n+[^:]*:\td51bdc23 \tmsr\tamevcntr11_el0, x3\n+[^:]*:\td53bdc42 \tmrs\tx2, amevcntr12_el0\n+[^:]*:\td51bdc43 \tmsr\tamevcntr12_el0, x3\n+[^:]*:\td53bdc62 \tmrs\tx2, amevcntr13_el0\n+[^:]*:\td51bdc63 \tmsr\tamevcntr13_el0, x3\n+[^:]*:\td53bdc82 \tmrs\tx2, amevcntr14_el0\n+[^:]*:\td51bdc83 \tmsr\tamevcntr14_el0, x3\n+[^:]*:\td53bdca2 \tmrs\tx2, amevcntr15_el0\n+[^:]*:\td51bdca3 \tmsr\tamevcntr15_el0, x3\n+[^:]*:\td53bdcc2 \tmrs\tx2, amevcntr16_el0\n+[^:]*:\td51bdcc3 \tmsr\tamevcntr16_el0, x3\n+[^:]*:\td53bdce2 \tmrs\tx2, amevcntr17_el0\n+[^:]*:\td51bdce3 \tmsr\tamevcntr17_el0, x3\n+[^:]*:\td53bdd02 \tmrs\tx2, amevcntr18_el0\n+[^:]*:\td51bdd03 \tmsr\tamevcntr18_el0, x3\n+[^:]*:\td53bdd22 \tmrs\tx2, amevcntr19_el0\n+[^:]*:\td51bdd23 \tmsr\tamevcntr19_el0, x3\n+[^:]*:\td53bdd42 \tmrs\tx2, amevcntr110_el0\n+[^:]*:\td51bdd43 \tmsr\tamevcntr110_el0, x3\n+[^:]*:\td53bdd62 \tmrs\tx2, amevcntr111_el0\n+[^:]*:\td51bdd63 \tmsr\tamevcntr111_el0, x3\n+[^:]*:\td53bdd82 \tmrs\tx2, amevcntr112_el0\n+[^:]*:\td51bdd83 \tmsr\tamevcntr112_el0, x3\n+[^:]*:\td53bdda2 \tmrs\tx2, amevcntr113_el0\n+[^:]*:\td51bdda3 \tmsr\tamevcntr113_el0, x3\n+[^:]*:\td53bddc2 \tmrs\tx2, amevcntr114_el0\n+[^:]*:\td51bddc3 \tmsr\tamevcntr114_el0, x3\n+[^:]*:\td53bdde2 \tmrs\tx2, amevcntr115_el0\n+[^:]*:\td51bdde3 \tmsr\tamevcntr115_el0, x3\n+[^:]*:\td53bde02 \tmrs\tx2, amevtyper10_el0\n+[^:]*:\td51bde03 \tmsr\tamevtyper10_el0, x3\n+[^:]*:\td53bde22 \tmrs\tx2, amevtyper11_el0\n+[^:]*:\td51bde23 \tmsr\tamevtyper11_el0, x3\n+[^:]*:\td53bde42 \tmrs\tx2, amevtyper12_el0\n+[^:]*:\td51bde43 \tmsr\tamevtyper12_el0, x3\n+[^:]*:\td53bde62 \tmrs\tx2, amevtyper13_el0\n+[^:]*:\td51bde63 \tmsr\tamevtyper13_el0, x3\n+[^:]*:\td53bde82 \tmrs\tx2, amevtyper14_el0\n+[^:]*:\td51bde83 \tmsr\tamevtyper14_el0, x3\n+[^:]*:\td53bdea2 \tmrs\tx2, amevtyper15_el0\n+[^:]*:\td51bdea3 \tmsr\tamevtyper15_el0, x3\n+[^:]*:\td53bdec2 \tmrs\tx2, amevtyper16_el0\n+[^:]*:\td51bdec3 \tmsr\tamevtyper16_el0, x3\n+[^:]*:\td53bdee2 \tmrs\tx2, amevtyper17_el0\n+[^:]*:\td51bdee3 \tmsr\tamevtyper17_el0, x3\n+[^:]*:\td53bdf02 \tmrs\tx2, amevtyper18_el0\n+[^:]*:\td51bdf03 \tmsr\tamevtyper18_el0, x3\n+[^:]*:\td53bdf22 \tmrs\tx2, amevtyper19_el0\n+[^:]*:\td51bdf23 \tmsr\tamevtyper19_el0, x3\n+[^:]*:\td53bdf42 \tmrs\tx2, amevtyper110_el0\n+[^:]*:\td51bdf43 \tmsr\tamevtyper110_el0, x3\n+[^:]*:\td53bdf62 \tmrs\tx2, amevtyper111_el0\n+[^:]*:\td51bdf63 \tmsr\tamevtyper111_el0, x3\n+[^:]*:\td53bdf82 \tmrs\tx2, amevtyper112_el0\n+[^:]*:\td51bdf83 \tmsr\tamevtyper112_el0, x3\n+[^:]*:\td53bdfa2 \tmrs\tx2, amevtyper113_el0\n+[^:]*:\td51bdfa3 \tmsr\tamevtyper113_el0, x3\n+[^:]*:\td53bdfc2 \tmrs\tx2, amevtyper114_el0\n+[^:]*:\td51bdfc3 \tmsr\tamevtyper114_el0, x3\n+[^:]*:\td53bdfe2 \tmrs\tx2, amevtyper115_el0\n+[^:]*:\td51bdfe3 \tmsr\tamevtyper115_el0, x3\n+[^:]*:\td53bd2c0 \tmrs\tx0, amcg1idr_el0\n+[^:]*:\td53be0a0 \tmrs\tx0, cntpctss_el0\n+[^:]*:\td53be0c0 \tmrs\tx0, cntvctss_el0\n+[^:]*:\td53c1182 \tmrs\tx2, hfgrtr_el2\n+[^:]*:\td51c1183 \tmsr\thfgrtr_el2, x3\n+[^:]*:\td53c11a2 \tmrs\tx2, hfgwtr_el2\n+[^:]*:\td51c11a3 \tmsr\thfgwtr_el2, x3\n+[^:]*:\td53c11c2 \tmrs\tx2, hfgitr_el2\n+[^:]*:\td51c11c3 \tmsr\thfgitr_el2, x3\n+[^:]*:\td53c3182 \tmrs\tx2, hdfgrtr_el2\n+[^:]*:\td51c3183 \tmsr\thdfgrtr_el2, x3\n+[^:]*:\td53c31a2 \tmrs\tx2, hdfgwtr_el2\n+[^:]*:\td51c31a3 \tmsr\thdfgwtr_el2, x3\n+[^:]*:\td53c31c2 \tmrs\tx2, hafgrtr_el2\n+[^:]*:\td51c31c3 \tmsr\thafgrtr_el2, x3\n+[^:]*:\td53cd802 \tmrs\tx2, amevcntvoff00_el2\n+[^:]*:\td51cd803 \tmsr\tamevcntvoff00_el2, x3\n+[^:]*:\td53cd822 \tmrs\tx2, amevcntvoff01_el2\n+[^:]*:\td51cd823 \tmsr\tamevcntvoff01_el2, x3\n+[^:]*:\td53cd842 \tmrs\tx2, amevcntvoff02_el2\n+[^:]*:\td51cd843 \tmsr\tamevcntvoff02_el2, x3\n+[^:]*:\td53cd862 \tmrs\tx2, amevcntvoff03_el2\n+[^:]*:\td51cd863 \tmsr\tamevcntvoff03_el2, x3\n+[^:]*:\td53cd882 \tmrs\tx2, amevcntvoff04_el2\n+[^:]*:\td51cd883 \tmsr\tamevcntvoff04_el2, x3\n+[^:]*:\td53cd8a2 \tmrs\tx2, amevcntvoff05_el2\n+[^:]*:\td51cd8a3 \tmsr\tamevcntvoff05_el2, x3\n+[^:]*:\td53cd8c2 \tmrs\tx2, amevcntvoff06_el2\n+[^:]*:\td51cd8c3 \tmsr\tamevcntvoff06_el2, x3\n+[^:]*:\td53cd8e2 \tmrs\tx2, amevcntvoff07_el2\n+[^:]*:\td51cd8e3 \tmsr\tamevcntvoff07_el2, x3\n+[^:]*:\td53cd902 \tmrs\tx2, amevcntvoff08_el2\n+[^:]*:\td51cd903 \tmsr\tamevcntvoff08_el2, x3\n+[^:]*:\td53cd922 \tmrs\tx2, amevcntvoff09_el2\n+[^:]*:\td51cd923 \tmsr\tamevcntvoff09_el2, x3\n+[^:]*:\td53cd942 \tmrs\tx2, amevcntvoff010_el2\n+[^:]*:\td51cd943 \tmsr\tamevcntvoff010_el2, x3\n+[^:]*:\td53cd962 \tmrs\tx2, amevcntvoff011_el2\n+[^:]*:\td51cd963 \tmsr\tamevcntvoff011_el2, x3\n+[^:]*:\td53cd982 \tmrs\tx2, amevcntvoff012_el2\n+[^:]*:\td51cd983 \tmsr\tamevcntvoff012_el2, x3\n+[^:]*:\td53cd9a2 \tmrs\tx2, amevcntvoff013_el2\n+[^:]*:\td51cd9a3 \tmsr\tamevcntvoff013_el2, x3\n+[^:]*:\td53cd9c2 \tmrs\tx2, amevcntvoff014_el2\n+[^:]*:\td51cd9c3 \tmsr\tamevcntvoff014_el2, x3\n+[^:]*:\td53cd9e2 \tmrs\tx2, amevcntvoff015_el2\n+[^:]*:\td51cd9e3 \tmsr\tamevcntvoff015_el2, x3\n+[^:]*:\td53cda02 \tmrs\tx2, amevcntvoff10_el2\n+[^:]*:\td51cda03 \tmsr\tamevcntvoff10_el2, x3\n+[^:]*:\td53cda22 \tmrs\tx2, amevcntvoff11_el2\n+[^:]*:\td51cda23 \tmsr\tamevcntvoff11_el2, x3\n+[^:]*:\td53cda42 \tmrs\tx2, amevcntvoff12_el2\n+[^:]*:\td51cda43 \tmsr\tamevcntvoff12_el2, x3\n+[^:]*:\td53cda62 \tmrs\tx2, amevcntvoff13_el2\n+[^:]*:\td51cda63 \tmsr\tamevcntvoff13_el2, x3\n+[^:]*:\td53cda82 \tmrs\tx2, amevcntvoff14_el2\n+[^:]*:\td51cda83 \tmsr\tamevcntvoff14_el2, x3\n+[^:]*:\td53cdaa2 \tmrs\tx2, amevcntvoff15_el2\n+[^:]*:\td51cdaa3 \tmsr\tamevcntvoff15_el2, x3\n+[^:]*:\td53cdac2 \tmrs\tx2, amevcntvoff16_el2\n+[^:]*:\td51cdac3 \tmsr\tamevcntvoff16_el2, x3\n+[^:]*:\td53cdae2 \tmrs\tx2, amevcntvoff17_el2\n+[^:]*:\td51cdae3 \tmsr\tamevcntvoff17_el2, x3\n+[^:]*:\td53cdb02 \tmrs\tx2, amevcntvoff18_el2\n+[^:]*:\td51cdb03 \tmsr\tamevcntvoff18_el2, x3\n+[^:]*:\td53cdb22 \tmrs\tx2, amevcntvoff19_el2\n+[^:]*:\td51cdb23 \tmsr\tamevcntvoff19_el2, x3\n+[^:]*:\td53cdb42 \tmrs\tx2, amevcntvoff110_el2\n+[^:]*:\td51cdb43 \tmsr\tamevcntvoff110_el2, x3\n+[^:]*:\td53cdb62 \tmrs\tx2, amevcntvoff111_el2\n+[^:]*:\td51cdb63 \tmsr\tamevcntvoff111_el2, x3\n+[^:]*:\td53cdb82 \tmrs\tx2, amevcntvoff112_el2\n+[^:]*:\td51cdb83 \tmsr\tamevcntvoff112_el2, x3\n+[^:]*:\td53cdba2 \tmrs\tx2, amevcntvoff113_el2\n+[^:]*:\td51cdba3 \tmsr\tamevcntvoff113_el2, x3\n+[^:]*:\td53cdbc2 \tmrs\tx2, amevcntvoff114_el2\n+[^:]*:\td51cdbc3 \tmsr\tamevcntvoff114_el2, x3\n+[^:]*:\td53cdbe2 \tmrs\tx2, amevcntvoff115_el2\n+[^:]*:\td51cdbe3 \tmsr\tamevcntvoff115_el2, x3\n+[^:]*:\td53ce0c2 \tmrs\tx2, cntpoff_el2\n+[^:]*:\td51ce0c3 \tmsr\tcntpoff_el2, x3\n+[^:]*:\td5389922 \tmrs\tx2, pmsnevfr_el1\n+[^:]*:\td5189923 \tmsr\tpmsnevfr_el1, x3\n+[^:]*:\td53c1242 \tmrs\tx2, hcrx_el2\n+[^:]*:\td51c1243 \tmsr\thcrx_el2, x3"
    },
    {
      "sha": "8ce36c7c7a0b84d0d8a478edba670537e51da895",
      "filename": "gas/testsuite/gas/aarch64/sysreg-8.s",
      "status": "added",
      "additions": 187,
      "deletions": 0,
      "changes": 187,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg-8.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg-8.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg-8.s?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -0,0 +1,187 @@\n+\t.macro\troreg, name\n+\tmrs\tx0, \\name\n+\t.endm\n+\n+\t.macro\tworeg, name\n+\tmsr\t\\name, x1\n+\t.endm\n+\n+\t.macro\trwreg, name\n+\tmrs\tx2, \\name\n+\tmsr\t\\name, x3\n+\t.endm\n+\n+\troreg\tid_dfr1_el1\n+\troreg\tid_mmfr5_el1\n+\troreg\tid_isar6_el1\n+\n+\trwreg\ticc_pmr_el1\n+\troreg\ticc_iar0_el1\n+\tworeg\ticc_eoir0_el1\n+\troreg\ticc_hppir0_el1\n+\trwreg\ticc_bpr0_el1\n+\trwreg\ticc_ap0r0_el1\n+\trwreg\ticc_ap0r1_el1\n+\trwreg\ticc_ap0r2_el1\n+\trwreg\ticc_ap0r3_el1\n+\trwreg\ticc_ap1r0_el1\n+\trwreg\ticc_ap1r1_el1\n+\trwreg\ticc_ap1r2_el1\n+\trwreg\ticc_ap1r3_el1\n+\tworeg\ticc_dir_el1\n+\troreg\ticc_rpr_el1\n+\tworeg\ticc_sgi1r_el1\n+\tworeg\ticc_asgi1r_el1\n+\tworeg\ticc_sgi0r_el1\n+\troreg\ticc_iar1_el1\n+\tworeg\ticc_eoir1_el1\n+\troreg\ticc_hppir1_el1\n+\trwreg\ticc_bpr1_el1\n+\trwreg\ticc_ctlr_el1\n+\trwreg\ticc_igrpen0_el1\n+\trwreg\ticc_igrpen1_el1\n+\trwreg\tich_ap0r0_el2\n+\trwreg\tich_ap0r1_el2\n+\trwreg\tich_ap0r2_el2\n+\trwreg\tich_ap0r3_el2\n+\trwreg\tich_ap1r0_el2\n+\trwreg\tich_ap1r1_el2\n+\trwreg\tich_ap1r2_el2\n+\trwreg\tich_ap1r3_el2\n+\trwreg\tich_hcr_el2\n+\troreg\tich_misr_el2\n+\troreg\tich_eisr_el2\n+\troreg\tich_elrsr_el2\n+\trwreg\tich_vmcr_el2\n+\trwreg\tich_lr0_el2\n+\trwreg\tich_lr1_el2\n+\trwreg\tich_lr2_el2\n+\trwreg\tich_lr3_el2\n+\trwreg\tich_lr4_el2\n+\trwreg\tich_lr5_el2\n+\trwreg\tich_lr6_el2\n+\trwreg\tich_lr7_el2\n+\trwreg\tich_lr8_el2\n+\trwreg\tich_lr9_el2\n+\trwreg\tich_lr10_el2\n+\trwreg\tich_lr11_el2\n+\trwreg\tich_lr12_el2\n+\trwreg\tich_lr13_el2\n+\trwreg\tich_lr14_el2\n+\trwreg\tich_lr15_el2\n+\trwreg\ticc_igrpen1_el3\n+\n+\t.arch\tarmv8.1-a\n+\n+\troreg\tlorid_el1\n+\n+\t.arch\tarmv8.3-a\n+\n+\troreg\tccsidr2_el1\n+\n+\t.arch\tarmv8.4-a\n+\n+\trwreg\ttrfcr_el1\n+\troreg\tpmmir_el1\n+\trwreg\ttrfcr_el2\n+\n+\trwreg\ttrfcr_el12\n+\n+\trwreg\tamcr_el0\n+\troreg\tamcfgr_el0\n+\troreg\tamcgcr_el0\n+\trwreg\tamuserenr_el0\n+\trwreg\tamcntenclr0_el0\n+\trwreg\tamcntenset0_el0\n+\trwreg\tamcntenclr1_el0\n+\trwreg\tamcntenset1_el0\n+\trwreg\tamevcntr00_el0\n+\trwreg\tamevcntr01_el0\n+\trwreg\tamevcntr02_el0\n+\trwreg\tamevcntr03_el0\n+\troreg\tamevtyper00_el0\n+\troreg\tamevtyper01_el0\n+\troreg\tamevtyper02_el0\n+\troreg\tamevtyper03_el0\n+\trwreg\tamevcntr10_el0\n+\trwreg\tamevcntr11_el0\n+\trwreg\tamevcntr12_el0\n+\trwreg\tamevcntr13_el0\n+\trwreg\tamevcntr14_el0\n+\trwreg\tamevcntr15_el0\n+\trwreg\tamevcntr16_el0\n+\trwreg\tamevcntr17_el0\n+\trwreg\tamevcntr18_el0\n+\trwreg\tamevcntr19_el0\n+\trwreg\tamevcntr110_el0\n+\trwreg\tamevcntr111_el0\n+\trwreg\tamevcntr112_el0\n+\trwreg\tamevcntr113_el0\n+\trwreg\tamevcntr114_el0\n+\trwreg\tamevcntr115_el0\n+\trwreg\tamevtyper10_el0\n+\trwreg\tamevtyper11_el0\n+\trwreg\tamevtyper12_el0\n+\trwreg\tamevtyper13_el0\n+\trwreg\tamevtyper14_el0\n+\trwreg\tamevtyper15_el0\n+\trwreg\tamevtyper16_el0\n+\trwreg\tamevtyper17_el0\n+\trwreg\tamevtyper18_el0\n+\trwreg\tamevtyper19_el0\n+\trwreg\tamevtyper110_el0\n+\trwreg\tamevtyper111_el0\n+\trwreg\tamevtyper112_el0\n+\trwreg\tamevtyper113_el0\n+\trwreg\tamevtyper114_el0\n+\trwreg\tamevtyper115_el0\n+\n+\t.arch\tarmv8.6-a\n+\n+\troreg\tamcg1idr_el0\n+\troreg\tcntpctss_el0\n+\troreg\tcntvctss_el0\n+\trwreg\thfgrtr_el2\n+\trwreg\thfgwtr_el2\n+\trwreg\thfgitr_el2\n+\trwreg\thdfgrtr_el2\n+\trwreg\thdfgwtr_el2\n+\trwreg\thafgrtr_el2\n+\trwreg\tamevcntvoff00_el2\n+\trwreg\tamevcntvoff01_el2\n+\trwreg\tamevcntvoff02_el2\n+\trwreg\tamevcntvoff03_el2\n+\trwreg\tamevcntvoff04_el2\n+\trwreg\tamevcntvoff05_el2\n+\trwreg\tamevcntvoff06_el2\n+\trwreg\tamevcntvoff07_el2\n+\trwreg\tamevcntvoff08_el2\n+\trwreg\tamevcntvoff09_el2\n+\trwreg\tamevcntvoff010_el2\n+\trwreg\tamevcntvoff011_el2\n+\trwreg\tamevcntvoff012_el2\n+\trwreg\tamevcntvoff013_el2\n+\trwreg\tamevcntvoff014_el2\n+\trwreg\tamevcntvoff015_el2\n+\trwreg\tamevcntvoff10_el2\n+\trwreg\tamevcntvoff11_el2\n+\trwreg\tamevcntvoff12_el2\n+\trwreg\tamevcntvoff13_el2\n+\trwreg\tamevcntvoff14_el2\n+\trwreg\tamevcntvoff15_el2\n+\trwreg\tamevcntvoff16_el2\n+\trwreg\tamevcntvoff17_el2\n+\trwreg\tamevcntvoff18_el2\n+\trwreg\tamevcntvoff19_el2\n+\trwreg\tamevcntvoff110_el2\n+\trwreg\tamevcntvoff111_el2\n+\trwreg\tamevcntvoff112_el2\n+\trwreg\tamevcntvoff113_el2\n+\trwreg\tamevcntvoff114_el2\n+\trwreg\tamevcntvoff115_el2\n+\trwreg\tcntpoff_el2\n+\n+\t.arch\tarmv8.7-a\n+\n+\trwreg\tpmsnevfr_el1\n+\trwreg\thcrx_el2"
    },
    {
      "sha": "5da20c998474ed176b6981c6a7f95ba8513c2882",
      "filename": "gas/testsuite/gas/aarch64/sysreg.d",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg.d?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -24,8 +24,8 @@ Disassembly of section \\.text:\n   40:\td5380260 \tmrs\tx0, id_isar3_el1\n   44:\td5380280 \tmrs\tx0, id_isar4_el1\n   48:\td53802a0 \tmrs\tx0, id_isar5_el1\n-  4c:\td538cc00 \tmrs\tx0, s3_0_c12_c12_0\n-  50:\td5384600 \tmrs\tx0, s3_0_c4_c6_0\n-  54:\td5184600 \tmsr\ts3_0_c4_c6_0, x0\n+  4c:\td538cf00 \tmrs\tx0, s3_0_c12_c15_0\n+  50:\td5384b00 \tmrs\tx0, s3_0_c4_c11_0\n+  54:\td5184b00 \tmsr\ts3_0_c4_c11_0, x0\n   58:\td5310300 \tmrs\tx0, trcstatr\n   5c:\td5110300 \tmsr\ttrcstatr, x0"
    },
    {
      "sha": "fa797284f23fa7a82e08bf7fe6aaa5b278b75a9f",
      "filename": "gas/testsuite/gas/aarch64/sysreg.s",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/gas/testsuite/gas/aarch64/sysreg.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sysreg.s?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -24,9 +24,9 @@\n \tmrs x0, id_isar4_el1\n \tmrs x0, id_isar5_el1\n \n-\tmrs x0, s3_0_c12_c12_0\n-\tmrs x0, s3_0_c4_c6_0\n-\tmsr s3_0_c4_c6_0, x0\n+\tmrs x0, s3_0_c12_c15_0\n+\tmrs x0, s3_0_c4_c11_0\n+\tmsr s3_0_c4_c11_0, x0\n \n \tmrs x0, s2_1_c0_c3_0\n \tmsr s2_1_c0_c3_0, x0"
    },
    {
      "sha": "25f96c687a40ec0981a8d24752d219675afce94e",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 166,
      "deletions": 1,
      "changes": 167,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e9dac4f0125752f64f7fa76ff4208a3b56493a19/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e9dac4f0125752f64f7fa76ff4208a3b56493a19/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=e9dac4f0125752f64f7fa76ff4208a3b56493a19",
      "patch": "@@ -3989,7 +3989,12 @@ aarch64_print_operand (char *buf, size_t size, bfd_vma pc,\n #define SR_V8_2(n,e,f)\t  SR_FEAT (n,e,f,V8_2)\n #define SR_V8_3(n,e,f)\t  SR_FEAT (n,e,f,V8_3)\n #define SR_V8_4(n,e,f)\t  SR_FEAT (n,e,f,V8_4)\n-#define SR_V8_4(n,e,f)\t  SR_FEAT (n,e,f,V8_4)\n+#define SR_V8_6(n,e,f)\t  SR_FEAT (n,e,f,V8_6)\n+#define SR_V8_7(n,e,f)\t  SR_FEAT (n,e,f,V8_7)\n+/* Has no separate libopcodes feature flag, but separated out for clarity.  */\n+#define SR_GIC(n,e,f)\t  SR_CORE (n,e,f)\n+/* Has no separate libopcodes feature flag, but separated out for clarity.  */\n+#define SR_AMU(n,e,f)\t  SR_FEAT (n,e,f,V8_4)\n #define SR_LOR(n,e,f)\t  SR_FEAT (n,e,f,LOR)\n #define SR_PAN(n,e,f)\t  SR_FEAT (n,e,f,PAN)\n #define SR_RAS(n,e,f)\t  SR_FEAT (n,e,f,RAS)\n@@ -4064,6 +4069,7 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"aidr_el1\",\t\tCPENC (3,1,C0,C0,7),\tF_REG_READ),\n   SR_CORE (\"dczid_el0\",\t\tCPENC (3,3,C0,C0,7),\tF_REG_READ),\n   SR_CORE (\"id_dfr0_el1\",\tCPENC (3,0,C0,C1,2),\tF_REG_READ),\n+  SR_CORE (\"id_dfr1_el1\",\tCPENC (3,0,C0,C3,5),\tF_REG_READ),\n   SR_CORE (\"id_pfr0_el1\",\tCPENC (3,0,C0,C1,0),\tF_REG_READ),\n   SR_CORE (\"id_pfr1_el1\",\tCPENC (3,0,C0,C1,1),\tF_REG_READ),\n   SR_ID_PFR2 (\"id_pfr2_el1\",\tCPENC (3,0,C0,C3,4),\tF_REG_READ),\n@@ -4073,16 +4079,19 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"id_mmfr2_el1\",\tCPENC (3,0,C0,C1,6),\tF_REG_READ),\n   SR_CORE (\"id_mmfr3_el1\",\tCPENC (3,0,C0,C1,7),\tF_REG_READ),\n   SR_CORE (\"id_mmfr4_el1\",\tCPENC (3,0,C0,C2,6),\tF_REG_READ),\n+  SR_CORE (\"id_mmfr5_el1\",\tCPENC (3,0,C0,C3,6),\tF_REG_READ),\n   SR_CORE (\"id_isar0_el1\",\tCPENC (3,0,C0,C2,0),\tF_REG_READ),\n   SR_CORE (\"id_isar1_el1\",\tCPENC (3,0,C0,C2,1),\tF_REG_READ),\n   SR_CORE (\"id_isar2_el1\",\tCPENC (3,0,C0,C2,2),\tF_REG_READ),\n   SR_CORE (\"id_isar3_el1\",\tCPENC (3,0,C0,C2,3),\tF_REG_READ),\n   SR_CORE (\"id_isar4_el1\",\tCPENC (3,0,C0,C2,4),\tF_REG_READ),\n   SR_CORE (\"id_isar5_el1\",\tCPENC (3,0,C0,C2,5),\tF_REG_READ),\n+  SR_CORE (\"id_isar6_el1\",\tCPENC (3,0,C0,C2,7),\tF_REG_READ),\n   SR_CORE (\"mvfr0_el1\",\t\tCPENC (3,0,C0,C3,0),\tF_REG_READ),\n   SR_CORE (\"mvfr1_el1\",\t\tCPENC (3,0,C0,C3,1),\tF_REG_READ),\n   SR_CORE (\"mvfr2_el1\",\t\tCPENC (3,0,C0,C3,2),\tF_REG_READ),\n   SR_CORE (\"ccsidr_el1\",\tCPENC (3,1,C0,C0,0),\tF_REG_READ),\n+  SR_V8_3 (\"ccsidr2_el1\",       CPENC (3,1,C0,C0,2),    F_REG_READ),\n   SR_CORE (\"id_aa64pfr0_el1\",\tCPENC (3,0,C0,C4,0),\tF_REG_READ),\n   SR_CORE (\"id_aa64pfr1_el1\",\tCPENC (3,0,C0,C4,1),\tF_REG_READ),\n   SR_CORE (\"id_aa64dfr0_el1\",\tCPENC (3,0,C0,C5,0),\tF_REG_READ),\n@@ -4429,6 +4438,9 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"pmccfiltr_el0\",     CPENC (3,3,C14,C15,7),\t0),\n \n   SR_V8_4 (\"dit\",\t\tCPEN_ (3,C2,5),\t\t0),\n+  SR_V8_4 (\"trfcr_el1\",\t\tCPENC (3,0,C1,C2,1),\t0),\n+  SR_V8_4 (\"pmmir_el1\",\t\tCPENC (3,0,C9,C14,6),\tF_REG_READ),\n+  SR_V8_4 (\"trfcr_el2\",\t\tCPENC (3,4,C1,C2,1),\t0),\n   SR_V8_4 (\"vstcr_el2\",\t\tCPENC (3,4,C2,C6,2),\t0),\n   SR_V8_4_A (\"vsttbr_el2\",\tCPENC (3,4,C2,C6,0),\t0),\n   SR_V8_4 (\"cnthvs_tval_el2\",\tCPENC (3,4,C14,C4,0),\t0),\n@@ -4439,6 +4451,7 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_V8_4 (\"cnthps_ctl_el2\",\tCPENC (3,4,C14,C5,1),\t0),\n   SR_V8_4 (\"sder32_el2\",\tCPENC (3,4,C1,C3,1),\t0),\n   SR_V8_4 (\"vncr_el2\",\t\tCPENC (3,4,C2,C2,0),\t0),\n+  SR_V8_4 (\"trfcr_el12\",\tCPENC (3,5,C1,C2,1),\t0),\n \n   SR_CORE (\"mpam0_el1\",\t\tCPENC (3,0,C10,C5,1),\t0),\n   SR_CORE (\"mpam1_el1\",\t\tCPENC (3,0,C10,C5,0),\t0),\n@@ -4715,6 +4728,7 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"csrptr_el2\",    CPENC (2,4,C8,C0,1),  0),\n   SR_CORE (\"csrptridx_el2\", CPENC (2,4,C8,C0,3),  F_REG_READ),\n \n+  SR_LOR (\"lorid_el1\",      CPENC (3,0,C10,C4,7),  F_REG_READ),\n   SR_LOR (\"lorc_el1\",       CPENC (3,0,C10,C4,3),  0),\n   SR_LOR (\"lorea_el1\",      CPENC (3,0,C10,C4,1),  0),\n   SR_LOR (\"lorn_el1\",       CPENC (3,0,C10,C4,2),  0),\n@@ -4850,6 +4864,157 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_SME (\"tpidr2_el0\",       CPENC (3,3,C13,C0,5), 0),\n   SR_SME (\"mpamsm_el1\",       CPENC (3,0,C10,C5,3), 0),\n \n+  SR_AMU (\"amcr_el0\",           CPENC (3,3,C13,C2,0),   0),\n+  SR_AMU (\"amcfgr_el0\",         CPENC (3,3,C13,C2,1),   F_REG_READ),\n+  SR_AMU (\"amcgcr_el0\",         CPENC (3,3,C13,C2,2),   F_REG_READ),\n+  SR_AMU (\"amuserenr_el0\",      CPENC (3,3,C13,C2,3),   0),\n+  SR_AMU (\"amcntenclr0_el0\",    CPENC (3,3,C13,C2,4),   0),\n+  SR_AMU (\"amcntenset0_el0\",    CPENC (3,3,C13,C2,5),   0),\n+  SR_AMU (\"amcntenclr1_el0\",    CPENC (3,3,C13,C3,0),   0),\n+  SR_AMU (\"amcntenset1_el0\",    CPENC (3,3,C13,C3,1),   0),\n+  SR_AMU (\"amevcntr00_el0\",     CPENC (3,3,C13,C4,0),   0),\n+  SR_AMU (\"amevcntr01_el0\",     CPENC (3,3,C13,C4,1),   0),\n+  SR_AMU (\"amevcntr02_el0\",     CPENC (3,3,C13,C4,2),   0),\n+  SR_AMU (\"amevcntr03_el0\",     CPENC (3,3,C13,C4,3),   0),\n+  SR_AMU (\"amevtyper00_el0\",    CPENC (3,3,C13,C6,0),   F_REG_READ),\n+  SR_AMU (\"amevtyper01_el0\",    CPENC (3,3,C13,C6,1),   F_REG_READ),\n+  SR_AMU (\"amevtyper02_el0\",    CPENC (3,3,C13,C6,2),   F_REG_READ),\n+  SR_AMU (\"amevtyper03_el0\",    CPENC (3,3,C13,C6,3),   F_REG_READ),\n+  SR_AMU (\"amevcntr10_el0\",     CPENC (3,3,C13,C12,0),  0),\n+  SR_AMU (\"amevcntr11_el0\",     CPENC (3,3,C13,C12,1),  0),\n+  SR_AMU (\"amevcntr12_el0\",     CPENC (3,3,C13,C12,2),  0),\n+  SR_AMU (\"amevcntr13_el0\",     CPENC (3,3,C13,C12,3),  0),\n+  SR_AMU (\"amevcntr14_el0\",     CPENC (3,3,C13,C12,4),  0),\n+  SR_AMU (\"amevcntr15_el0\",     CPENC (3,3,C13,C12,5),  0),\n+  SR_AMU (\"amevcntr16_el0\",     CPENC (3,3,C13,C12,6),  0),\n+  SR_AMU (\"amevcntr17_el0\",     CPENC (3,3,C13,C12,7),  0),\n+  SR_AMU (\"amevcntr18_el0\",     CPENC (3,3,C13,C13,0),  0),\n+  SR_AMU (\"amevcntr19_el0\",     CPENC (3,3,C13,C13,1),  0),\n+  SR_AMU (\"amevcntr110_el0\",    CPENC (3,3,C13,C13,2),  0),\n+  SR_AMU (\"amevcntr111_el0\",    CPENC (3,3,C13,C13,3),  0),\n+  SR_AMU (\"amevcntr112_el0\",    CPENC (3,3,C13,C13,4),  0),\n+  SR_AMU (\"amevcntr113_el0\",    CPENC (3,3,C13,C13,5),  0),\n+  SR_AMU (\"amevcntr114_el0\",    CPENC (3,3,C13,C13,6),  0),\n+  SR_AMU (\"amevcntr115_el0\",    CPENC (3,3,C13,C13,7),  0),\n+  SR_AMU (\"amevtyper10_el0\",    CPENC (3,3,C13,C14,0),  0),\n+  SR_AMU (\"amevtyper11_el0\",    CPENC (3,3,C13,C14,1),  0),\n+  SR_AMU (\"amevtyper12_el0\",    CPENC (3,3,C13,C14,2),  0),\n+  SR_AMU (\"amevtyper13_el0\",    CPENC (3,3,C13,C14,3),  0),\n+  SR_AMU (\"amevtyper14_el0\",    CPENC (3,3,C13,C14,4),  0),\n+  SR_AMU (\"amevtyper15_el0\",    CPENC (3,3,C13,C14,5),  0),\n+  SR_AMU (\"amevtyper16_el0\",    CPENC (3,3,C13,C14,6),  0),\n+  SR_AMU (\"amevtyper17_el0\",    CPENC (3,3,C13,C14,7),  0),\n+  SR_AMU (\"amevtyper18_el0\",    CPENC (3,3,C13,C15,0),  0),\n+  SR_AMU (\"amevtyper19_el0\",    CPENC (3,3,C13,C15,1),  0),\n+  SR_AMU (\"amevtyper110_el0\",   CPENC (3,3,C13,C15,2),  0),\n+  SR_AMU (\"amevtyper111_el0\",   CPENC (3,3,C13,C15,3),  0),\n+  SR_AMU (\"amevtyper112_el0\",   CPENC (3,3,C13,C15,4),  0),\n+  SR_AMU (\"amevtyper113_el0\",   CPENC (3,3,C13,C15,5),  0),\n+  SR_AMU (\"amevtyper114_el0\",   CPENC (3,3,C13,C15,6),  0),\n+  SR_AMU (\"amevtyper115_el0\",   CPENC (3,3,C13,C15,7),  0),\n+\n+  SR_GIC (\"icc_pmr_el1\",        CPENC (3,0,C4,C6,0),    0),\n+  SR_GIC (\"icc_iar0_el1\",       CPENC (3,0,C12,C8,0),   F_REG_READ),\n+  SR_GIC (\"icc_eoir0_el1\",      CPENC (3,0,C12,C8,1),   F_REG_WRITE),\n+  SR_GIC (\"icc_hppir0_el1\",     CPENC (3,0,C12,C8,2),   F_REG_READ),\n+  SR_GIC (\"icc_bpr0_el1\",       CPENC (3,0,C12,C8,3),   0),\n+  SR_GIC (\"icc_ap0r0_el1\",      CPENC (3,0,C12,C8,4),   0),\n+  SR_GIC (\"icc_ap0r1_el1\",      CPENC (3,0,C12,C8,5),   0),\n+  SR_GIC (\"icc_ap0r2_el1\",      CPENC (3,0,C12,C8,6),   0),\n+  SR_GIC (\"icc_ap0r3_el1\",      CPENC (3,0,C12,C8,7),   0),\n+  SR_GIC (\"icc_ap1r0_el1\",      CPENC (3,0,C12,C9,0),   0),\n+  SR_GIC (\"icc_ap1r1_el1\",      CPENC (3,0,C12,C9,1),   0),\n+  SR_GIC (\"icc_ap1r2_el1\",      CPENC (3,0,C12,C9,2),   0),\n+  SR_GIC (\"icc_ap1r3_el1\",      CPENC (3,0,C12,C9,3),   0),\n+  SR_GIC (\"icc_dir_el1\",        CPENC (3,0,C12,C11,1),  F_REG_WRITE),\n+  SR_GIC (\"icc_rpr_el1\",        CPENC (3,0,C12,C11,3),  F_REG_READ),\n+  SR_GIC (\"icc_sgi1r_el1\",      CPENC (3,0,C12,C11,5),  F_REG_WRITE),\n+  SR_GIC (\"icc_asgi1r_el1\",     CPENC (3,0,C12,C11,6),  F_REG_WRITE),\n+  SR_GIC (\"icc_sgi0r_el1\",      CPENC (3,0,C12,C11,7),  F_REG_WRITE),\n+  SR_GIC (\"icc_iar1_el1\",       CPENC (3,0,C12,C12,0),  F_REG_READ),\n+  SR_GIC (\"icc_eoir1_el1\",      CPENC (3,0,C12,C12,1),  F_REG_WRITE),\n+  SR_GIC (\"icc_hppir1_el1\",     CPENC (3,0,C12,C12,2),  F_REG_READ),\n+  SR_GIC (\"icc_bpr1_el1\",       CPENC (3,0,C12,C12,3),  0),\n+  SR_GIC (\"icc_ctlr_el1\",       CPENC (3,0,C12,C12,4),  0),\n+  SR_GIC (\"icc_igrpen0_el1\",    CPENC (3,0,C12,C12,6),  0),\n+  SR_GIC (\"icc_igrpen1_el1\",    CPENC (3,0,C12,C12,7),  0),\n+  SR_GIC (\"ich_ap0r0_el2\",      CPENC (3,4,C12,C8,0),   0),\n+  SR_GIC (\"ich_ap0r1_el2\",      CPENC (3,4,C12,C8,1),   0),\n+  SR_GIC (\"ich_ap0r2_el2\",      CPENC (3,4,C12,C8,2),   0),\n+  SR_GIC (\"ich_ap0r3_el2\",      CPENC (3,4,C12,C8,3),   0),\n+  SR_GIC (\"ich_ap1r0_el2\",      CPENC (3,4,C12,C9,0),   0),\n+  SR_GIC (\"ich_ap1r1_el2\",      CPENC (3,4,C12,C9,1),   0),\n+  SR_GIC (\"ich_ap1r2_el2\",      CPENC (3,4,C12,C9,2),   0),\n+  SR_GIC (\"ich_ap1r3_el2\",      CPENC (3,4,C12,C9,3),   0),\n+  SR_GIC (\"ich_hcr_el2\",        CPENC (3,4,C12,C11,0),  0),\n+  SR_GIC (\"ich_misr_el2\",       CPENC (3,4,C12,C11,2),  F_REG_READ),\n+  SR_GIC (\"ich_eisr_el2\",       CPENC (3,4,C12,C11,3),  F_REG_READ),\n+  SR_GIC (\"ich_elrsr_el2\",      CPENC (3,4,C12,C11,5),  F_REG_READ),\n+  SR_GIC (\"ich_vmcr_el2\",       CPENC (3,4,C12,C11,7),  0),\n+  SR_GIC (\"ich_lr0_el2\",        CPENC (3,4,C12,C12,0),  0),\n+  SR_GIC (\"ich_lr1_el2\",        CPENC (3,4,C12,C12,1),  0),\n+  SR_GIC (\"ich_lr2_el2\",        CPENC (3,4,C12,C12,2),  0),\n+  SR_GIC (\"ich_lr3_el2\",        CPENC (3,4,C12,C12,3),  0),\n+  SR_GIC (\"ich_lr4_el2\",        CPENC (3,4,C12,C12,4),  0),\n+  SR_GIC (\"ich_lr5_el2\",        CPENC (3,4,C12,C12,5),  0),\n+  SR_GIC (\"ich_lr6_el2\",        CPENC (3,4,C12,C12,6),  0),\n+  SR_GIC (\"ich_lr7_el2\",        CPENC (3,4,C12,C12,7),  0),\n+  SR_GIC (\"ich_lr8_el2\",        CPENC (3,4,C12,C13,0),  0),\n+  SR_GIC (\"ich_lr9_el2\",        CPENC (3,4,C12,C13,1),  0),\n+  SR_GIC (\"ich_lr10_el2\",       CPENC (3,4,C12,C13,2),  0),\n+  SR_GIC (\"ich_lr11_el2\",       CPENC (3,4,C12,C13,3),  0),\n+  SR_GIC (\"ich_lr12_el2\",       CPENC (3,4,C12,C13,4),  0),\n+  SR_GIC (\"ich_lr13_el2\",       CPENC (3,4,C12,C13,5),  0),\n+  SR_GIC (\"ich_lr14_el2\",       CPENC (3,4,C12,C13,6),  0),\n+  SR_GIC (\"ich_lr15_el2\",       CPENC (3,4,C12,C13,7),  0),\n+  SR_GIC (\"icc_igrpen1_el3\",    CPENC (3,6,C12,C12,7),  0),\n+\n+  SR_V8_6 (\"amcg1idr_el0\",      CPENC (3,3,C13,C2,6),   F_REG_READ),\n+  SR_V8_6 (\"cntpctss_el0\",      CPENC (3,3,C14,C0,5),   F_REG_READ),\n+  SR_V8_6 (\"cntvctss_el0\",      CPENC (3,3,C14,C0,6),   F_REG_READ),\n+  SR_V8_6 (\"hfgrtr_el2\",        CPENC (3,4,C1,C1,4),    0),\n+  SR_V8_6 (\"hfgwtr_el2\",        CPENC (3,4,C1,C1,5),    0),\n+  SR_V8_6 (\"hfgitr_el2\",        CPENC (3,4,C1,C1,6),    0),\n+  SR_V8_6 (\"hdfgrtr_el2\",       CPENC (3,4,C3,C1,4),    0),\n+  SR_V8_6 (\"hdfgwtr_el2\",       CPENC (3,4,C3,C1,5),    0),\n+  SR_V8_6 (\"hafgrtr_el2\",       CPENC (3,4,C3,C1,6),    0),\n+  SR_V8_6 (\"amevcntvoff00_el2\", CPENC (3,4,C13,C8,0),   0),\n+  SR_V8_6 (\"amevcntvoff01_el2\", CPENC (3,4,C13,C8,1),   0),\n+  SR_V8_6 (\"amevcntvoff02_el2\", CPENC (3,4,C13,C8,2),   0),\n+  SR_V8_6 (\"amevcntvoff03_el2\", CPENC (3,4,C13,C8,3),   0),\n+  SR_V8_6 (\"amevcntvoff04_el2\", CPENC (3,4,C13,C8,4),   0),\n+  SR_V8_6 (\"amevcntvoff05_el2\", CPENC (3,4,C13,C8,5),   0),\n+  SR_V8_6 (\"amevcntvoff06_el2\", CPENC (3,4,C13,C8,6),   0),\n+  SR_V8_6 (\"amevcntvoff07_el2\", CPENC (3,4,C13,C8,7),   0),\n+  SR_V8_6 (\"amevcntvoff08_el2\", CPENC (3,4,C13,C9,0),   0),\n+  SR_V8_6 (\"amevcntvoff09_el2\", CPENC (3,4,C13,C9,1),   0),\n+  SR_V8_6 (\"amevcntvoff010_el2\", CPENC (3,4,C13,C9,2),  0),\n+  SR_V8_6 (\"amevcntvoff011_el2\", CPENC (3,4,C13,C9,3),  0),\n+  SR_V8_6 (\"amevcntvoff012_el2\", CPENC (3,4,C13,C9,4),  0),\n+  SR_V8_6 (\"amevcntvoff013_el2\", CPENC (3,4,C13,C9,5),  0),\n+  SR_V8_6 (\"amevcntvoff014_el2\", CPENC (3,4,C13,C9,6),  0),\n+  SR_V8_6 (\"amevcntvoff015_el2\", CPENC (3,4,C13,C9,7),  0),\n+  SR_V8_6 (\"amevcntvoff10_el2\", CPENC (3,4,C13,C10,0),  0),\n+  SR_V8_6 (\"amevcntvoff11_el2\", CPENC (3,4,C13,C10,1),  0),\n+  SR_V8_6 (\"amevcntvoff12_el2\", CPENC (3,4,C13,C10,2),  0),\n+  SR_V8_6 (\"amevcntvoff13_el2\", CPENC (3,4,C13,C10,3),  0),\n+  SR_V8_6 (\"amevcntvoff14_el2\", CPENC (3,4,C13,C10,4),  0),\n+  SR_V8_6 (\"amevcntvoff15_el2\", CPENC (3,4,C13,C10,5),  0),\n+  SR_V8_6 (\"amevcntvoff16_el2\", CPENC (3,4,C13,C10,6),  0),\n+  SR_V8_6 (\"amevcntvoff17_el2\", CPENC (3,4,C13,C10,7),  0),\n+  SR_V8_6 (\"amevcntvoff18_el2\", CPENC (3,4,C13,C11,0),  0),\n+  SR_V8_6 (\"amevcntvoff19_el2\", CPENC (3,4,C13,C11,1),  0),\n+  SR_V8_6 (\"amevcntvoff110_el2\", CPENC (3,4,C13,C11,2), 0),\n+  SR_V8_6 (\"amevcntvoff111_el2\", CPENC (3,4,C13,C11,3), 0),\n+  SR_V8_6 (\"amevcntvoff112_el2\", CPENC (3,4,C13,C11,4), 0),\n+  SR_V8_6 (\"amevcntvoff113_el2\", CPENC (3,4,C13,C11,5), 0),\n+  SR_V8_6 (\"amevcntvoff114_el2\", CPENC (3,4,C13,C11,6), 0),\n+  SR_V8_6 (\"amevcntvoff115_el2\", CPENC (3,4,C13,C11,7), 0),\n+  SR_V8_6 (\"cntpoff_el2\",       CPENC (3,4,C14,C0,6),   0),\n+\n+  SR_V8_7 (\"pmsnevfr_el1\",      CPENC (3,0,C9,C9,1),    0),\n+  SR_V8_7 (\"hcrx_el2\",          CPENC (3,4,C1,C2,2),    0),\n+\n   { 0, CPENC (0,0,0,0,0), 0, 0 }\n };\n "
    }
  ]
}