read -sv run_verilog_mid/adder_32b_9_92_925fefc830cae2b762f2a0b90caffede.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_925fefc830cae2b762f2a0b90caffede_yosys.v
