/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = in_data[45] ? celloutsig_0_6z[2] : in_data[72];
  assign celloutsig_0_0z = !(in_data[64] ? in_data[71] : in_data[91]);
  assign celloutsig_0_13z = ~celloutsig_0_2z;
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[85]);
  assign celloutsig_0_51z = celloutsig_0_21z | celloutsig_0_22z;
  assign celloutsig_1_18z = celloutsig_1_14z | celloutsig_1_9z;
  assign celloutsig_0_21z = celloutsig_0_13z | celloutsig_0_8z;
  assign celloutsig_1_9z = ~(celloutsig_1_2z ^ celloutsig_1_0z[1]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z[4] ^ celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z ^ celloutsig_0_7z);
  assign celloutsig_0_43z = celloutsig_0_6z[20:9] + { in_data[53:44], celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_4z = in_data[73:62] + { in_data[18:11], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  reg [6:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 7'h00;
    else _14_ <= { in_data[36:34], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign { _01_[6], _00_[4], _01_[4:0] } = _14_;
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z } & { in_data[116:115], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_9z } / { 1'h1, celloutsig_1_0z[1], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_50z = { celloutsig_0_49z[6:4], celloutsig_0_9z } > celloutsig_0_43z[10:7];
  assign celloutsig_0_15z = ! { in_data[39:23], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_8z = in_data[167] & ~(celloutsig_1_0z[0]);
  assign celloutsig_0_49z = { celloutsig_0_11z[16:10], celloutsig_0_15z } % { 1'h1, celloutsig_0_4z[5:0], in_data[0] };
  assign celloutsig_0_6z = { in_data[31:18], celloutsig_0_0z, _01_[6], _00_[4], _01_[4:0] } % { 1'h1, in_data[36:35], celloutsig_0_4z, _01_[6], _00_[4], _01_[4:1], in_data[0] };
  assign celloutsig_0_31z = celloutsig_0_11z[14:3] != { celloutsig_0_11z[15:5], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[116:114] | in_data[145:143];
  assign celloutsig_1_1z = in_data[155:152] | { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } | { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_11z = & in_data[189:178];
  assign celloutsig_0_9z = & { _00_[4], celloutsig_0_7z, _01_[6], _01_[4:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[35:31], celloutsig_0_0z };
  assign celloutsig_0_17z = & in_data[34:18];
  assign celloutsig_1_2z = in_data[174] & celloutsig_1_0z[1];
  assign celloutsig_1_5z = celloutsig_1_1z[2] & celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_1z[2] & celloutsig_1_5z;
  assign celloutsig_0_22z = celloutsig_0_14z & celloutsig_0_1z;
  assign celloutsig_1_14z = ~^ { celloutsig_1_7z[6:2], celloutsig_1_0z };
  assign celloutsig_0_11z = in_data[58:41] >> { in_data[8:1], celloutsig_0_8z, _01_[6], _00_[4], _01_[4:0], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~((in_data[6] & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_0_2z = ~((in_data[32] & celloutsig_0_1z) | in_data[73]);
  assign _00_[3:0] = { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_22z };
  assign _01_[5] = _00_[4];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
