// Seed: 746385319
module module_0;
  assign id_1 = id_1;
  always id_1 <= id_1;
  reg id_2;
  always
    if (id_2)
      @(posedge (1'b0))
        if (id_2) $display(id_1);
        else id_2 <= (1);
  wire id_3, id_4;
  logic [7:0][~  1 : 'b0] id_5 (
      id_1,
      1,
      id_2,
      1'b0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_4 = id_1;
  module_0 modCall_1 ();
  wire id_11;
endmodule
