/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [21:0] _01_;
  reg [6:0] _02_;
  reg [12:0] _03_;
  wire [25:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z ? in_data[0] : celloutsig_0_2z;
  assign celloutsig_0_7z = celloutsig_0_4z[0] ? celloutsig_0_0z : celloutsig_0_10z;
  assign celloutsig_0_11z = celloutsig_0_8z[1] ? celloutsig_0_1z[6] : in_data[83];
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_10z : in_data[19];
  assign celloutsig_0_28z = celloutsig_0_8z[7] ? _00_ : celloutsig_0_26z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 22'h000000;
    else _01_ <= { celloutsig_1_3z[16:7], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_1z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 13'h0000;
    else _03_ <= { in_data[36:25], celloutsig_0_12z };
  reg [25:0] _13_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 26'h0000000;
    else _13_ <= { _03_[3:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_26z };
  assign { _04_[25:21], _00_, _04_[19:0] } = _13_;
  assign celloutsig_0_47z = { celloutsig_0_39z[5:1], celloutsig_0_37z, celloutsig_0_45z, celloutsig_0_34z, celloutsig_0_9z } === { in_data[57:54], celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[156:151] === in_data[164:159];
  assign celloutsig_1_1z = in_data[113:97] === { in_data[178:168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[147:143], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } === { in_data[187:178], celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_0z === celloutsig_0_3z;
  assign celloutsig_0_21z = _03_[11:0] === { celloutsig_0_16z[25:23], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_16z[25:23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z } >= celloutsig_0_16z[24:19];
  assign celloutsig_1_4z = { in_data[165], celloutsig_1_0z, celloutsig_1_2z } >= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[14:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } >= in_data[118:99];
  assign celloutsig_1_10z = { _01_[18:11], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z } >= { _01_[17:10], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_3z[11:9], celloutsig_1_1z, celloutsig_1_5z } >= { in_data[174:172], celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_16z = in_data[166:162] >= in_data[155:151];
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } >= { celloutsig_0_1z[6:4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_45z = in_data[19:11] <= { in_data[41:40], celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_55z = { celloutsig_0_41z[6:1], celloutsig_0_10z } <= { celloutsig_0_41z[3:0], celloutsig_0_54z };
  assign celloutsig_1_7z = { in_data[184:182], celloutsig_1_5z, celloutsig_1_4z } <= celloutsig_1_3z[17:13];
  assign celloutsig_1_9z = { _01_[5:4], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } <= { in_data[132:131], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_12z = { in_data[121:111], celloutsig_1_6z, celloutsig_1_11z } <= { _01_[19:3], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[15:4] <= { in_data[69:68], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = ! in_data[83:63];
  assign celloutsig_0_37z = ! { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_32z };
  assign celloutsig_0_12z = ! celloutsig_0_8z;
  assign celloutsig_0_20z = ! celloutsig_0_16z[20:11];
  assign celloutsig_0_2z = ! celloutsig_0_1z[6:2];
  assign celloutsig_0_23z = ! { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_33z = { in_data[36:32], celloutsig_0_30z } % { 1'h1, celloutsig_0_1z[3:2], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[44:43], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[5:4] };
  assign celloutsig_0_41z = { in_data[19:15], celloutsig_0_13z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_35z };
  assign celloutsig_0_54z = celloutsig_0_8z[7:5] % { 1'h1, celloutsig_0_47z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_8z[7:4] % { 1'h1, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_16z[16], celloutsig_0_12z, celloutsig_0_2z } * celloutsig_0_16z[22:20];
  assign celloutsig_0_39z = celloutsig_0_14z ? _03_[9:2] : { _02_[5:1], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_30z };
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[121:103] : in_data[153:135];
  assign celloutsig_1_11z = celloutsig_1_9z ? { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, 1'h1 } : { celloutsig_1_3z[12:7], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_7z ? { in_data[49:42], celloutsig_0_10z, celloutsig_0_10z } : { in_data[66:58], 1'h0 };
  assign celloutsig_0_1z = in_data[89] ? in_data[57:51] : { in_data[71:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_10z ? { in_data[44:26], celloutsig_0_13z, celloutsig_0_13z, 1'h1, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z, 1'h1, celloutsig_0_13z } : { celloutsig_0_8z[7:0], celloutsig_0_0z, 1'h0, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_35z = _03_[5:1] !== { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_30z };
  assign celloutsig_0_38z = _04_[19:2] !== { _04_[15:9], celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[18:10], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } !== { in_data[71:59], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_11z } !== { _01_[18:11], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_26z = { _03_[9:8], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, _03_, celloutsig_0_6z, celloutsig_0_0z } !== { _03_[12:4], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_30z = { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_25z } !== { in_data[87:78], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_0_15z = | { celloutsig_0_8z[3], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_22z = | { celloutsig_0_16z[11], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_34z = _04_[4] & celloutsig_0_10z;
  assign celloutsig_0_40z = celloutsig_0_2z & celloutsig_0_37z;
  assign celloutsig_1_6z = celloutsig_1_3z[11] & celloutsig_1_4z;
  assign celloutsig_1_18z = in_data[159] & celloutsig_1_14z;
  assign celloutsig_0_29z = celloutsig_0_24z[2] & celloutsig_0_25z[0];
  assign _04_[20] = _00_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
