/*
 * LWIDIA_COPYRIGHT_BEGIN
 *
 * Copyright 2021 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * LWIDIA_COPYRIGHT_END
 */
#include "lwswitch/lr10/dev_ism.h"
    //--------------------------------------------------------------------------
    // 2021-07-23 13:35:43.047740
    // This table was auto generated by:/sw/dev/gpu_drv/chips_a/diag/mods/gpu/ism/parse_dev_ism.py
    // Source file:/sw/dev/gpu_drv/chips_a/drivers/common/inc/hwref/lwswitch/lr10/dev_ism.h
    // Do not modify contents
    //--------------------------------------------------------------------------
    //ISM Chains:22
    //Max ISMs in a single chain:    2
    //LW_ISM_MINI_1clk_no_ext_ro_dbg:0
    //LW_ISM_MINI_1clk_no_ext_ro:0
    //LW_ISM_MINI_1clk_dbg:0
    //LW_ISM_MINI_1clk:0
    //LW_ISM_MINI_2clk_no_ext_ro:0
    //LW_ISM_MINI_2clk_dbg_v3:0
    //LW_ISM_MINI_2clk_dbg_v2:0
    //LW_ISM_MINI_2clk_dbg:0
    //LW_ISM_MINI_2clk_v2:0
    //LW_ISM_MINI_2clk:0
    //LW_ISM_ROSC_bin_metal:0
    //LW_ISM_ROSC_bin_aging_v1:0
    //LW_ISM_ROSC_bin_aging:0
    //LW_ISM_ROSC_bin_v3:0
    //LW_ISM_ROSC_bin_v2:0
    //LW_ISM_ROSC_bin_v1:10
    //LW_ISM_ROSC_bin:0
    //LW_ISM_ROSC_comp_v1:0
    //LW_ISM_ROSC_comp:0
    //LW_ISM_VNSENSE_ddly:0
    //LW_ISM_TSOSC_a4:0
    //LW_ISM_TSOSC_a3:0
    //LW_ISM_TSOSC_a2:0
    //LW_ISM_TSOSC_a:0
    //LW_ISM_NMEAS_lite_v9:0
    //LW_ISM_NMEAS_lite_v8:0
    //LW_ISM_NMEAS_lite_v7:0
    //LW_ISM_NMEAS_lite_v6:0
    //LW_ISM_NMEAS_lite_v5:0
    //LW_ISM_NMEAS_lite_v4:0
    //LW_ISM_NMEAS_lite_v3:8
    //LW_ISM_NMEAS_lite_v2:0
    //LW_ISM_NMEAS_lite:0
    //LW_ISM_NMEAS_v4:0
    //LW_ISM_NMEAS_v3:0
    //LW_ISM_NMEAS_v2:0
    //LW_ISM_HOLD:0
    //LW_ISM_aging_v4:2
    //LW_ISM_aging_v3:0
    //LW_ISM_aging_v2:0
    //LW_ISM_aging_v1:0
    //LW_ISM_aging:4
    //LW_ISM_cpm_v5:0
    //LW_ISM_cpm_v4:0
    //LW_ISM_cpm_v3:0
    //LW_ISM_cpm_v2:0
    //LW_ISM_cpm_v1:0
    //LW_ISM_cpm:0
    //LW_ISM_imon:0
    //LW_ISM_NMEAS_v2:0
    //LW_ISM_NMEAS_v2:0
    //LW_ISM_NMEAS_v2:0
    //LW_ISM_ctrl_v4:0
    //LW_ISM_ctrl_v3:1
    //LW_ISM_ctrl_v2:0
    //LW_ISM_ctrl:0
    //--------------------------------------------------------------------------
    // LR10 ISM TABLE
    //--------------------------------------------------------------------------
vector<LwSwitchIsm::IsmChain> LR10SpeedoChains;
void InitializeLR10SpeedoChains()
{
    LR10SpeedoChains.clear();
    LR10SpeedoChains.reserve(22);
    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_WIDTH,  //Size=57(in bits)//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=3//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[0].ISMs.reserve(1);
        LR10SpeedoChains[0].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_0_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_0_SAA_P0_OTHER0_SAAP0QNP0_ISM_BIN1_C_SAAP0QNP0)); //$= 9

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_AGING_LR10_WIDTH,  //Size=84(in bits)//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=4//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[1].ISMs.reserve(1);
        LR10SpeedoChains[1].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging,                    Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_AGING_LR10_ISM_AGING_0_P0_0_SAA_P0_OTHER1_SAAP0LNK0_ISM_AGING_C_SAAP0LNK0_LWL0_LINKCLK_TX)); //$= 8

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=185(in bits)//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=4//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[2].ISMs.reserve(1);
        LR10SpeedoChains[2].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_P0_0_SAA_P0_OTHER1_SAAP0LNK0_ISM_OTHER_NMEAS_LITE_C_SAAP0LNK0_LWL0_LINKCLK_TX__)); //$= 8

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_WIDTH,  //Size=59(in bits)//$
        LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=4//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[3].ISMs.reserve(1);
        LR10SpeedoChains[3].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_0_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_0_SAA_P0_OTHER1_SAAP0LNK0_ISM_BIN0_C_SAAP0LNK0)); //$= 8

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_WIDTH,  //Size=57(in bits)//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=5//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[4].ISMs.reserve(1);
        LR10SpeedoChains[4].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_1_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_1_SAA_P0_OTHER0_SAAP0QNP0_ISM_BIN1_C_SAAP0QNP0)); //$= 7

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_AGING_LR10_WIDTH,  //Size=84(in bits)//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=6//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[5].ISMs.reserve(1);
        LR10SpeedoChains[5].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging,                    Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_AGING_LR10_ISM_AGING_0_P0_1_SAA_P0_OTHER1_SAAP0LNK0_ISM_AGING_C_SAAP0LNK0_LWL0_LINKCLK_TX)); //$= 6

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=185(in bits)//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=6//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[6].ISMs.reserve(1);
        LR10SpeedoChains[6].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_P0_1_SAA_P0_OTHER1_SAAP0LNK0_ISM_OTHER_NMEAS_LITE_C_SAAP0LNK0_LWL0_LINKCLK_TX__)); //$= 6

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_WIDTH,  //Size=59(in bits)//$
        LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=6//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[7].ISMs.reserve(1);
        LR10SpeedoChains[7].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_1_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_1_SAA_P0_OTHER1_SAAP0LNK0_ISM_BIN0_C_SAAP0LNK0)); //$= 6

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_WIDTH,  //Size=57(in bits)//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=9//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[8].ISMs.reserve(1);
        LR10SpeedoChains[8].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_2_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_2_SAA_P0_OTHER0_SAAP0QNP0_ISM_BIN1_C_SAAP0QNP0)); //$= 3

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_AGING_LR10_WIDTH,  //Size=84(in bits)//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=10//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[9].ISMs.reserve(1);
        LR10SpeedoChains[9].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging,                    Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_AGING_LR10_ISM_AGING_0_P0_2_SAA_P0_OTHER1_SAAP0LNK0_ISM_AGING_C_SAAP0LNK0_LWL0_LINKCLK_TX)); //$= 2

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=185(in bits)//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=10//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[10].ISMs.reserve(1);
        LR10SpeedoChains[10].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_P0_2_SAA_P0_OTHER1_SAAP0LNK0_ISM_OTHER_NMEAS_LITE_C_SAAP0LNK0_LWL0_LINKCLK_TX__)); //$= 2

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_WIDTH,  //Size=59(in bits)//$
        LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=10//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[11].ISMs.reserve(1);
        LR10SpeedoChains[11].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_2_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_2_SAA_P0_OTHER1_SAAP0LNK0_ISM_BIN0_C_SAAP0LNK0)); //$= 2

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_WIDTH,  //Size=57(in bits)//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=7//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[12].ISMs.reserve(1);
        LR10SpeedoChains[12].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_3_SAA_P0_OTHER0_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_3_SAA_P0_OTHER0_SAAP0QNP0_ISM_BIN1_C_SAAP0QNP0)); //$= 5

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_AGING_LR10_WIDTH,  //Size=84(in bits)//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=8//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[13].ISMs.reserve(1);
        LR10SpeedoChains[13].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging,                    Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_AGING_LR10_ISM_AGING_0_P0_3_SAA_P0_OTHER1_SAAP0LNK0_ISM_AGING_C_SAAP0LNK0_LWL0_LINKCLK_TX)); //$= 4

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=185(in bits)//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=8//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[14].ISMs.reserve(1);
        LR10SpeedoChains[14].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_P0_3_SAA_P0_OTHER1_SAAP0LNK0_ISM_OTHER_NMEAS_LITE_C_SAAP0LNK0_LWL0_LINKCLK_TX__)); //$= 4

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_WIDTH,  //Size=59(in bits)//$
        LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=8//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[15].ISMs.reserve(1);
        LR10SpeedoChains[15].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_P0_3_SAA_P0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_P0_3_SAA_P0_OTHER1_SAAP0LNK0_ISM_BIN0_C_SAAP0LNK0)); //$= 4

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_AGING_LR10_WIDTH,  //Size=93(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=1//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[16].ISMs.reserve(1);
        LR10SpeedoChains[16].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging_v4,                 Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_AGING_LR10_ISM_AGING_V4_0_S0_0_SAA_S0_OTHER0_SAAS0SEC_ISM_AGING1_C_SAAS0SEC_SYSTEM_CLK)); //$= 21

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_CTRLNEW_LR10_ID,  //InstrId=0xB3//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_CTRLNEW_LR10_WIDTH,  //Size=94(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_CTRLNEW_LR10_CHIPLET_SEL,  //Chiplet=1//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[17].ISMs.reserve(1);
        LR10SpeedoChains[17].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ctrl_v3,                  Ism::IsmFlags::PRIMARY, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_CTRLNEW_LR10_CTRL3_SAAS0NXT0_LW_ISM)); //$= 18

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=365(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=1//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[18].ISMs.reserve(2);
        LR10SpeedoChains[18].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_S0_0_SAA_S0_OTHER0_SAAS0NXT0_ISM_OTHER_NMEAS_LITE1_C_SAAS0NXT0_SWITCHCLK__)); //$= 18
        LR10SpeedoChains[18].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER0_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_1_S0_0_SAA_S0_OTHER0_SAAS0SEC_ISM_OTHER_NMEAS_LITE1_C_SAAS0SEC_SYSTEM_CLK__)); //$= 192

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_AGING_LR10_ID,  //InstrId=0xB4//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_AGING_LR10_WIDTH,  //Size=82(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_AGING_LR10_CHIPLET_SEL,  //Chiplet=2//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[19].ISMs.reserve(1);
        LR10SpeedoChains[19].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_aging_v4,                 Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_AGING_LR10_ISM_AGING_V4_0_S0_0_SAA_S0_OTHER1_SAAS0LNK4_ISM_AGING0_C_SAAS0LNK4_LWL32_LINKCLK_TX)); //$= 9

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_NMEAS_LITE_LR10_ID,  //InstrId=0xB2//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_NMEAS_LITE_LR10_WIDTH,  //Size=354(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_NMEAS_LITE_LR10_CHIPLET_SEL,  //Chiplet=2//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[20].ISMs.reserve(2);
        LR10SpeedoChains[20].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_0_S0_0_SAA_S0_OTHER1_SAAS0LNK4_ISM_OTHER_NMEAS_LITE0_C_SAAS0LNK4_LWL32_LINKCLK_TX__)); //$= 9
        LR10SpeedoChains[20].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_NMEAS_lite_v3,            Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_NMEAS_LITE_LR10_ISM_NMEAS_LITE_V3_1_S0_0_SAA_S0_OTHER1_SAAS0LNK5_ISM_OTHER_NMEAS_LITE0_C_SAAS0LNK5_LWL34_LINKCLK_TX__)); //$= 181

    LR10SpeedoChains.push_back(LwSwitchIsm::IsmChain(
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_ROSC_BIN_LR10_ID,  //InstrId=0xB9//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_ROSC_BIN_LR10_WIDTH,  //Size=102(in bits)//$
        LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_ROSC_BIN_LR10_CHIPLET_SEL,  //Chiplet=2//$
        ~0, //Sfe=undefined
        ~0, //VstCtrl=undefined
        ~0, //VstData=undefined
        Ism::NORMAL_CHAIN));  //Flags
        // ISMs in the chain (type, flags, startBit)
        LR10SpeedoChains[21].ISMs.reserve(2);
        LR10SpeedoChains[21].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_0_S0_0_SAA_S0_OTHER1_SAAS0LNK4_ISM_BIN_C_SAAS0LNK4)); //$= 9
        LR10SpeedoChains[21].ISMs.push_back(LwSwitchIsm::IsmRef(Ism::LW_ISM_ROSC_bin_v1,              Ism::IsmFlags::FLAGS_NONE, LW_ISM_CHAIN_S0_0_SAA_S0_OTHER1_ISM_ROSC_BIN_LR10_ISM_ROSC_BIN_V1_1_S0_0_SAA_S0_OTHER1_SAAS0LNK5_ISM_BIN_C_SAAS0LNK5)); //$= 55

}
