<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='829' type='void llvm::SIInstrInfo::legalizeGenericOperand(llvm::MachineBasicBlock &amp; InsertMBB, MachineBasicBlock::iterator I, const llvm::TargetRegisterClass * DstRC, llvm::MachineOperand &amp; Op, llvm::MachineRegisterInfo &amp; MRI, const llvm::DebugLoc &amp; DL) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3939' ll='3969' type='void llvm::SIInstrInfo::legalizeGenericOperand(llvm::MachineBasicBlock &amp; InsertMBB, MachineBasicBlock::iterator I, const llvm::TargetRegisterClass * DstRC, llvm::MachineOperand &amp; Op, llvm::MachineRegisterInfo &amp; MRI, const llvm::DebugLoc &amp; DL) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4220' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4244' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4262' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
