Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  8 15:55:56 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RiconoscitoreOnBoard_control_sets_placed.rpt
| Design       : RiconoscitoreOnBoard
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | acq/icu/FSM_onehot_current_state_reg_n_0_[1] | RST_IBUF                         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | acq/icu/FSM_onehot_current_state_reg_n_0_[4] | RST_IBUF                         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                              |                                  |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | acq/db1/deb.count[31]_i_2_n_0                | acq/db1/deb.count[19]_i_1_n_0    |                5 |             11 |         2.20 |
|  CLK_IBUF_BUFG | acq/db2/deb.count[31]_i_2__0_n_0             | acq/db2/deb.count[19]_i_1_n_0    |                4 |             11 |         2.75 |
| ~CLK_IBUF_BUFG | acq/icu/E[0]                                 | RST_IBUF                         |                3 |             13 |         4.33 |
|  CLK_IBUF_BUFG | acq/db1/deb.count[31]_i_2_n_0                | acq/db1/deb.count[31]_i_1_n_0    |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG | acq/db2/deb.count[31]_i_2__0_n_0             | acq/db2/deb.count[31]_i_1__0_n_0 |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG |                                              | RST_IBUF                         |                7 |             33 |         4.71 |
+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+


