

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 22 11:12:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_f_u
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2682369|  2682369|  2682369|  2682369|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  2682368|  2682368|       124|          -|          -|  21632|    no    |
        | + W_Row_Loop                     |      120|      120|        40|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    662|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        -|      -|     338|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     709|   1896|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_730_p2       |     +    |      0|  0|  13|           1|          11|
    |add_ln24_1_fu_802_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_855_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_749_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_776_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_786_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_12_fu_816_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_13_fu_829_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_839_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_15_fu_869_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_16_fu_882_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_17_fu_892_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_2_fu_381_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_465_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_512_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_530_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_644_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_7_fu_671_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_8_fu_698_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_9_fu_763_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_605_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_560_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_393_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_375_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_725_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_399_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_577_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_634_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_665_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_692_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_719_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_599_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_938_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_459_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_405_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_453_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_571_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_796_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_849_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_743_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_926_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_920_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_387_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_932_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_471_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_736_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_419_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_431_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_439_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_477_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_485_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_518_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_536_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_411_p3    |  select  |      0|  0|   5|           1|           1|
    |xor_ln35_fu_447_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 662|         337|         334|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  89|         18|    1|         18|
    |c_0_reg_229               |   9|          2|    5|         10|
    |ch_0_0_reg_285            |   9|          2|    2|          4|
    |ch_0_1_reg_307            |   9|          2|    2|          4|
    |ch_0_2_reg_330            |   9|          2|    2|          4|
    |conv_input_address0       |  21|          4|   12|         48|
    |f_0_reg_240               |   9|          2|    6|         12|
    |grp_fu_341_p0             |  27|          5|   32|        160|
    |grp_fu_341_p1             |  15|          3|   32|         96|
    |grp_fu_350_p0             |  21|          4|   32|        128|
    |indvar_flatten21_reg_195  |   9|          2|   15|         30|
    |indvar_flatten_reg_217    |   9|          2|   11|         22|
    |r_0_reg_206               |   9|          2|    5|         10|
    |w_sum_0_reg_262           |   9|          2|   32|         64|
    |w_sum_2_0_reg_274         |   9|          2|   32|         64|
    |w_sum_2_1_reg_296         |   9|          2|   32|         64|
    |w_sum_2_2_reg_318         |   9|          2|   32|         64|
    |wr_0_reg_251              |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 290|         60|  287|        806|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_1099       |   2|   0|    2|          0|
    |add_ln24_2_reg_1127       |   2|   0|    2|          0|
    |add_ln24_reg_1071         |   2|   0|    2|          0|
    |add_ln8_reg_965           |  15|   0|   15|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |c_0_reg_229               |   5|   0|    5|          0|
    |ch_0_0_reg_285            |   2|   0|    2|          0|
    |ch_0_1_reg_307            |   2|   0|    2|          0|
    |ch_0_2_reg_330            |   2|   0|    2|          0|
    |conv_out_addr_reg_1018    |  15|   0|   15|          0|
    |f_0_reg_240               |   6|   0|    6|          0|
    |f_reg_1058                |   6|   0|    6|          0|
    |icmp_ln11_reg_970         |   1|   0|    1|          0|
    |indvar_flatten21_reg_195  |  15|   0|   15|          0|
    |indvar_flatten_reg_217    |  11|   0|   11|          0|
    |r_0_reg_206               |   5|   0|    5|          0|
    |select_ln11_reg_1063      |  11|   0|   11|          0|
    |select_ln35_1_reg_975     |   5|   0|    5|          0|
    |select_ln35_4_reg_981     |   6|   0|    6|          0|
    |select_ln35_5_reg_986     |   5|   0|    5|          0|
    |sub_ln26_2_reg_1038       |  13|   0|   13|          0|
    |sub_ln26_3_reg_1043       |  13|   0|   13|          0|
    |sub_ln26_4_reg_1048       |  13|   0|   13|          0|
    |sub_ln26_reg_1031         |   5|   0|    5|          0|
    |w_sum_0_reg_262           |  32|   0|   32|          0|
    |w_sum_2_0_reg_274         |  32|   0|   32|          0|
    |w_sum_2_1_reg_296         |  32|   0|   32|          0|
    |w_sum_2_2_reg_318         |  32|   0|   32|          0|
    |wr_0_reg_251              |   2|   0|    2|          0|
    |wr_reg_1026               |   2|   0|    2|          0|
    |zext_ln26_reg_1006        |   6|   0|   64|         58|
    |zext_ln35_1_reg_991       |   5|   0|   12|          7|
    |zext_ln35_3_reg_996       |   5|   0|   12|          7|
    |zext_ln35_4_reg_1001      |   5|   0|   12|          7|
    |zext_ln35_5_reg_1011      |   6|   0|   10|          4|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 338|   0|  421|         83|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 16 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 3 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 22 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:11]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 26 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 27 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 28 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten21, -11136" [conv_1/conv_1.cpp:8]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten21, 1" [conv_1/conv_1.cpp:8]   --->   Operation 30 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %9, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 32 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 34 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv_1/conv_1.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 36 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 37 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 38 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 39 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 40 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 41 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 42 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 43 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 44 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:26]   --->   Operation 45 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 47 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 48 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 52 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %select_ln35, 2" [conv_1/conv_1.cpp:26]   --->   Operation 55 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %and_ln35, i5 %add_ln26_4, i5 %select_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 56 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %select_ln35, 3" [conv_1/conv_1.cpp:26]   --->   Operation 58 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %and_ln35, i5 %add_ln26_5, i5 %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 59 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 62 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_4 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 63 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %select_ln35_4 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %select_ln35_4 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 65 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_1, %zext_ln35_6" [conv_1/conv_1.cpp:35]   --->   Operation 66 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 67 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv_1/conv_1.cpp:35]   --->   Operation 68 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 69 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 70 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Col_Loop_end ]"   --->   Operation 71 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_2_2, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 72 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 73 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 75 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 77 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 79 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_8 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 80 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 81 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 82 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_9 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_2 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 87 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 88 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i12 %zext_ln35_1, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 89 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_6 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 91 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 92 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl2_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 93 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i12 %zext_ln35_3, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 94 'add' 'add_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 95 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 96 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 97 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl1_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 98 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i12 %zext_ln35_4, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 99 'add' 'add_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_8 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 100 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_8 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 101 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 102 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.67ns)   --->   "%sub_ln26_4 = sub i13 %p_shl_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 103 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 104 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:24]   --->   Operation 105 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 106 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 107 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 108 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_4" [conv_1/conv_1.cpp:14]   --->   Operation 108 'add' 'f' <Predicate = (icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [conv_1/conv_1.cpp:11]   --->   Operation 109 'add' 'add_ln11' <Predicate = (icmp_ln18 & !icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 110 'select' 'select_ln11' <Predicate = (icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_0, %W_Col_Loop_begin ], [ %w_sum_3, %4 ]" [conv_1/conv_1.cpp:26]   --->   Operation 111 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %4 ]" [conv_1/conv_1.cpp:24]   --->   Operation 112 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 113 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 115 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop, label %4" [conv_1/conv_1.cpp:24]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %ch_0_0 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln26_6, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i10 %zext_ln35_5, %tmp_15_cast" [conv_1/conv_1.cpp:26]   --->   Operation 121 'add' 'add_ln26_10' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %add_ln26_10 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 123 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.67ns)   --->   "%add_ln26_11 = add i13 %zext_ln26_5, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 124 'add' 'add_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %add_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 125 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 126 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 129 'specregionend' 'empty_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 130 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 131 'br' <Predicate = (icmp_ln24)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 132 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 132 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 133 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 133 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 134 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 134 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 135 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 135 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 138 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:24]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.76>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_2_0, %W_Col_Loop ], [ %w_sum_3_1, %6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 140 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop ], [ %add_ln24_1, %6 ]" [conv_1/conv_1.cpp:24]   --->   Operation 141 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 142 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 144 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop1, label %6" [conv_1/conv_1.cpp:24]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %ch_0_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 147 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln26_10, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 148 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 149 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i10 %zext_ln35_5, %tmp_17_cast" [conv_1/conv_1.cpp:26]   --->   Operation 150 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %add_ln26_13 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 151 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [288 x float]* @conv_1_weights_1, i64 0, i64 %zext_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 152 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.67ns)   --->   "%add_ln26_14 = add i13 %zext_ln26_9, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 153 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i13 %add_ln26_14 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 154 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 155 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 156 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 157 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 158 'specregionend' 'empty_6' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 159 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.76ns)   --->   "br label %7" [conv_1/conv_1.cpp:24]   --->   Operation 160 'br' <Predicate = (icmp_ln24_1)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 15.6>
ST_9 : Operation 161 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 161 'load' 'conv_1_weights_1_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_9 : Operation 162 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 163 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 34.9>
ST_10 : Operation 164 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 164 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 165 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 22.5>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 166 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 6.76>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_2_1, %W_Col_Loop1 ], [ %w_sum_3_2, %8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 169 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop1 ], [ %add_ln24_2, %8 ]" [conv_1/conv_1.cpp:24]   --->   Operation 170 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 171 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 172 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 173 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end, label %8" [conv_1/conv_1.cpp:24]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_2 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 176 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln26_14, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 177 'add' 'add_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_19_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 178 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.73ns)   --->   "%add_ln26_16 = add i10 %zext_ln35_5, %tmp_19_cast" [conv_1/conv_1.cpp:26]   --->   Operation 179 'add' 'add_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i10 %add_ln26_16 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [288 x float]* @conv_1_weights_2, i64 0, i64 %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 181 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.67ns)   --->   "%add_ln26_17 = add i13 %zext_ln26_13, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 182 'add' 'add_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i13 %add_ln26_17 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 183 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 184 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 185 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 186 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 186 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 187 'specregionend' 'empty_8' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 188 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 15.6>
ST_13 : Operation 189 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 189 'load' 'conv_1_weights_2_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 190 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 190 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 191 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 191 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 34.9>
ST_14 : Operation 192 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 192 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 193 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 22.5>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 195 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "br label %7" [conv_1/conv_1.cpp:24]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 25.8>
ST_16 : Operation 197 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 197 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_16 : Operation 198 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 198 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 4> <Delay = 33.5>
ST_17 : Operation 199 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 199 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 200 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 201 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 202 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 203 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 204 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 205 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 206 'fcmp' 'tmp_7' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_7" [conv_1/conv_1.cpp:34]   --->   Operation 207 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 208 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 210 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:14]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000]
br_ln8               (br               ) [ 011111111111111111]
indvar_flatten21     (phi              ) [ 001000000000000000]
r_0                  (phi              ) [ 001000000000000000]
indvar_flatten       (phi              ) [ 001111111111111100]
c_0                  (phi              ) [ 001000000000000000]
f_0                  (phi              ) [ 001000000000000000]
c                    (add              ) [ 000000000000000000]
add_ln26_2           (add              ) [ 000000000000000000]
icmp_ln8             (icmp             ) [ 001111111111111111]
add_ln8              (add              ) [ 011111111111111111]
br_ln8               (br               ) [ 000000000000000000]
r                    (add              ) [ 000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000]
empty_11             (speclooptripcount) [ 000000000000000000]
icmp_ln11            (icmp             ) [ 000111111111111100]
select_ln35          (select           ) [ 000000000000000000]
select_ln35_1        (select           ) [ 011111111111111111]
zext_ln35            (zext             ) [ 000000000000000000]
mul_ln35             (mul              ) [ 000000000000000000]
select_ln35_2        (select           ) [ 000000000000000000]
select_ln35_3        (select           ) [ 000000000000000000]
xor_ln35             (xor              ) [ 000000000000000000]
icmp_ln14            (icmp             ) [ 000000000000000000]
and_ln35             (and              ) [ 000000000000000000]
add_ln26_3           (add              ) [ 000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000]
or_ln35              (or               ) [ 000000000000000000]
select_ln35_4        (select           ) [ 000111111111111100]
select_ln35_5        (select           ) [ 011111111111111111]
zext_ln35_1          (zext             ) [ 000111111111111100]
zext_ln35_2          (zext             ) [ 000000000000000000]
add_ln35             (add              ) [ 000000000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000000000]
zext_ln26_1          (zext             ) [ 000000000000000000]
add_ln26_4           (add              ) [ 000000000000000000]
select_ln35_6        (select           ) [ 000000000000000000]
zext_ln35_3          (zext             ) [ 000111111111111100]
add_ln26_5           (add              ) [ 000000000000000000]
select_ln35_7        (select           ) [ 000000000000000000]
zext_ln35_4          (zext             ) [ 000111111111111100]
specloopname_ln15    (specloopname     ) [ 000000000000000000]
tmp_3                (specregionbegin  ) [ 000111111111111111]
zext_ln26            (zext             ) [ 000111111111111100]
zext_ln35_5          (zext             ) [ 000111111111111100]
zext_ln35_6          (zext             ) [ 000000000000000000]
add_ln35_1           (add              ) [ 000000000000000000]
zext_ln35_7          (zext             ) [ 000000000000000000]
conv_out_addr        (getelementptr    ) [ 000111111111111111]
br_ln18              (br               ) [ 001111111111111111]
ret_ln42             (ret              ) [ 000000000000000000]
wr_0                 (phi              ) [ 000100000000000000]
w_sum_0              (phi              ) [ 000111110000000011]
icmp_ln18            (icmp             ) [ 001111111111111111]
empty                (speclooptripcount) [ 000000000000000000]
wr                   (add              ) [ 001111111111111111]
br_ln18              (br               ) [ 000000000000000000]
zext_ln18            (zext             ) [ 000000000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000000000]
zext_ln26_2          (zext             ) [ 000000000000000000]
sub_ln26             (sub              ) [ 000011111111111100]
add_ln26             (add              ) [ 000000000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000000000]
zext_ln26_3          (zext             ) [ 000000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000000000000]
zext_ln26_4          (zext             ) [ 000000000000000000]
sub_ln26_1           (sub              ) [ 000000000000000000]
sext_ln26            (sext             ) [ 000000000000000000]
add_ln26_6           (add              ) [ 000000000000000000]
sext_ln26_1          (sext             ) [ 000000000000000000]
trunc_ln26           (trunc            ) [ 000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 000000000000000000]
sub_ln26_2           (sub              ) [ 000011110000000000]
add_ln26_7           (add              ) [ 000000000000000000]
sext_ln26_2          (sext             ) [ 000000000000000000]
trunc_ln26_1         (trunc            ) [ 000000000000000000]
p_shl1_cast          (bitconcatenate   ) [ 000000000000000000]
sub_ln26_3           (sub              ) [ 000011111111000000]
add_ln26_8           (add              ) [ 000000000000000000]
sext_ln26_3          (sext             ) [ 000000000000000000]
trunc_ln26_2         (trunc            ) [ 000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000000000]
sub_ln26_4           (sub              ) [ 000011111111111100]
tmp_4                (specregionbegin  ) [ 000011110000000000]
br_ln24              (br               ) [ 001111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 000000000000000010]
f                    (add              ) [ 011000000000000011]
add_ln11             (add              ) [ 000000000000000000]
select_ln11          (select           ) [ 011000000000000011]
w_sum_2_0            (phi              ) [ 000011111111000000]
ch_0_0               (phi              ) [ 000010000000000000]
icmp_ln24            (icmp             ) [ 001111111111111111]
empty_5              (speclooptripcount) [ 000000000000000000]
add_ln24             (add              ) [ 001111111111111111]
br_ln24              (br               ) [ 000000000000000000]
zext_ln26_5          (zext             ) [ 000000000000000000]
zext_ln26_6          (zext             ) [ 000000000000000000]
add_ln26_9           (add              ) [ 000000000000000000]
tmp_15_cast          (bitconcatenate   ) [ 000000000000000000]
add_ln26_10          (add              ) [ 000000000000000000]
zext_ln26_7          (zext             ) [ 000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000001000000000000]
add_ln26_11          (add              ) [ 000000000000000000]
zext_ln26_8          (zext             ) [ 000000000000000000]
conv_input_addr      (getelementptr    ) [ 000001000000000000]
empty_4              (specregionend    ) [ 000000000000000000]
tmp_5                (specregionbegin  ) [ 000000001111000000]
br_ln24              (br               ) [ 001111111111111111]
conv_1_weights_0_loa (load             ) [ 000000100000000000]
conv_input_load      (load             ) [ 000000100000000000]
tmp_s                (fmul             ) [ 000000010000000000]
specloopname_ln25    (specloopname     ) [ 000000000000000000]
w_sum_3              (fadd             ) [ 001111111111111111]
br_ln24              (br               ) [ 001111111111111111]
w_sum_2_1            (phi              ) [ 000000001111111100]
ch_0_1               (phi              ) [ 000000001000000000]
icmp_ln24_1          (icmp             ) [ 001111111111111111]
empty_7              (speclooptripcount) [ 000000000000000000]
add_ln24_1           (add              ) [ 001111111111111111]
br_ln24              (br               ) [ 000000000000000000]
zext_ln26_9          (zext             ) [ 000000000000000000]
zext_ln26_10         (zext             ) [ 000000000000000000]
add_ln26_12          (add              ) [ 000000000000000000]
tmp_17_cast          (bitconcatenate   ) [ 000000000000000000]
add_ln26_13          (add              ) [ 000000000000000000]
zext_ln26_11         (zext             ) [ 000000000000000000]
conv_1_weights_1_add (getelementptr    ) [ 000000000100000000]
add_ln26_14          (add              ) [ 000000000000000000]
zext_ln26_12         (zext             ) [ 000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 000000000100000000]
empty_6              (specregionend    ) [ 000000000000000000]
tmp_6                (specregionbegin  ) [ 000000000000111100]
br_ln24              (br               ) [ 001111111111111111]
conv_1_weights_1_loa (load             ) [ 000000000010000000]
conv_input_load_1    (load             ) [ 000000000010000000]
tmp_1_1              (fmul             ) [ 000000000001000000]
specloopname_ln25    (specloopname     ) [ 000000000000000000]
w_sum_3_1            (fadd             ) [ 001111111111111111]
br_ln24              (br               ) [ 001111111111111111]
w_sum_2_2            (phi              ) [ 001100000000111111]
ch_0_2               (phi              ) [ 000000000000100000]
icmp_ln24_2          (icmp             ) [ 001111111111111111]
empty_9              (speclooptripcount) [ 000000000000000000]
add_ln24_2           (add              ) [ 001111111111111111]
br_ln24              (br               ) [ 000000000000000000]
zext_ln26_13         (zext             ) [ 000000000000000000]
zext_ln26_14         (zext             ) [ 000000000000000000]
add_ln26_15          (add              ) [ 000000000000000000]
tmp_19_cast          (bitconcatenate   ) [ 000000000000000000]
add_ln26_16          (add              ) [ 000000000000000000]
zext_ln26_15         (zext             ) [ 000000000000000000]
conv_1_weights_2_add (getelementptr    ) [ 000000000000010000]
add_ln26_17          (add              ) [ 000000000000000000]
zext_ln26_16         (zext             ) [ 000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 000000000000010000]
empty_8              (specregionend    ) [ 000000000000000000]
br_ln18              (br               ) [ 001111111111111111]
conv_1_weights_2_loa (load             ) [ 000000000000001000]
conv_input_load_2    (load             ) [ 000000000000001000]
tmp_1_2              (fmul             ) [ 000000000000000100]
specloopname_ln25    (specloopname     ) [ 000000000000000000]
w_sum_3_2            (fadd             ) [ 001111111111111111]
br_ln24              (br               ) [ 001111111111111111]
conv_1_bias_load     (load             ) [ 000000000000000001]
w_sum                (fadd             ) [ 000000000000000000]
bitcast_ln34         (bitcast          ) [ 000000000000000000]
tmp                  (partselect       ) [ 000000000000000000]
trunc_ln34           (trunc            ) [ 000000000000000000]
icmp_ln34            (icmp             ) [ 000000000000000000]
icmp_ln34_1          (icmp             ) [ 000000000000000000]
or_ln34              (or               ) [ 000000000000000000]
tmp_7                (fcmp             ) [ 000000000000000000]
and_ln34             (and              ) [ 000000000000000000]
w_sum_1              (select           ) [ 000000000000000000]
store_ln35           (store            ) [ 000000000000000000]
empty_10             (specregionend    ) [ 000000000000000000]
br_ln14              (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="conv_out_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv_1_bias_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="1"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_1_weights_0_add_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv_input_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/4 conv_input_load_1/8 conv_input_load_2/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv_1_weights_1_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_add/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="conv_input_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_loa/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv_1_weights_2_add_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_add/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv_input_addr_2_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_loa/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln35_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="3"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/17 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten21_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="1"/>
<pin id="197" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten21_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="r_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_0_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_flatten_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="1"/>
<pin id="219" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="11" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="c_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="f_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="f_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="6" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="wr_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="wr_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="2" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="w_sum_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="w_sum_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="w_sum_2_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="w_sum_2_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="ch_0_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="1"/>
<pin id="287" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="ch_0_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="2" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="w_sum_2_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="w_sum_2_1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/8 "/>
</bind>
</comp>

<comp id="307" class="1005" name="ch_0_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="1"/>
<pin id="309" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="ch_0_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="2" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/8 "/>
</bind>
</comp>

<comp id="318" class="1005" name="w_sum_2_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="w_sum_2_2_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/12 "/>
</bind>
</comp>

<comp id="330" class="1005" name="ch_0_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="ch_0_2_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="2" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_1/10 w_sum_3_2/14 w_sum/16 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 tmp_1_1/9 tmp_1_2/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="c_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln26_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="0" index="1" bw="15" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln11_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="11" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln35_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln35_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln35_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln35_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln35_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln35_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln14_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln35_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln26_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln35_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln35_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln35_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln35_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln35_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln26_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln26_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln35_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln35_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln26_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln35_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln35_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln26_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln35_5_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln35_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln35_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="0"/>
<pin id="562" dir="0" index="1" bw="6" slack="0"/>
<pin id="563" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln35_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln18_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="wr_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln18_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln26_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sub_ln26_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln26_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln26_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="5" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln26_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln26_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="7" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln26_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln26_6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln26_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="0"/>
<pin id="651" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln26_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_shl2_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="13" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sub_ln26_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="0"/>
<pin id="667" dir="0" index="1" bw="12" slack="0"/>
<pin id="668" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln26_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln26_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln26_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="0"/>
<pin id="682" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_shl1_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="13" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sub_ln26_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln26_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln26_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln26_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_shl_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="0"/>
<pin id="713" dir="0" index="1" bw="11" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln26_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="0"/>
<pin id="721" dir="0" index="1" bw="12" slack="0"/>
<pin id="722" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="f_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="6" slack="1"/>
<pin id="728" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln11_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="1"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln11_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="0" index="2" bw="11" slack="0"/>
<pin id="740" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln24_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="0" index="1" bw="2" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln24_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln26_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln26_6_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln26_9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="1"/>
<pin id="766" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_15_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="10" slack="0"/>
<pin id="770" dir="0" index="1" bw="5" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln26_10_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="2"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln26_7_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln26_11_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="13" slack="1"/>
<pin id="789" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln26_8_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="13" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln24_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="2" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln24_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln26_9_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/8 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln26_10_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln26_12_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="2"/>
<pin id="819" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_17_cast_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln26_13_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="3"/>
<pin id="831" dir="0" index="1" bw="10" slack="0"/>
<pin id="832" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln26_11_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="10" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln26_14_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="0" index="1" bw="13" slack="2"/>
<pin id="842" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln26_12_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="13" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln24_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln24_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln26_13_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="0"/>
<pin id="863" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln26_14_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="0"/>
<pin id="867" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln26_15_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="0" index="1" bw="5" slack="3"/>
<pin id="872" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/12 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_19_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="0"/>
<pin id="876" dir="0" index="1" bw="5" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln26_16_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="4"/>
<pin id="884" dir="0" index="1" bw="10" slack="0"/>
<pin id="885" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_16/12 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln26_15_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="0"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln26_17_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="0" index="1" bw="13" slack="3"/>
<pin id="895" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_17/12 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln26_16_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="13" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/12 "/>
</bind>
</comp>

<comp id="902" class="1004" name="bitcast_ln34_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/17 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln34_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/17 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_ln34_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/17 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln34_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="23" slack="0"/>
<pin id="928" dir="0" index="1" bw="23" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln34_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/17 "/>
</bind>
</comp>

<comp id="938" class="1004" name="and_ln34_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/17 "/>
</bind>
</comp>

<comp id="944" class="1004" name="w_sum_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/17 "/>
</bind>
</comp>

<comp id="953" class="1007" name="grp_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="0" index="1" bw="10" slack="0"/>
<pin id="956" dir="0" index="2" bw="5" slack="0"/>
<pin id="957" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln8_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="15" slack="0"/>
<pin id="967" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="970" class="1005" name="icmp_ln11_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="975" class="1005" name="select_ln35_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="select_ln35_4_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="1"/>
<pin id="983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="986" class="1005" name="select_ln35_5_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="0"/>
<pin id="988" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln35_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="12" slack="1"/>
<pin id="993" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="zext_ln35_3_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="12" slack="1"/>
<pin id="998" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_3 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="zext_ln35_4_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="12" slack="1"/>
<pin id="1003" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_4 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="zext_ln26_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="zext_ln35_5_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="2"/>
<pin id="1013" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_5 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="conv_out_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="15" slack="3"/>
<pin id="1020" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="wr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="0"/>
<pin id="1028" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sub_ln26_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="5" slack="1"/>
<pin id="1033" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="sub_ln26_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="13" slack="1"/>
<pin id="1040" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="sub_ln26_3_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="13" slack="2"/>
<pin id="1045" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sub_ln26_4_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="13" slack="3"/>
<pin id="1050" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26_4 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="conv_1_bias_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="1"/>
<pin id="1055" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="f_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="1"/>
<pin id="1060" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1063" class="1005" name="select_ln11_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="add_ln24_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="2" slack="0"/>
<pin id="1073" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="conv_1_weights_0_add_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="1"/>
<pin id="1078" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="1081" class="1005" name="conv_input_addr_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="12" slack="1"/>
<pin id="1083" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="1086" class="1005" name="conv_1_weights_0_loa_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="1091" class="1005" name="w_sum_3_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln24_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="2" slack="0"/>
<pin id="1101" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="conv_1_weights_1_add_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="9" slack="1"/>
<pin id="1106" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_add "/>
</bind>
</comp>

<comp id="1109" class="1005" name="conv_input_addr_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="1"/>
<pin id="1111" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="conv_1_weights_1_loa_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_loa "/>
</bind>
</comp>

<comp id="1119" class="1005" name="w_sum_3_1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln24_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="2" slack="0"/>
<pin id="1129" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="conv_1_weights_2_add_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="1"/>
<pin id="1134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_add "/>
</bind>
</comp>

<comp id="1137" class="1005" name="conv_input_addr_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="conv_1_weights_2_loa_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_loa "/>
</bind>
</comp>

<comp id="1147" class="1005" name="w_sum_3_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="conv_1_bias_load_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="129" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="262" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="305"><net_src comp="274" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="328"><net_src comp="296" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="274" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="296" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="318" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="262" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="116" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="350" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="355"><net_src comp="136" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="142" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="162" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="183" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="363"><net_src comp="341" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="142" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="379"><net_src comp="233" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="233" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="199" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="199" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="210" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="221" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="233" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="405" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="399" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="210" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="405" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="375" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="405" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="381" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="405" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="244" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="411" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="459" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="405" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="244" pin="4"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="459" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="465" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="411" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="485" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="20" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="411" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="459" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="431" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="411" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="459" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="439" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="477" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="477" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="477" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="508" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="575"><net_src comp="255" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="255" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="255" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="74" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="255" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="62" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="583" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="583" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="76" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="20" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="605" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="618" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="80" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="62" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="649" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="640" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="671" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="80" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="676" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="640" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="698" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="80" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="62" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="703" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="86" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="217" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="86" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="289" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="66" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="289" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="70" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="289" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="289" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="76" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="20" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="768" pin="3"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="790"><net_src comp="755" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="800"><net_src comp="311" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="66" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="311" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="70" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="311" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="311" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="826"><net_src comp="76" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="20" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="821" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="829" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="843"><net_src comp="808" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="853"><net_src comp="334" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="66" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="334" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="70" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="334" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="334" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="76" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="20" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="874" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="882" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="896"><net_src comp="861" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="905"><net_src comp="341" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="92" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="94" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="96" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="919"><net_src comp="902" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="906" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="98" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="916" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="100" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="920" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="359" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="341" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="64" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="952"><net_src comp="944" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="958"><net_src comp="427" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="44" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="497" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="961"><net_src comp="953" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="968"><net_src comp="393" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="973"><net_src comp="405" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="978"><net_src comp="419" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="984"><net_src comp="477" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="989"><net_src comp="485" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="994"><net_src comp="493" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="999"><net_src comp="526" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1004"><net_src comp="544" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1009"><net_src comp="548" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="1014"><net_src comp="552" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1021"><net_src comp="102" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1029"><net_src comp="577" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1034"><net_src comp="599" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1041"><net_src comp="665" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1046"><net_src comp="692" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1051"><net_src comp="719" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1056"><net_src comp="109" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1061"><net_src comp="725" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1066"><net_src comp="736" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1074"><net_src comp="749" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1079"><net_src comp="122" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1084"><net_src comp="129" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1089"><net_src comp="136" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1094"><net_src comp="341" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1102"><net_src comp="802" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1107"><net_src comp="148" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1112"><net_src comp="155" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1117"><net_src comp="162" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1122"><net_src comp="341" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1130"><net_src comp="855" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1135"><net_src comp="169" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1140"><net_src comp="176" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1145"><net_src comp="183" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1150"><net_src comp="341" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1155"><net_src comp="116" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="341" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {17 }
 - Input state : 
	Port: conv_1 : conv_input | {4 5 8 9 12 13 }
	Port: conv_1 : conv_1_weights_0 | {4 5 }
	Port: conv_1 : conv_1_weights_1 | {8 9 }
	Port: conv_1 : conv_1_weights_2 | {12 13 }
	Port: conv_1 : conv_1_bias | {3 16 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln26_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		select_ln35_2 : 2
		select_ln35_3 : 2
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		zext_ln35_2 : 3
		add_ln35 : 4
		tmp_1 : 5
		zext_ln26_1 : 6
		add_ln26_4 : 3
		select_ln35_6 : 2
		zext_ln35_3 : 3
		add_ln26_5 : 3
		select_ln35_7 : 2
		zext_ln35_4 : 3
		zext_ln26 : 3
		zext_ln35_5 : 3
		zext_ln35_6 : 3
		add_ln35_1 : 7
		zext_ln35_7 : 8
		conv_out_addr : 9
	State 3
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln18 : 1
		tmp_8 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_9 : 3
		zext_ln26_3 : 4
		tmp_2 : 3
		zext_ln26_4 : 4
		sub_ln26_1 : 5
		sext_ln26 : 6
		add_ln26_6 : 7
		sext_ln26_1 : 8
		trunc_ln26 : 8
		p_shl2_cast : 9
		sub_ln26_2 : 10
		add_ln26_7 : 7
		sext_ln26_2 : 8
		trunc_ln26_1 : 8
		p_shl1_cast : 9
		sub_ln26_3 : 10
		add_ln26_8 : 7
		sext_ln26_3 : 8
		trunc_ln26_2 : 8
		p_shl_cast : 9
		sub_ln26_4 : 10
		conv_1_bias_load : 1
		select_ln11 : 1
	State 4
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_5 : 1
		zext_ln26_6 : 1
		add_ln26_9 : 2
		tmp_15_cast : 3
		add_ln26_10 : 4
		zext_ln26_7 : 5
		conv_1_weights_0_add : 6
		add_ln26_11 : 2
		zext_ln26_8 : 3
		conv_input_addr : 4
		conv_1_weights_0_loa : 7
		conv_input_load : 5
	State 5
		tmp_s : 1
	State 6
		w_sum_3 : 1
	State 7
	State 8
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_9 : 1
		zext_ln26_10 : 1
		add_ln26_12 : 2
		tmp_17_cast : 3
		add_ln26_13 : 4
		zext_ln26_11 : 5
		conv_1_weights_1_add : 6
		add_ln26_14 : 2
		zext_ln26_12 : 3
		conv_input_addr_1 : 4
		conv_1_weights_1_loa : 7
		conv_input_load_1 : 5
	State 9
		tmp_1_1 : 1
	State 10
		w_sum_3_1 : 1
	State 11
	State 12
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_13 : 1
		zext_ln26_14 : 1
		add_ln26_15 : 2
		tmp_19_cast : 3
		add_ln26_16 : 4
		zext_ln26_15 : 5
		conv_1_weights_2_add : 6
		add_ln26_17 : 2
		zext_ln26_16 : 3
		conv_input_addr_2 : 4
		conv_1_weights_2_loa : 7
		conv_input_load_2 : 5
	State 13
		tmp_1_2 : 1
	State 14
		w_sum_3_2 : 1
	State 15
	State 16
		w_sum : 1
	State 17
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_7 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_341      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_350      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_375       |    0    |    0    |    15   |
|          |   add_ln26_2_fu_381  |    0    |    0    |    15   |
|          |    add_ln8_fu_393    |    0    |    0    |    21   |
|          |       r_fu_399       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_465  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_512  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_530  |    0    |    0    |    15   |
|          |   add_ln35_1_fu_560  |    0    |    0    |    21   |
|          |       wr_fu_577      |    0    |    0    |    10   |
|          |    add_ln26_fu_605   |    0    |    0    |    15   |
|          |   add_ln26_6_fu_644  |    0    |    0    |    13   |
|          |   add_ln26_7_fu_671  |    0    |    0    |    13   |
|          |   add_ln26_8_fu_698  |    0    |    0    |    13   |
|    add   |       f_fu_725       |    0    |    0    |    15   |
|          |    add_ln11_fu_730   |    0    |    0    |    13   |
|          |    add_ln24_fu_749   |    0    |    0    |    10   |
|          |   add_ln26_9_fu_763  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_776  |    0    |    0    |    14   |
|          |  add_ln26_11_fu_786  |    0    |    0    |    17   |
|          |   add_ln24_1_fu_802  |    0    |    0    |    10   |
|          |  add_ln26_12_fu_816  |    0    |    0    |    15   |
|          |  add_ln26_13_fu_829  |    0    |    0    |    14   |
|          |  add_ln26_14_fu_839  |    0    |    0    |    17   |
|          |   add_ln24_2_fu_855  |    0    |    0    |    10   |
|          |  add_ln26_15_fu_869  |    0    |    0    |    15   |
|          |  add_ln26_16_fu_882  |    0    |    0    |    14   |
|          |  add_ln26_17_fu_892  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_7_fu_359     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_387   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_405   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_453   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_571   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_743   |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_796  |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_849  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_920   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_926  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_411  |    0    |    0    |    5    |
|          | select_ln35_1_fu_419 |    0    |    0    |    5    |
|          | select_ln35_2_fu_431 |    0    |    0    |    5    |
|          | select_ln35_3_fu_439 |    0    |    0    |    5    |
|  select  | select_ln35_4_fu_477 |    0    |    0    |    6    |
|          | select_ln35_5_fu_485 |    0    |    0    |    5    |
|          | select_ln35_6_fu_518 |    0    |    0    |    5    |
|          | select_ln35_7_fu_536 |    0    |    0    |    5    |
|          |  select_ln11_fu_736  |    0    |    0    |    11   |
|          |    w_sum_1_fu_944    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_599   |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_634  |    0    |    0    |    14   |
|    sub   |   sub_ln26_2_fu_665  |    0    |    0    |    17   |
|          |   sub_ln26_3_fu_692  |    0    |    0    |    17   |
|          |   sub_ln26_4_fu_719  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_459   |    0    |    0    |    2    |
|          |    and_ln34_fu_938   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln35_fu_471    |    0    |    0    |    2    |
|          |    or_ln34_fu_932    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_447   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_953      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_427   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_493  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_497  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_508  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_526  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_544  |    0    |    0    |    0    |
|          |   zext_ln26_fu_548   |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_552  |    0    |    0    |    0    |
|          |  zext_ln35_6_fu_556  |    0    |    0    |    0    |
|          |  zext_ln35_7_fu_566  |    0    |    0    |    0    |
|          |   zext_ln18_fu_583   |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_595  |    0    |    0    |    0    |
|   zext   |  zext_ln26_3_fu_618  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_630  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_755  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_759  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_781  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_791  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_808  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_812 |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_834 |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_844 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_861 |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_865 |    0    |    0    |    0    |
|          |  zext_ln26_15_fu_887 |    0    |    0    |    0    |
|          |  zext_ln26_16_fu_897 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_501     |    0    |    0    |    0    |
|          |     tmp_8_fu_587     |    0    |    0    |    0    |
|          |     tmp_9_fu_610     |    0    |    0    |    0    |
|          |     tmp_2_fu_622     |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_657  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_684  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_711  |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_768  |    0    |    0    |    0    |
|          |  tmp_17_cast_fu_821  |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_874  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln26_fu_640   |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_649  |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_676  |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_703  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_653  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_1_fu_680 |    0    |    0    |    0    |
|          |  trunc_ln26_2_fu_707 |    0    |    0    |    0    |
|          |   trunc_ln34_fu_916  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_906      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1606  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
|conv_1_weights_1|    1   |    0   |    0   |
|conv_1_weights_2|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln24_1_reg_1099     |    2   |
|     add_ln24_2_reg_1127     |    2   |
|      add_ln24_reg_1071      |    2   |
|       add_ln8_reg_965       |   15   |
|         c_0_reg_229         |    5   |
|        ch_0_0_reg_285       |    2   |
|        ch_0_1_reg_307       |    2   |
|        ch_0_2_reg_330       |    2   |
|  conv_1_bias_addr_reg_1053  |    5   |
|  conv_1_bias_load_reg_1152  |   32   |
|conv_1_weights_0_add_reg_1076|    9   |
|conv_1_weights_0_loa_reg_1086|   32   |
|conv_1_weights_1_add_reg_1104|    9   |
|conv_1_weights_1_loa_reg_1114|   32   |
|conv_1_weights_2_add_reg_1132|    9   |
|conv_1_weights_2_loa_reg_1142|   32   |
|  conv_input_addr_1_reg_1109 |   12   |
|  conv_input_addr_2_reg_1137 |   12   |
|   conv_input_addr_reg_1081  |   12   |
|    conv_out_addr_reg_1018   |   15   |
|         f_0_reg_240         |    6   |
|          f_reg_1058         |    6   |
|      icmp_ln11_reg_970      |    1   |
|   indvar_flatten21_reg_195  |   15   |
|    indvar_flatten_reg_217   |   11   |
|         r_0_reg_206         |    5   |
|           reg_365           |   32   |
|           reg_370           |   32   |
|     select_ln11_reg_1063    |   11   |
|    select_ln35_1_reg_975    |    5   |
|    select_ln35_4_reg_981    |    6   |
|    select_ln35_5_reg_986    |    5   |
|     sub_ln26_2_reg_1038     |   13   |
|     sub_ln26_3_reg_1043     |   13   |
|     sub_ln26_4_reg_1048     |   13   |
|      sub_ln26_reg_1031      |    5   |
|       w_sum_0_reg_262       |   32   |
|      w_sum_2_0_reg_274      |   32   |
|      w_sum_2_1_reg_296      |   32   |
|      w_sum_2_2_reg_318      |   32   |
|      w_sum_3_1_reg_1119     |   32   |
|      w_sum_3_2_reg_1147     |   32   |
|       w_sum_3_reg_1091      |   32   |
|         wr_0_reg_251        |    2   |
|         wr_reg_1026         |    2   |
|      zext_ln26_reg_1006     |   64   |
|     zext_ln35_1_reg_991     |   12   |
|     zext_ln35_3_reg_996     |   12   |
|     zext_ln35_4_reg_1001    |   12   |
|     zext_ln35_5_reg_1011    |   10   |
+-----------------------------+--------+
|            Total            |   760  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_116   |  p0  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_136   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_142   |  p0  |   6  |  12  |   72   ||    33   |
|    grp_access_fu_162   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_183   |  p0  |   2  |   9  |   18   ||    9    |
| indvar_flatten_reg_217 |  p0  |   2  |  11  |   22   ||    9    |
|     w_sum_0_reg_262    |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_341       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_341       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_fu_350       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_350       |  p1  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   734  ||  20.008 ||   171   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1606  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   171  |
|  Register |    -   |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   20   |  1131  |  1777  |
+-----------+--------+--------+--------+--------+--------+
