<?xml version="1.0"?>
<Checkpoint Version="21" Minor="0">
	<BUILD_NUMBER Name="4126759"/>
	<FULL_BUILD Name="SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024"/>
	<PRODUCT Name="Vivado v2023.2.2 (64-bit)"/>
	<Part Name="xc7z010clg400-1"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<BoardPart Name="allaboutfpga.com:edgez7_10:part0:1.0"/>
	<Top Name="relay_control"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="relay_control_stub.v" ModTime="1714651817"/>
	<File Type="VHDL_STUB" Name="relay_control_stub.vhdl" ModTime="1714651817"/>
	<File Type="PARAMXML" Name="relay_control_param.xml" ModTime="1714651817"/>
	<File Type="PARAMXML" Name="relay_control_param.xml" ModTime="1714651817"/>
	<File Type="EDIF" Name="relay_control.edf" ModTime="1714651817"/>
	<File Type="SHAPE" Name="relay_control.shape" ModTime="1714651817"/>
	<File Type="XN" Name="relay_control.xn" ModTime="1714651817"/>
	<File Type="INCR" Name="relay_control.incr" ModTime="1714651817"/>
	<File Type="RDA" Name="relay_control.rda" ModTime="1714651817"/>
	<File Type="JSON_RDA" Name="relay_control_rda.json" ModTime="1714651817"/>
	<File Type="WDF" Name="relay_control.wdf" ModTime="1714651817"/>
	<File Type="SYNTH" Name="relay_control.synth" ModTime="1714651817"/>
</Checkpoint>

