{"Source Block": ["oh/common/hdl/oh_iddr.v@30:40@HdlIdDef", "\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@32:44", "   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n"], ["oh/common/hdl/oh_iddr.v@29:39", "   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n"], ["oh/common/hdl/oh_iddr.v@40:52", "\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n"], ["oh/common/hdl/oh_iddr.v@36:48", "   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n"], ["oh/common/hdl/oh_iddr.v@27:37", "\n   //trick for string comparison?\n   localparam [152:1] DDR_CLK_EDGE_REG = DDR_CLK_EDGE;\n\n   reg [DW-1:0]     q1_pos;\n   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n"]], "Diff Content": {"Delete": [[35, "   reg [DW-1:0]     q2_neg;\n"]], "Add": [[35, "   output [DW-1:0]  q1;     // iddr rising edge sampled data\n"], [35, "   output [DW-1:0]  q2;     // iddr falling edge sampled data\n"], [35, "   reg [DW-1:0]     q1_sl;\n"], [35, "   reg [DW-1:0]     q2_sh;\n"], [35, "   reg [DW-1:0]     q2_sl;\n"]]}}