Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Nov 17 15:51 2024
time=         0 ************** Driver Is Initializing Input Signals *****************
time=         0 ************** Loading Arguments *****************
Simulation run with default random seed=12345
Simulation will timout after 50000000 cycles
Simulation will use test file /afs/ir.stanford.edu/class/ee271/project/vect/vec_271_01_sv_short.dat
Seed=      12345 
time=     15000 ************** Driver Is Initializing Test from File *****************
Setting screen params: w=800 h=600 msaa=16 RADIX = 10
time=     30000 ************** Initializing FB and ZB *****************
time=     30010 ************** Finished Init FB and ZB *****************
time=     45000 ************** Runnning Test *****************
time=     45000 ************** Driver Is Runnning Test -->/afs/ir.stanford.edu/class/ee271/project/vect/vec_271_01_sv_short.dat<-- *****************
time=     49000 	         0 samples processed,          0 of them hit
time= 104270000 	    100000 samples processed,      26659 of them hit
time= 208846000 	    200000 samples processed,      56010 of them hit
time= 235408000 ************** Driver Is Done *****************
time= 235423010 ************** Writing Final Image to File *****************
time= 235423030 ************** Finished Final Image to File *****************
time= 235423040 ********************FINISH***********************
Cycles:      235375 triangle:       10000 sampleTests:      225374 sampleHits:       62995 

JJ: triangle / cycle : 0.042485 
JJ: cycle / triangle : 23.537500 
$finish called from file "verif/testbench.sv", line 306.
$finish at simulation time            235423040
           V C S   S i m u l a t i o n   R e p o r t 
Time: 235423040 ns
CPU Time:      9.050 seconds;       Data structure size:   0.2Mb
Sun Nov 17 15:51:24 2024
