{
  "module_name": "be_cmds.h",
  "hash_id": "958beac87b0cf9a501f91bec070d8f41544b2b0c9ac82b8b905b723ca7d15393",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/emulex/benet/be_cmds.h",
  "human_readable_source": " \n \n\n \n\nstruct be_sge {\n\tu32 pa_lo;\n\tu32 pa_hi;\n\tu32 len;\n};\n\n#define MCC_WRB_EMBEDDED_MASK\t1 \t \n#define MCC_WRB_SGE_CNT_SHIFT\t3\t \n#define MCC_WRB_SGE_CNT_MASK\t0x1F\t \nstruct be_mcc_wrb {\n\tu32 embedded;\t\t \n\tu32 payload_length;\t \n\tu32 tag0;\t\t \n\tu32 tag1;\t\t \n\tu32 rsvd;\t\t \n\tunion {\n\t\tu8 embedded_payload[236];  \n\t\tstruct be_sge sgl[19];     \n\t} payload;\n};\n\n#define CQE_FLAGS_VALID_MASK\t\tBIT(31)\n#define CQE_FLAGS_ASYNC_MASK\t\tBIT(30)\n#define CQE_FLAGS_COMPLETED_MASK\tBIT(28)\n#define CQE_FLAGS_CONSUMED_MASK\t\tBIT(27)\n\n \nenum mcc_base_status {\n\tMCC_STATUS_SUCCESS = 0,\n\tMCC_STATUS_FAILED = 1,\n\tMCC_STATUS_ILLEGAL_REQUEST = 2,\n\tMCC_STATUS_ILLEGAL_FIELD = 3,\n\tMCC_STATUS_INSUFFICIENT_BUFFER = 4,\n\tMCC_STATUS_UNAUTHORIZED_REQUEST = 5,\n\tMCC_STATUS_NOT_SUPPORTED = 66,\n\tMCC_STATUS_FEATURE_NOT_SUPPORTED = 68,\n\tMCC_STATUS_INVALID_LENGTH = 116\n};\n\n \nenum mcc_addl_status {\n\tMCC_ADDL_STATUS_INSUFFICIENT_RESOURCES = 0x16,\n\tMCC_ADDL_STATUS_FLASH_IMAGE_CRC_MISMATCH = 0x4d,\n\tMCC_ADDL_STATUS_TOO_MANY_INTERFACES = 0x4a,\n\tMCC_ADDL_STATUS_INSUFFICIENT_VLANS = 0xab,\n\tMCC_ADDL_STATUS_INVALID_SIGNATURE = 0x56,\n\tMCC_ADDL_STATUS_MISSING_SIGNATURE = 0x57,\n\tMCC_ADDL_STATUS_INSUFFICIENT_PRIVILEGES = 0x60\n};\n\n#define CQE_BASE_STATUS_MASK\t\t0xFFFF\n#define CQE_BASE_STATUS_SHIFT\t\t0\t \n#define CQE_ADDL_STATUS_MASK\t\t0xFF\n#define CQE_ADDL_STATUS_SHIFT\t\t16\t \n\n#define base_status(status)\t\t\\\n\t\t((enum mcc_base_status)\t\\\n\t\t\t(status > 0 ? (status & CQE_BASE_STATUS_MASK) : 0))\n#define addl_status(status)\t\t\\\n\t\t((enum mcc_addl_status)\t\\\n\t\t\t(status > 0 ? (status >> CQE_ADDL_STATUS_SHIFT) & \\\n\t\t\t\t\tCQE_ADDL_STATUS_MASK : 0))\n\nstruct be_mcc_compl {\n\tu32 status;\t\t \n\tu32 tag0;\t\t \n\tu32 tag1;\t\t \n\tu32 flags;\t\t \n};\n\n \n#define ASYNC_EVENT_CODE_SHIFT\t\t8\t \n#define ASYNC_EVENT_CODE_MASK\t\t0xFF\n#define ASYNC_EVENT_TYPE_SHIFT\t\t16\n#define ASYNC_EVENT_TYPE_MASK\t\t0xFF\n#define ASYNC_EVENT_CODE_LINK_STATE\t0x1\n#define ASYNC_EVENT_CODE_GRP_5\t\t0x5\n#define ASYNC_EVENT_QOS_SPEED\t\t0x1\n#define ASYNC_EVENT_COS_PRIORITY\t0x2\n#define ASYNC_EVENT_PVID_STATE\t\t0x3\n#define ASYNC_EVENT_CODE_QNQ\t\t0x6\n#define ASYNC_DEBUG_EVENT_TYPE_QNQ\t1\n#define ASYNC_EVENT_CODE_SLIPORT\t0x11\n#define ASYNC_EVENT_PORT_MISCONFIG\t0x9\n#define ASYNC_EVENT_FW_CONTROL\t\t0x5\n\nenum {\n\tLINK_DOWN\t= 0x0,\n\tLINK_UP\t\t= 0x1\n};\n#define LINK_STATUS_MASK\t\t\t0x1\n#define LOGICAL_LINK_STATUS_MASK\t\t0x2\n\n \nstruct be_async_event_link_state {\n\tu8 physical_port;\n\tu8 port_link_status;\n\tu8 port_duplex;\n\tu8 port_speed;\n\tu8 port_fault;\n\tu8 rsvd0[7];\n\tu32 flags;\n} __packed;\n\n \nstruct be_async_event_grp5_qos_link_speed {\n\tu8 physical_port;\n\tu8 rsvd[5];\n\tu16 qos_link_speed;\n\tu32 event_tag;\n\tu32 flags;\n} __packed;\n\n \nstruct be_async_event_grp5_cos_priority {\n\tu8 physical_port;\n\tu8 available_priority_bmap;\n\tu8 reco_default_priority;\n\tu8 valid;\n\tu8 rsvd0;\n\tu8 event_tag;\n\tu32 flags;\n} __packed;\n\n \nstruct be_async_event_grp5_pvid_state {\n\tu8 enabled;\n\tu8 rsvd0;\n\tu16 tag;\n\tu32 event_tag;\n\tu32 rsvd1;\n\tu32 flags;\n} __packed;\n\n \nstruct be_async_event_qnq {\n\tu8 valid;\t \n\tu8 rsvd0;\n\tu16 vlan_tag;\n\tu32 event_tag;\n\tu8 rsvd1[4];\n\tu32 flags;\n} __packed;\n\nenum {\n\tBE_PHY_FUNCTIONAL\t= 0,\n\tBE_PHY_NOT_PRESENT\t= 1,\n\tBE_PHY_DIFF_MEDIA\t= 2,\n\tBE_PHY_INCOMPATIBLE\t= 3,\n\tBE_PHY_UNQUALIFIED\t= 4,\n\tBE_PHY_UNCERTIFIED\t= 5\n};\n\n#define PHY_STATE_MSG_SEVERITY\t\t0x6\n#define PHY_STATE_OPER\t\t\t0x1\n#define PHY_STATE_INFO_VALID\t\t0x80\n#define\tPHY_STATE_OPER_MSG_NONE\t\t0x2\n#define DEFAULT_MSG_SEVERITY\t\t0x1\n\n#define be_phy_state_unknown(phy_state) (phy_state > BE_PHY_UNCERTIFIED)\n#define be_phy_unqualified(phy_state)\t\t\t\t\\\n\t\t\t(phy_state == BE_PHY_UNQUALIFIED ||\t\\\n\t\t\t phy_state == BE_PHY_UNCERTIFIED)\n#define be_phy_misconfigured(phy_state)\t\t\t\t\\\n\t\t\t(phy_state == BE_PHY_INCOMPATIBLE ||\t\\\n\t\t\t phy_state == BE_PHY_UNQUALIFIED ||\t\\\n\t\t\t phy_state == BE_PHY_UNCERTIFIED)\n\nextern const  char * const be_misconfig_evt_port_state[];\n\n \nstruct be_async_event_misconfig_port {\n  \n\tu32 event_data_word1;\n  \n\tu32 event_data_word2;\n\tu32 rsvd0;\n\tu32 flags;\n} __packed;\n\n#define BMC_FILT_BROADCAST_ARP\t\t\t\tBIT(0)\n#define BMC_FILT_BROADCAST_DHCP_CLIENT\t\t\tBIT(1)\n#define BMC_FILT_BROADCAST_DHCP_SERVER\t\t\tBIT(2)\n#define BMC_FILT_BROADCAST_NET_BIOS\t\t\tBIT(3)\n#define BMC_FILT_BROADCAST\t\t\t\tBIT(7)\n#define BMC_FILT_MULTICAST_IPV6_NEIGH_ADVER\t\tBIT(8)\n#define BMC_FILT_MULTICAST_IPV6_RA\t\t\tBIT(9)\n#define BMC_FILT_MULTICAST_IPV6_RAS\t\t\tBIT(10)\n#define BMC_FILT_MULTICAST\t\t\t\tBIT(15)\nstruct be_async_fw_control {\n\tu32 event_data_word1;\n\tu32 event_data_word2;\n\tu32 evt_tag;\n\tu32 event_data_word4;\n} __packed;\n\nstruct be_mcc_mailbox {\n\tstruct be_mcc_wrb wrb;\n\tstruct be_mcc_compl compl;\n};\n\n#define CMD_SUBSYSTEM_COMMON\t0x1\n#define CMD_SUBSYSTEM_ETH \t0x3\n#define CMD_SUBSYSTEM_LOWLEVEL  0xb\n\n#define OPCODE_COMMON_NTWK_MAC_QUERY\t\t\t1\n#define OPCODE_COMMON_NTWK_MAC_SET\t\t\t2\n#define OPCODE_COMMON_NTWK_MULTICAST_SET\t\t3\n#define OPCODE_COMMON_NTWK_VLAN_CONFIG  \t\t4\n#define OPCODE_COMMON_NTWK_LINK_STATUS_QUERY\t\t5\n#define OPCODE_COMMON_READ_FLASHROM\t\t\t6\n#define OPCODE_COMMON_WRITE_FLASHROM\t\t\t7\n#define OPCODE_COMMON_CQ_CREATE\t\t\t\t12\n#define OPCODE_COMMON_EQ_CREATE\t\t\t\t13\n#define OPCODE_COMMON_MCC_CREATE\t\t\t21\n#define OPCODE_COMMON_SET_QOS\t\t\t\t28\n#define OPCODE_COMMON_MCC_CREATE_EXT\t\t\t90\n#define OPCODE_COMMON_SEEPROM_READ\t\t\t30\n#define OPCODE_COMMON_GET_CNTL_ATTRIBUTES               32\n#define OPCODE_COMMON_NTWK_RX_FILTER    \t\t34\n#define OPCODE_COMMON_GET_FW_VERSION\t\t\t35\n#define OPCODE_COMMON_SET_FLOW_CONTROL\t\t\t36\n#define OPCODE_COMMON_GET_FLOW_CONTROL\t\t\t37\n#define OPCODE_COMMON_SET_FRAME_SIZE\t\t\t39\n#define OPCODE_COMMON_MODIFY_EQ_DELAY\t\t\t41\n#define OPCODE_COMMON_FIRMWARE_CONFIG\t\t\t42\n#define OPCODE_COMMON_NTWK_INTERFACE_CREATE \t\t50\n#define OPCODE_COMMON_NTWK_INTERFACE_DESTROY \t\t51\n#define OPCODE_COMMON_MCC_DESTROY        \t\t53\n#define OPCODE_COMMON_CQ_DESTROY        \t\t54\n#define OPCODE_COMMON_EQ_DESTROY        \t\t55\n#define OPCODE_COMMON_QUERY_FIRMWARE_CONFIG\t\t58\n#define OPCODE_COMMON_NTWK_PMAC_ADD\t\t\t59\n#define OPCODE_COMMON_NTWK_PMAC_DEL\t\t\t60\n#define OPCODE_COMMON_FUNCTION_RESET\t\t\t61\n#define OPCODE_COMMON_MANAGE_FAT\t\t\t68\n#define OPCODE_COMMON_ENABLE_DISABLE_BEACON\t\t69\n#define OPCODE_COMMON_GET_BEACON_STATE\t\t\t70\n#define OPCODE_COMMON_READ_TRANSRECV_DATA\t\t73\n#define OPCODE_COMMON_GET_PORT_NAME\t\t\t77\n#define OPCODE_COMMON_SET_LOGICAL_LINK_CONFIG\t\t80\n#define OPCODE_COMMON_SET_INTERRUPT_ENABLE\t\t89\n#define OPCODE_COMMON_SET_FN_PRIVILEGES\t\t\t100\n#define OPCODE_COMMON_GET_PHY_DETAILS\t\t\t102\n#define OPCODE_COMMON_SET_DRIVER_FUNCTION_CAP\t\t103\n#define OPCODE_COMMON_GET_CNTL_ADDITIONAL_ATTRIBUTES\t121\n#define OPCODE_COMMON_GET_EXT_FAT_CAPABILITIES\t\t125\n#define OPCODE_COMMON_SET_EXT_FAT_CAPABILITIES\t\t126\n#define OPCODE_COMMON_GET_MAC_LIST\t\t\t147\n#define OPCODE_COMMON_SET_MAC_LIST\t\t\t148\n#define OPCODE_COMMON_GET_HSW_CONFIG\t\t\t152\n#define OPCODE_COMMON_GET_FUNC_CONFIG\t\t\t160\n#define OPCODE_COMMON_GET_PROFILE_CONFIG\t\t164\n#define OPCODE_COMMON_SET_PROFILE_CONFIG\t\t165\n#define OPCODE_COMMON_GET_ACTIVE_PROFILE\t\t167\n#define OPCODE_COMMON_SET_HSW_CONFIG\t\t\t153\n#define OPCODE_COMMON_GET_FN_PRIVILEGES\t\t\t170\n#define OPCODE_COMMON_READ_OBJECT\t\t\t171\n#define OPCODE_COMMON_WRITE_OBJECT\t\t\t172\n#define OPCODE_COMMON_DELETE_OBJECT\t\t\t174\n#define OPCODE_COMMON_SET_FEATURES\t\t\t191\n#define OPCODE_COMMON_MANAGE_IFACE_FILTERS\t\t193\n#define OPCODE_COMMON_GET_IFACE_LIST\t\t\t194\n#define OPCODE_COMMON_ENABLE_DISABLE_VF\t\t\t196\n\n#define OPCODE_ETH_RSS_CONFIG\t\t\t\t1\n#define OPCODE_ETH_ACPI_CONFIG\t\t\t\t2\n#define OPCODE_ETH_PROMISCUOUS\t\t\t\t3\n#define OPCODE_ETH_GET_STATISTICS\t\t\t4\n#define OPCODE_ETH_TX_CREATE\t\t\t\t7\n#define OPCODE_ETH_RX_CREATE            \t\t8\n#define OPCODE_ETH_TX_DESTROY           \t\t9\n#define OPCODE_ETH_RX_DESTROY           \t\t10\n#define OPCODE_ETH_ACPI_WOL_MAGIC_CONFIG\t\t12\n#define OPCODE_ETH_GET_PPORT_STATS\t\t\t18\n\n#define OPCODE_LOWLEVEL_HOST_DDR_DMA                    17\n#define OPCODE_LOWLEVEL_LOOPBACK_TEST                   18\n#define OPCODE_LOWLEVEL_SET_LOOPBACK_MODE\t\t19\n\nstruct be_cmd_req_hdr {\n\tu8 opcode;\t\t \n\tu8 subsystem;\t\t \n\tu8 port_number;\t\t \n\tu8 domain;\t\t \n\tu32 timeout;\t\t \n\tu32 request_length;\t \n\tu8 version;\t\t \n\tu8 rsvd[3];\t\t \n};\n\n#define RESP_HDR_INFO_OPCODE_SHIFT\t0\t \n#define RESP_HDR_INFO_SUBSYS_SHIFT\t8 \t \nstruct be_cmd_resp_hdr {\n\tu8 opcode;\t\t \n\tu8 subsystem;\t\t \n\tu8 rsvd[2];\t\t \n\tu8 base_status;\t\t \n\tu8 addl_status;\t\t \n\tu8 rsvd1[2];\t\t \n\tu32 response_length;\t \n\tu32 actual_resp_len;\t \n};\n\nstruct phys_addr {\n\tu32 lo;\n\tu32 hi;\n};\n\n \n\n \nstruct amap_eq_context {\n\tu8 cidx[13];\t\t \n\tu8 rsvd0[3];\t\t \n\tu8 epidx[13];\t\t \n\tu8 valid;\t\t \n\tu8 rsvd1;\t\t \n\tu8 size;\t\t \n\tu8 pidx[13];\t\t \n\tu8 rsvd2[3];\t\t \n\tu8 pd[10];\t\t \n\tu8 count[3];\t\t \n\tu8 solevent;\t\t \n\tu8 stalled;\t\t \n\tu8 armed;\t\t \n\tu8 rsvd3[4];\t\t \n\tu8 func[8];\t\t \n\tu8 rsvd4;\t\t \n\tu8 delaymult[10];\t \n\tu8 rsvd5[2];\t\t \n\tu8 phase[2];\t\t \n\tu8 nodelay;\t\t \n\tu8 rsvd6[4];\t\t \n\tu8 rsvd7[32];\t\t \n} __packed;\n\nstruct be_cmd_req_eq_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 num_pages;\t\t \n\tu16 rsvd0;\t\t \n\tu8 context[sizeof(struct amap_eq_context) / 8];\n\tstruct phys_addr pages[8];\n} __packed;\n\nstruct be_cmd_resp_eq_create {\n\tstruct be_cmd_resp_hdr resp_hdr;\n\tu16 eq_id;\t\t \n\tu16 msix_idx;\t\t \n} __packed;\n\n \nenum {\n\tMAC_ADDRESS_TYPE_STORAGE = 0x0,\n\tMAC_ADDRESS_TYPE_NETWORK = 0x1,\n\tMAC_ADDRESS_TYPE_PD = 0x2,\n\tMAC_ADDRESS_TYPE_MANAGEMENT = 0x3\n};\n\nstruct mac_addr {\n\tu16 size_of_struct;\n\tu8 addr[ETH_ALEN];\n} __packed;\n\nstruct be_cmd_req_mac_query {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 type;\n\tu8 permanent;\n\tu16 if_id;\n\tu32 pmac_id;\n} __packed;\n\nstruct be_cmd_resp_mac_query {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct mac_addr mac;\n};\n\n \nstruct be_cmd_req_pmac_add {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 if_id;\n\tu8 mac_address[ETH_ALEN];\n\tu8 rsvd0[2];\n} __packed;\n\nstruct be_cmd_resp_pmac_add {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 pmac_id;\n};\n\n \nstruct be_cmd_req_pmac_del {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 if_id;\n\tu32 pmac_id;\n};\n\n \n \nstruct amap_cq_context_be {\n\tu8 cidx[11];\t\t \n\tu8 rsvd0;\t\t \n\tu8 coalescwm[2];\t \n\tu8 nodelay;\t\t \n\tu8 epidx[11];\t\t \n\tu8 rsvd1;\t\t \n\tu8 count[2];\t\t \n\tu8 valid;\t\t \n\tu8 solevent;\t\t \n\tu8 eventable;\t\t \n\tu8 pidx[11];\t\t \n\tu8 rsvd2;\t\t \n\tu8 pd[10];\t\t \n\tu8 eqid[8];\t\t \n\tu8 stalled;\t\t \n\tu8 armed;\t\t \n\tu8 rsvd3[4];\t\t \n\tu8 func[8];\t\t \n\tu8 rsvd4[20];\t\t \n\tu8 rsvd5[32];\t\t \n} __packed;\n\nstruct amap_cq_context_v2 {\n\tu8 rsvd0[12];\t\t \n\tu8 coalescwm[2];\t \n\tu8 nodelay;\t\t \n\tu8 rsvd1[12];\t\t \n\tu8 count[2];\t\t \n\tu8 valid;\t\t \n\tu8 rsvd2;\t\t \n\tu8 eventable;\t\t \n\tu8 eqid[16];\t\t \n\tu8 rsvd3[15];\t\t \n\tu8 armed;\t\t \n\tu8 rsvd4[32];\t\t \n\tu8 rsvd5[32];\t\t \n} __packed;\n\nstruct be_cmd_req_cq_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 num_pages;\n\tu8 page_size;\n\tu8 rsvd0;\n\tu8 context[sizeof(struct amap_cq_context_be) / 8];\n\tstruct phys_addr pages[8];\n} __packed;\n\n\nstruct be_cmd_resp_cq_create {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 cq_id;\n\tu16 rsvd0;\n} __packed;\n\nstruct be_cmd_req_get_fat {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 fat_operation;\n\tu32 read_log_offset;\n\tu32 read_log_length;\n\tu32 data_buffer_size;\n\tu32 data_buffer[1];\n} __packed;\n\nstruct be_cmd_resp_get_fat {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 log_size;\n\tu32 read_log_length;\n\tu32 rsvd[2];\n\tu32 data_buffer[1];\n} __packed;\n\n\n \n \nstruct amap_mcc_context_be {\n\tu8 con_index[14];\n\tu8 rsvd0[2];\n\tu8 ring_size[4];\n\tu8 fetch_wrb;\n\tu8 fetch_r2t;\n\tu8 cq_id[10];\n\tu8 prod_index[14];\n\tu8 fid[8];\n\tu8 pdid[9];\n\tu8 valid;\n\tu8 rsvd1[32];\n\tu8 rsvd2[32];\n} __packed;\n\nstruct amap_mcc_context_v1 {\n\tu8 async_cq_id[16];\n\tu8 ring_size[4];\n\tu8 rsvd0[12];\n\tu8 rsvd1[31];\n\tu8 valid;\n\tu8 async_cq_valid[1];\n\tu8 rsvd2[31];\n\tu8 rsvd3[32];\n} __packed;\n\nstruct be_cmd_req_mcc_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 num_pages;\n\tu16 cq_id;\n\tu8 context[sizeof(struct amap_mcc_context_be) / 8];\n\tstruct phys_addr pages[8];\n} __packed;\n\nstruct be_cmd_req_mcc_ext_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 num_pages;\n\tu16 cq_id;\n\tu32 async_event_bitmap[1];\n\tu8 context[sizeof(struct amap_mcc_context_v1) / 8];\n\tstruct phys_addr pages[8];\n} __packed;\n\nstruct be_cmd_resp_mcc_create {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 id;\n\tu16 rsvd0;\n} __packed;\n\n \n#define BE_ETH_TX_RING_TYPE_STANDARD    \t2\n#define BE_ULP1_NUM\t\t\t\t1\n\nstruct be_cmd_req_eth_tx_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 num_pages;\n\tu8 ulp_num;\n\tu16 type;\n\tu16 if_id;\n\tu8 queue_size;\n\tu8 rsvd0;\n\tu32 rsvd1;\n\tu16 cq_id;\n\tu16 rsvd2;\n\tu32 rsvd3[13];\n\tstruct phys_addr pages[8];\n} __packed;\n\nstruct be_cmd_resp_eth_tx_create {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 cid;\n\tu16 rid;\n\tu32 db_offset;\n\tu32 rsvd0[4];\n} __packed;\n\n \nstruct be_cmd_req_eth_rx_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 cq_id;\n\tu8 frag_size;\n\tu8 num_pages;\n\tstruct phys_addr pages[2];\n\tu32 interface_id;\n\tu16 max_frame_size;\n\tu16 rsvd0;\n\tu32 rss_queue;\n} __packed;\n\nstruct be_cmd_resp_eth_rx_create {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 id;\n\tu8 rss_id;\n\tu8 rsvd0;\n} __packed;\n\n \n \nenum {\n\tQTYPE_EQ = 1,\n\tQTYPE_CQ,\n\tQTYPE_TXQ,\n\tQTYPE_RXQ,\n\tQTYPE_MCCQ\n};\n\nstruct be_cmd_req_q_destroy {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 id;\n\tu16 bypass_flush;\t \n} __packed;\n\n \n\n \nenum be_if_flags {\n\tBE_IF_FLAGS_RSS = 0x4,\n\tBE_IF_FLAGS_PROMISCUOUS = 0x8,\n\tBE_IF_FLAGS_BROADCAST = 0x10,\n\tBE_IF_FLAGS_UNTAGGED = 0x20,\n\tBE_IF_FLAGS_ULP = 0x40,\n\tBE_IF_FLAGS_VLAN_PROMISCUOUS = 0x80,\n\tBE_IF_FLAGS_VLAN = 0x100,\n\tBE_IF_FLAGS_MCAST_PROMISCUOUS = 0x200,\n\tBE_IF_FLAGS_PASS_L2_ERRORS = 0x400,\n\tBE_IF_FLAGS_PASS_L3L4_ERRORS = 0x800,\n\tBE_IF_FLAGS_MULTICAST = 0x1000,\n\tBE_IF_FLAGS_DEFQ_RSS = 0x1000000\n};\n\n#define BE_IF_CAP_FLAGS_WANT (BE_IF_FLAGS_RSS | BE_IF_FLAGS_PROMISCUOUS |\\\n\t\t\t BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_VLAN_PROMISCUOUS |\\\n\t\t\t BE_IF_FLAGS_VLAN | BE_IF_FLAGS_MCAST_PROMISCUOUS |\\\n\t\t\t BE_IF_FLAGS_PASS_L3L4_ERRORS | BE_IF_FLAGS_MULTICAST |\\\n\t\t\t BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_DEFQ_RSS)\n\n#define BE_IF_FLAGS_ALL_PROMISCUOUS\t(BE_IF_FLAGS_PROMISCUOUS | \\\n\t\t\t\t\t BE_IF_FLAGS_VLAN_PROMISCUOUS |\\\n\t\t\t\t\t BE_IF_FLAGS_MCAST_PROMISCUOUS)\n\n#define BE_IF_FILT_FLAGS_BASIC (BE_IF_FLAGS_BROADCAST | \\\n\t\t\t\tBE_IF_FLAGS_PASS_L3L4_ERRORS | \\\n\t\t\t\tBE_IF_FLAGS_UNTAGGED)\n\n#define BE_IF_ALL_FILT_FLAGS\t(BE_IF_FILT_FLAGS_BASIC | \\\n\t\t\t\t BE_IF_FLAGS_MULTICAST | \\\n\t\t\t\t BE_IF_FLAGS_ALL_PROMISCUOUS)\n\n \nstruct be_cmd_req_if_create {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 version;\t\t \n\tu32 capability_flags;\n\tu32 enable_flags;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 rsvd0;\n\tu8 pmac_invalid;  \n\tu32 vlan_tag;\t  \n} __packed;\n\nstruct be_cmd_resp_if_create {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 interface_id;\n\tu32 pmac_id;\n};\n\n \nstruct be_cmd_req_if_destroy {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 interface_id;\n};\n\n \nstruct be_port_rxf_stats_v0 {\n\tu32 rx_bytes_lsd;\t \n\tu32 rx_bytes_msd;\t \n\tu32 rx_total_frames;\t \n\tu32 rx_unicast_frames;\t \n\tu32 rx_multicast_frames;\t \n\tu32 rx_broadcast_frames;\t \n\tu32 rx_crc_errors;\t \n\tu32 rx_alignment_symbol_errors;\t \n\tu32 rx_pause_frames;\t \n\tu32 rx_control_frames;\t \n\tu32 rx_in_range_errors;\t \n\tu32 rx_out_range_errors;\t \n\tu32 rx_frame_too_long;\t \n\tu32 rx_address_filtered;\t \n\tu32 rx_vlan_filtered;\t \n\tu32 rx_dropped_too_small;\t \n\tu32 rx_dropped_too_short;\t \n\tu32 rx_dropped_header_too_small;\t \n\tu32 rx_dropped_tcp_length;\t \n\tu32 rx_dropped_runt;\t \n\tu32 rx_64_byte_packets;\t \n\tu32 rx_65_127_byte_packets;\t \n\tu32 rx_128_256_byte_packets;\t \n\tu32 rx_256_511_byte_packets;\t \n\tu32 rx_512_1023_byte_packets;\t \n\tu32 rx_1024_1518_byte_packets;\t \n\tu32 rx_1519_2047_byte_packets;\t \n\tu32 rx_2048_4095_byte_packets;\t \n\tu32 rx_4096_8191_byte_packets;\t \n\tu32 rx_8192_9216_byte_packets;\t \n\tu32 rx_ip_checksum_errs;\t \n\tu32 rx_tcp_checksum_errs;\t \n\tu32 rx_udp_checksum_errs;\t \n\tu32 rx_non_rss_packets;\t \n\tu32 rx_ipv4_packets;\t \n\tu32 rx_ipv6_packets;\t \n\tu32 rx_ipv4_bytes_lsd;\t \n\tu32 rx_ipv4_bytes_msd;\t \n\tu32 rx_ipv6_bytes_lsd;\t \n\tu32 rx_ipv6_bytes_msd;\t \n\tu32 rx_chute1_packets;\t \n\tu32 rx_chute2_packets;\t \n\tu32 rx_chute3_packets;\t \n\tu32 rx_management_packets;\t \n\tu32 rx_switched_unicast_packets;\t \n\tu32 rx_switched_multicast_packets;\t \n\tu32 rx_switched_broadcast_packets;\t \n\tu32 tx_bytes_lsd;\t \n\tu32 tx_bytes_msd;\t \n\tu32 tx_unicastframes;\t \n\tu32 tx_multicastframes;\t \n\tu32 tx_broadcastframes;\t \n\tu32 tx_pauseframes;\t \n\tu32 tx_controlframes;\t \n\tu32 tx_64_byte_packets;\t \n\tu32 tx_65_127_byte_packets;\t \n\tu32 tx_128_256_byte_packets;\t \n\tu32 tx_256_511_byte_packets;\t \n\tu32 tx_512_1023_byte_packets;\t \n\tu32 tx_1024_1518_byte_packets;\t \n\tu32 tx_1519_2047_byte_packets;\t \n\tu32 tx_2048_4095_byte_packets;\t \n\tu32 tx_4096_8191_byte_packets;\t \n\tu32 tx_8192_9216_byte_packets;\t \n\tu32 rx_fifo_overflow;\t \n\tu32 rx_input_fifo_overflow;\t \n};\n\nstruct be_rxf_stats_v0 {\n\tstruct be_port_rxf_stats_v0 port[2];\n\tu32 rx_drops_no_pbuf;\t \n\tu32 rx_drops_no_txpb;\t \n\tu32 rx_drops_no_erx_descr;\t \n\tu32 rx_drops_no_tpre_descr;\t \n\tu32 management_rx_port_packets;\t \n\tu32 management_rx_port_bytes;\t \n\tu32 management_rx_port_pause_frames;\t \n\tu32 management_rx_port_errors;\t \n\tu32 management_tx_port_packets;\t \n\tu32 management_tx_port_bytes;\t \n\tu32 management_tx_port_pause;\t \n\tu32 management_rx_port_rxfifo_overflow;\t \n\tu32 rx_drops_too_many_frags;\t \n\tu32 rx_drops_invalid_ring;\t \n\tu32 forwarded_packets;\t \n\tu32 rx_drops_mtu;\t \n\tu32 rsvd0[7];\n\tu32 port0_jabber_events;\n\tu32 port1_jabber_events;\n\tu32 rsvd1[6];\n};\n\nstruct be_erx_stats_v0 {\n\tu32 rx_drops_no_fragments[44];      \n\tu32 rsvd[4];\n};\n\nstruct be_pmem_stats {\n\tu32 eth_red_drops;\n\tu32 rsvd[5];\n};\n\nstruct be_hw_stats_v0 {\n\tstruct be_rxf_stats_v0 rxf;\n\tu32 rsvd[48];\n\tstruct be_erx_stats_v0 erx;\n\tstruct be_pmem_stats pmem;\n};\n\nstruct be_cmd_req_get_stats_v0 {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd[sizeof(struct be_hw_stats_v0)];\n};\n\nstruct be_cmd_resp_get_stats_v0 {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct be_hw_stats_v0 hw_stats;\n};\n\nstruct lancer_pport_stats {\n\tu32 tx_packets_lo;\n\tu32 tx_packets_hi;\n\tu32 tx_unicast_packets_lo;\n\tu32 tx_unicast_packets_hi;\n\tu32 tx_multicast_packets_lo;\n\tu32 tx_multicast_packets_hi;\n\tu32 tx_broadcast_packets_lo;\n\tu32 tx_broadcast_packets_hi;\n\tu32 tx_bytes_lo;\n\tu32 tx_bytes_hi;\n\tu32 tx_unicast_bytes_lo;\n\tu32 tx_unicast_bytes_hi;\n\tu32 tx_multicast_bytes_lo;\n\tu32 tx_multicast_bytes_hi;\n\tu32 tx_broadcast_bytes_lo;\n\tu32 tx_broadcast_bytes_hi;\n\tu32 tx_discards_lo;\n\tu32 tx_discards_hi;\n\tu32 tx_errors_lo;\n\tu32 tx_errors_hi;\n\tu32 tx_pause_frames_lo;\n\tu32 tx_pause_frames_hi;\n\tu32 tx_pause_on_frames_lo;\n\tu32 tx_pause_on_frames_hi;\n\tu32 tx_pause_off_frames_lo;\n\tu32 tx_pause_off_frames_hi;\n\tu32 tx_internal_mac_errors_lo;\n\tu32 tx_internal_mac_errors_hi;\n\tu32 tx_control_frames_lo;\n\tu32 tx_control_frames_hi;\n\tu32 tx_packets_64_bytes_lo;\n\tu32 tx_packets_64_bytes_hi;\n\tu32 tx_packets_65_to_127_bytes_lo;\n\tu32 tx_packets_65_to_127_bytes_hi;\n\tu32 tx_packets_128_to_255_bytes_lo;\n\tu32 tx_packets_128_to_255_bytes_hi;\n\tu32 tx_packets_256_to_511_bytes_lo;\n\tu32 tx_packets_256_to_511_bytes_hi;\n\tu32 tx_packets_512_to_1023_bytes_lo;\n\tu32 tx_packets_512_to_1023_bytes_hi;\n\tu32 tx_packets_1024_to_1518_bytes_lo;\n\tu32 tx_packets_1024_to_1518_bytes_hi;\n\tu32 tx_packets_1519_to_2047_bytes_lo;\n\tu32 tx_packets_1519_to_2047_bytes_hi;\n\tu32 tx_packets_2048_to_4095_bytes_lo;\n\tu32 tx_packets_2048_to_4095_bytes_hi;\n\tu32 tx_packets_4096_to_8191_bytes_lo;\n\tu32 tx_packets_4096_to_8191_bytes_hi;\n\tu32 tx_packets_8192_to_9216_bytes_lo;\n\tu32 tx_packets_8192_to_9216_bytes_hi;\n\tu32 tx_lso_packets_lo;\n\tu32 tx_lso_packets_hi;\n\tu32 rx_packets_lo;\n\tu32 rx_packets_hi;\n\tu32 rx_unicast_packets_lo;\n\tu32 rx_unicast_packets_hi;\n\tu32 rx_multicast_packets_lo;\n\tu32 rx_multicast_packets_hi;\n\tu32 rx_broadcast_packets_lo;\n\tu32 rx_broadcast_packets_hi;\n\tu32 rx_bytes_lo;\n\tu32 rx_bytes_hi;\n\tu32 rx_unicast_bytes_lo;\n\tu32 rx_unicast_bytes_hi;\n\tu32 rx_multicast_bytes_lo;\n\tu32 rx_multicast_bytes_hi;\n\tu32 rx_broadcast_bytes_lo;\n\tu32 rx_broadcast_bytes_hi;\n\tu32 rx_unknown_protos;\n\tu32 rsvd_69;  \n\tu32 rx_discards_lo;\n\tu32 rx_discards_hi;\n\tu32 rx_errors_lo;\n\tu32 rx_errors_hi;\n\tu32 rx_crc_errors_lo;\n\tu32 rx_crc_errors_hi;\n\tu32 rx_alignment_errors_lo;\n\tu32 rx_alignment_errors_hi;\n\tu32 rx_symbol_errors_lo;\n\tu32 rx_symbol_errors_hi;\n\tu32 rx_pause_frames_lo;\n\tu32 rx_pause_frames_hi;\n\tu32 rx_pause_on_frames_lo;\n\tu32 rx_pause_on_frames_hi;\n\tu32 rx_pause_off_frames_lo;\n\tu32 rx_pause_off_frames_hi;\n\tu32 rx_frames_too_long_lo;\n\tu32 rx_frames_too_long_hi;\n\tu32 rx_internal_mac_errors_lo;\n\tu32 rx_internal_mac_errors_hi;\n\tu32 rx_undersize_packets;\n\tu32 rx_oversize_packets;\n\tu32 rx_fragment_packets;\n\tu32 rx_jabbers;\n\tu32 rx_control_frames_lo;\n\tu32 rx_control_frames_hi;\n\tu32 rx_control_frames_unknown_opcode_lo;\n\tu32 rx_control_frames_unknown_opcode_hi;\n\tu32 rx_in_range_errors;\n\tu32 rx_out_of_range_errors;\n\tu32 rx_address_filtered;\n\tu32 rx_vlan_filtered;\n\tu32 rx_dropped_too_small;\n\tu32 rx_dropped_too_short;\n\tu32 rx_dropped_header_too_small;\n\tu32 rx_dropped_invalid_tcp_length;\n\tu32 rx_dropped_runt;\n\tu32 rx_ip_checksum_errors;\n\tu32 rx_tcp_checksum_errors;\n\tu32 rx_udp_checksum_errors;\n\tu32 rx_non_rss_packets;\n\tu32 rsvd_111;\n\tu32 rx_ipv4_packets_lo;\n\tu32 rx_ipv4_packets_hi;\n\tu32 rx_ipv6_packets_lo;\n\tu32 rx_ipv6_packets_hi;\n\tu32 rx_ipv4_bytes_lo;\n\tu32 rx_ipv4_bytes_hi;\n\tu32 rx_ipv6_bytes_lo;\n\tu32 rx_ipv6_bytes_hi;\n\tu32 rx_nic_packets_lo;\n\tu32 rx_nic_packets_hi;\n\tu32 rx_tcp_packets_lo;\n\tu32 rx_tcp_packets_hi;\n\tu32 rx_iscsi_packets_lo;\n\tu32 rx_iscsi_packets_hi;\n\tu32 rx_management_packets_lo;\n\tu32 rx_management_packets_hi;\n\tu32 rx_switched_unicast_packets_lo;\n\tu32 rx_switched_unicast_packets_hi;\n\tu32 rx_switched_multicast_packets_lo;\n\tu32 rx_switched_multicast_packets_hi;\n\tu32 rx_switched_broadcast_packets_lo;\n\tu32 rx_switched_broadcast_packets_hi;\n\tu32 num_forwards_lo;\n\tu32 num_forwards_hi;\n\tu32 rx_fifo_overflow;\n\tu32 rx_input_fifo_overflow;\n\tu32 rx_drops_too_many_frags_lo;\n\tu32 rx_drops_too_many_frags_hi;\n\tu32 rx_drops_invalid_queue;\n\tu32 rsvd_141;\n\tu32 rx_drops_mtu_lo;\n\tu32 rx_drops_mtu_hi;\n\tu32 rx_packets_64_bytes_lo;\n\tu32 rx_packets_64_bytes_hi;\n\tu32 rx_packets_65_to_127_bytes_lo;\n\tu32 rx_packets_65_to_127_bytes_hi;\n\tu32 rx_packets_128_to_255_bytes_lo;\n\tu32 rx_packets_128_to_255_bytes_hi;\n\tu32 rx_packets_256_to_511_bytes_lo;\n\tu32 rx_packets_256_to_511_bytes_hi;\n\tu32 rx_packets_512_to_1023_bytes_lo;\n\tu32 rx_packets_512_to_1023_bytes_hi;\n\tu32 rx_packets_1024_to_1518_bytes_lo;\n\tu32 rx_packets_1024_to_1518_bytes_hi;\n\tu32 rx_packets_1519_to_2047_bytes_lo;\n\tu32 rx_packets_1519_to_2047_bytes_hi;\n\tu32 rx_packets_2048_to_4095_bytes_lo;\n\tu32 rx_packets_2048_to_4095_bytes_hi;\n\tu32 rx_packets_4096_to_8191_bytes_lo;\n\tu32 rx_packets_4096_to_8191_bytes_hi;\n\tu32 rx_packets_8192_to_9216_bytes_lo;\n\tu32 rx_packets_8192_to_9216_bytes_hi;\n};\n\nstruct pport_stats_params {\n\tu16 pport_num;\n\tu8 rsvd;\n\tu8 reset_stats;\n};\n\nstruct lancer_cmd_req_pport_stats {\n\tstruct be_cmd_req_hdr hdr;\n\tunion {\n\t\tstruct pport_stats_params params;\n\t\tu8 rsvd[sizeof(struct lancer_pport_stats)];\n\t} cmd_params;\n};\n\nstruct lancer_cmd_resp_pport_stats {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct lancer_pport_stats pport_stats;\n};\n\nstatic inline struct lancer_pport_stats*\n\tpport_stats_from_cmd(struct be_adapter *adapter)\n{\n\tstruct lancer_cmd_resp_pport_stats *cmd = adapter->stats_cmd.va;\n\treturn &cmd->pport_stats;\n}\n\nstruct be_cmd_req_get_cntl_addnl_attribs {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd[8];\n};\n\nstruct be_cmd_resp_get_cntl_addnl_attribs {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 ipl_file_number;\n\tu8 ipl_file_version;\n\tu8 rsvd0;\n\tu8 on_die_temperature;  \n\tu8 rsvd1[3];\n};\n\nstruct be_cmd_req_vlan_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 interface_id;\n\tu8 promiscuous;\n\tu8 untagged;\n\tu8 num_vlan;\n\tu16 normal_vlan[64];\n} __packed;\n\n \n#define BE_MAX_MC\t\t64  \nstruct macaddr {\n\tu8 byte[ETH_ALEN];\n};\n\nstruct be_cmd_req_rx_filter {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 global_flags_mask;\n\tu32 global_flags;\n\tu32 if_flags_mask;\n\tu32 if_flags;\n\tu32 if_id;\n\tu32 mcast_num;\n\tstruct macaddr mcast_mac[BE_MAX_MC];\n};\n\n \nstruct be_cmd_req_link_status {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd;\n};\n\nenum {\n\tPHY_LINK_DUPLEX_NONE = 0x0,\n\tPHY_LINK_DUPLEX_HALF = 0x1,\n\tPHY_LINK_DUPLEX_FULL = 0x2\n};\n\nenum {\n\tPHY_LINK_SPEED_ZERO = 0x0, \t \n\tPHY_LINK_SPEED_10MBPS = 0x1,\n\tPHY_LINK_SPEED_100MBPS = 0x2,\n\tPHY_LINK_SPEED_1GBPS = 0x3,\n\tPHY_LINK_SPEED_10GBPS = 0x4,\n\tPHY_LINK_SPEED_20GBPS = 0x5,\n\tPHY_LINK_SPEED_25GBPS = 0x6,\n\tPHY_LINK_SPEED_40GBPS = 0x7\n};\n\nstruct be_cmd_resp_link_status {\n\tstruct be_cmd_resp_hdr hdr;\n\tu8 physical_port;\n\tu8 mac_duplex;\n\tu8 mac_speed;\n\tu8 mac_fault;\n\tu8 mgmt_mac_duplex;\n\tu8 mgmt_mac_speed;\n\tu16 link_speed;\n\tu8 logical_link_status;\n\tu8 rsvd1[3];\n} __packed;\n\n \n \nstruct be_cmd_req_port_type {\n\tstruct be_cmd_req_hdr hdr;\n\t__le32 page_num;\n\t__le32 port;\n};\n\nenum {\n\tTR_PAGE_A0 = 0xa0,\n\tTR_PAGE_A2 = 0xa2\n};\n\n \n#define\tQSFP_PLUS_CABLE_TYPE_OFFSET\t0x83\n#define\tQSFP_PLUS_CR4_CABLE\t\t0x8\n#define\tQSFP_PLUS_SR4_CABLE\t\t0x4\n#define\tQSFP_PLUS_LR4_CABLE\t\t0x2\n\n \n#define\tSFP_PLUS_SFF_8472_COMP\t\t0x5E\n#define\tSFP_PLUS_CABLE_TYPE_OFFSET\t0x8\n#define\tSFP_PLUS_COPPER_CABLE\t\t0x4\n#define SFP_VENDOR_NAME_OFFSET\t\t0x14\n#define SFP_VENDOR_PN_OFFSET\t\t0x28\n\n#define PAGE_DATA_LEN   256\nstruct be_cmd_resp_port_type {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 page_num;\n\tu32 port;\n\tu8  page_data[PAGE_DATA_LEN];\n};\n\n \nstruct be_cmd_req_get_fw_version {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd0[FW_VER_LEN];\n\tu8 rsvd1[FW_VER_LEN];\n} __packed;\n\nstruct be_cmd_resp_get_fw_version {\n\tstruct be_cmd_resp_hdr hdr;\n\tu8 firmware_version_string[FW_VER_LEN];\n\tu8 fw_on_flash_version_string[FW_VER_LEN];\n} __packed;\n\n \nstruct be_cmd_req_set_flow_control {\n\tstruct be_cmd_req_hdr hdr;\n\tu16 tx_flow_control;\n\tu16 rx_flow_control;\n} __packed;\n\n \nstruct be_cmd_req_get_flow_control {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd;\n};\n\nstruct be_cmd_resp_get_flow_control {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 tx_flow_control;\n\tu16 rx_flow_control;\n} __packed;\n\n \nstruct be_set_eqd {\n\tu32 eq_id;\n\tu32 phase;\n\tu32 delay_multiplier;\n};\n\nstruct be_cmd_req_modify_eq_delay {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 num_eq;\n\tstruct be_set_eqd set_eqd[MAX_EVT_QS];\n} __packed;\n\n \n \n#define RDMA_ENABLED\t\t\t\t0x4\n#define QNQ_MODE\t\t\t\t0x400\n#define VNIC_MODE\t\t\t\t0x20000\n#define UMC_ENABLED\t\t\t\t0x1000000\nstruct be_cmd_req_query_fw_cfg {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd[31];\n};\n\nstruct be_cmd_resp_query_fw_cfg {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 be_config_number;\n\tu32 asic_revision;\n\tu32 phys_port;\n\tu32 function_mode;\n\tu32 rsvd[26];\n\tu32 function_caps;\n};\n\n \n \n#define RSS_ENABLE_NONE\t\t\t\t0x0\n#define RSS_ENABLE_IPV4\t\t\t\t0x1\n#define RSS_ENABLE_TCP_IPV4\t\t\t0x2\n#define RSS_ENABLE_IPV6\t\t\t\t0x4\n#define RSS_ENABLE_TCP_IPV6\t\t\t0x8\n#define RSS_ENABLE_UDP_IPV4\t\t\t0x10\n#define RSS_ENABLE_UDP_IPV6\t\t\t0x20\n\n#define L3_RSS_FLAGS\t\t\t\t(RXH_IP_DST | RXH_IP_SRC)\n#define L4_RSS_FLAGS\t\t\t\t(RXH_L4_B_0_1 | RXH_L4_B_2_3)\n\nstruct be_cmd_req_rss_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 if_id;\n\tu16 enable_rss;\n\tu16 cpu_table_size_log2;\n\tu32 hash[10];\n\tu8 cpu_table[128];\n\tu8 flush;\n\tu8 rsvd0[3];\n};\n\n \n\n#define BEACON_STATE_ENABLED\t\t0x1\n#define BEACON_STATE_DISABLED\t\t0x0\n\nstruct be_cmd_req_enable_disable_beacon {\n\tstruct be_cmd_req_hdr hdr;\n\tu8  port_num;\n\tu8  beacon_state;\n\tu8  beacon_duration;\n\tu8  status_duration;\n} __packed;\n\nstruct be_cmd_req_get_beacon_state {\n\tstruct be_cmd_req_hdr hdr;\n\tu8  port_num;\n\tu8  rsvd0;\n\tu16 rsvd1;\n} __packed;\n\nstruct be_cmd_resp_get_beacon_state {\n\tstruct be_cmd_resp_hdr resp_hdr;\n\tu8 beacon_state;\n\tu8 rsvd0[3];\n} __packed;\n\n \n#define MAX_FLASH_COMP\t\t\t32\n\n \nenum {\n\tOPTYPE_ISCSI_ACTIVE = 0,\n\tOPTYPE_REDBOOT = 1,\n\tOPTYPE_BIOS = 2,\n\tOPTYPE_PXE_BIOS = 3,\n\tOPTYPE_OFFSET_SPECIFIED = 7,\n\tOPTYPE_FCOE_BIOS = 8,\n\tOPTYPE_ISCSI_BACKUP = 9,\n\tOPTYPE_FCOE_FW_ACTIVE = 10,\n\tOPTYPE_FCOE_FW_BACKUP = 11,\n\tOPTYPE_NCSI_FW = 13,\n\tOPTYPE_REDBOOT_DIR = 18,\n\tOPTYPE_REDBOOT_CONFIG = 19,\n\tOPTYPE_SH_PHY_FW = 21,\n\tOPTYPE_FLASHISM_JUMPVECTOR = 22,\n\tOPTYPE_UFI_DIR = 23,\n\tOPTYPE_PHY_FW = 99\n};\n\n \nenum {\n\tBE2_BIOS_COMP_MAX_SIZE = 0x40000,\n\tBE2_REDBOOT_COMP_MAX_SIZE = 0x40000,\n\tBE2_COMP_MAX_SIZE = 0x140000\n};\n\n \nenum {\n\tBE3_NCSI_COMP_MAX_SIZE = 0x40000,\n\tBE3_PHY_FW_COMP_MAX_SIZE = 0x40000,\n\tBE3_BIOS_COMP_MAX_SIZE = 0x80000,\n\tBE3_REDBOOT_COMP_MAX_SIZE = 0x100000,\n\tBE3_COMP_MAX_SIZE = 0x200000\n};\n\n \nenum {\n\tBE2_REDBOOT_START = 0x8000,\n\tBE2_FCOE_BIOS_START = 0x80000,\n\tBE2_ISCSI_PRIMARY_IMAGE_START = 0x100000,\n\tBE2_ISCSI_BACKUP_IMAGE_START = 0x240000,\n\tBE2_FCOE_PRIMARY_IMAGE_START = 0x380000,\n\tBE2_FCOE_BACKUP_IMAGE_START = 0x4c0000,\n\tBE2_ISCSI_BIOS_START = 0x700000,\n\tBE2_PXE_BIOS_START = 0x780000\n};\n\n \nenum {\n\tBE3_REDBOOT_START = 0x40000,\n\tBE3_PHY_FW_START = 0x140000,\n\tBE3_ISCSI_PRIMARY_IMAGE_START = 0x200000,\n\tBE3_ISCSI_BACKUP_IMAGE_START = 0x400000,\n\tBE3_FCOE_PRIMARY_IMAGE_START = 0x600000,\n\tBE3_FCOE_BACKUP_IMAGE_START = 0x800000,\n\tBE3_ISCSI_BIOS_START = 0xc00000,\n\tBE3_PXE_BIOS_START = 0xc80000,\n\tBE3_FCOE_BIOS_START = 0xd00000,\n\tBE3_NCSI_START = 0xf40000\n};\n\n \nenum {\n\tIMAGE_NCSI = 0x10,\n\tIMAGE_OPTION_ROM_PXE = 0x20,\n\tIMAGE_OPTION_ROM_FCOE = 0x21,\n\tIMAGE_OPTION_ROM_ISCSI = 0x22,\n\tIMAGE_FLASHISM_JUMPVECTOR = 0x30,\n\tIMAGE_FIRMWARE_ISCSI = 0xa0,\n\tIMAGE_FIRMWARE_FCOE = 0xa2,\n\tIMAGE_FIRMWARE_BACKUP_ISCSI = 0xb0,\n\tIMAGE_FIRMWARE_BACKUP_FCOE = 0xb2,\n\tIMAGE_FIRMWARE_PHY = 0xc0,\n\tIMAGE_REDBOOT_DIR = 0xd0,\n\tIMAGE_REDBOOT_CONFIG = 0xd1,\n\tIMAGE_UFI_DIR = 0xd2,\n\tIMAGE_BOOT_CODE = 0xe2\n};\n\nstruct controller_id {\n\tu32 vendor;\n\tu32 device;\n\tu32 subvendor;\n\tu32 subdevice;\n};\n\nstruct flash_comp {\n\tunsigned long offset;\n\tint optype;\n\tint size;\n\tint img_type;\n};\n\nstruct image_hdr {\n\tu32 imageid;\n\tu32 imageoffset;\n\tu32 imagelength;\n\tu32 image_checksum;\n\tu8 image_version[32];\n};\n\nstruct flash_file_hdr_g2 {\n\tu8 sign[32];\n\tu32 cksum;\n\tu32 antidote;\n\tstruct controller_id cont_id;\n\tu32 file_len;\n\tu32 chunk_num;\n\tu32 total_chunks;\n\tu32 num_imgs;\n\tu8 build[24];\n};\n\n \n#define BLD_STR_UFI_TYPE_BE2\t'2'\n#define BLD_STR_UFI_TYPE_BE3\t'3'\n#define BLD_STR_UFI_TYPE_SH\t'4'\n\nstruct flash_file_hdr_g3 {\n\tu8 sign[52];\n\tu8 ufi_version[4];\n\tu32 file_len;\n\tu32 cksum;\n\tu32 antidote;\n\tu32 num_imgs;\n\tu8 build[24];\n\tu8 asic_type_rev;\n\tu8 rsvd[31];\n};\n\nstruct flash_section_hdr {\n\tu32 format_rev;\n\tu32 cksum;\n\tu32 antidote;\n\tu32 num_images;\n\tu8 id_string[128];\n\tu32 rsvd[4];\n} __packed;\n\nstruct flash_section_hdr_g2 {\n\tu32 format_rev;\n\tu32 cksum;\n\tu32 antidote;\n\tu32 build_num;\n\tu8 id_string[128];\n\tu32 rsvd[8];\n} __packed;\n\nstruct flash_section_entry {\n\tu32 type;\n\tu32 offset;\n\tu32 pad_size;\n\tu32 image_size;\n\tu32 cksum;\n\tu32 entry_point;\n\tu16 optype;\n\tu16 rsvd0;\n\tu32 rsvd1;\n\tu8 ver_data[32];\n} __packed;\n\nstruct flash_section_info {\n\tu8 cookie[32];\n\tstruct flash_section_hdr fsec_hdr;\n\tstruct flash_section_entry fsec_entry[32];\n} __packed;\n\nstruct flash_section_info_g2 {\n\tu8 cookie[32];\n\tstruct flash_section_hdr_g2 fsec_hdr;\n\tstruct flash_section_entry fsec_entry[32];\n} __packed;\n\n \n#define FLASHROM_OPER_FLASH\t\t1\n#define FLASHROM_OPER_SAVE\t\t2\n#define FLASHROM_OPER_REPORT\t\t4\n#define FLASHROM_OPER_PHY_FLASH\t\t9\n#define FLASHROM_OPER_PHY_SAVE\t\t10\n\nstruct flashrom_params {\n\tu32 op_code;\n\tu32 op_type;\n\tu32 data_buf_size;\n\tu32 offset;\n};\n\nstruct be_cmd_write_flashrom {\n\tstruct be_cmd_req_hdr hdr;\n\tstruct flashrom_params params;\n\tu8 data_buf[32768];\n\tu8 rsvd[4];\n} __packed;\n\n \nstruct be_cmd_read_flash_crc {\n\tstruct be_cmd_req_hdr hdr;\n\tstruct flashrom_params params;\n\tu8 crc[4];\n\tu8 rsvd[4];\n} __packed;\n\n \n#define LANCER_FW_DOWNLOAD_CHUNK      (32 * 1024)\n#define LANCER_FW_DOWNLOAD_LOCATION   \"/prg\"\n\nstruct amap_lancer_write_obj_context {\n\tu8 write_length[24];\n\tu8 reserved1[7];\n\tu8 eof;\n} __packed;\n\nstruct lancer_cmd_req_write_object {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 context[sizeof(struct amap_lancer_write_obj_context) / 8];\n\tu32 write_offset;\n\tu8 object_name[104];\n\tu32 descriptor_count;\n\tu32 buf_len;\n\tu32 addr_low;\n\tu32 addr_high;\n};\n\n#define LANCER_NO_RESET_NEEDED\t\t0x00\n#define LANCER_FW_RESET_NEEDED\t\t0x02\nstruct lancer_cmd_resp_write_object {\n\tu8 opcode;\n\tu8 subsystem;\n\tu8 rsvd1[2];\n\tu8 status;\n\tu8 additional_status;\n\tu8 rsvd2[2];\n\tu32 resp_len;\n\tu32 actual_resp_len;\n\tu32 actual_write_len;\n\tu8 change_status;\n\tu8 rsvd3[3];\n};\n\n \n#define LANCER_READ_FILE_CHUNK\t\t\t(32*1024)\n#define LANCER_READ_FILE_EOF_MASK\t\t0x80000000\n\n#define LANCER_FW_DUMP_FILE\t\t\t\"/dbg/dump.bin\"\n#define LANCER_VPD_PF_FILE\t\t\t\"/vpd/ntr_pf.vpd\"\n#define LANCER_VPD_VF_FILE\t\t\t\"/vpd/ntr_vf.vpd\"\n\nstruct lancer_cmd_req_read_object {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 desired_read_len;\n\tu32 read_offset;\n\tu8 object_name[104];\n\tu32 descriptor_count;\n\tu32 buf_len;\n\tu32 addr_low;\n\tu32 addr_high;\n};\n\nstruct lancer_cmd_resp_read_object {\n\tu8 opcode;\n\tu8 subsystem;\n\tu8 rsvd1[2];\n\tu8 status;\n\tu8 additional_status;\n\tu8 rsvd2[2];\n\tu32 resp_len;\n\tu32 actual_resp_len;\n\tu32 actual_read_len;\n\tu32 eof;\n};\n\nstruct lancer_cmd_req_delete_object {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd1;\n\tu32 rsvd2;\n\tu8 object_name[104];\n};\n\n \nstruct be_cmd_req_acpi_wol_magic_config{\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd0[145];\n\tu8 magic_mac[6];\n\tu8 rsvd2[2];\n} __packed;\n\nstruct be_cmd_req_acpi_wol_magic_config_v1 {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd0[2];\n\tu8 query_options;\n\tu8 rsvd1[5];\n\tu32 rsvd2[288];\n\tu8 magic_mac[6];\n\tu8 rsvd3[22];\n} __packed;\n\nstruct be_cmd_resp_acpi_wol_magic_config_v1 {\n\tstruct be_cmd_resp_hdr hdr;\n\tu8 rsvd0[2];\n\tu8 wol_settings;\n\tu8 rsvd1[5];\n\tu32 rsvd2[288];\n\tu8 magic_mac[6];\n\tu8 rsvd3[22];\n} __packed;\n\n#define BE_GET_WOL_CAP\t\t\t2\n\n#define BE_WOL_CAP\t\t\t0x1\n#define BE_PME_D0_CAP\t\t\t0x8\n#define BE_PME_D1_CAP\t\t\t0x10\n#define BE_PME_D2_CAP\t\t\t0x20\n#define BE_PME_D3HOT_CAP\t\t0x40\n#define BE_PME_D3COLD_CAP\t\t0x80\n\n \n#define SET_LB_MODE_TIMEOUT\t\t12000\n\nstruct be_cmd_req_loopback_test {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 loopback_type;\n\tu32 num_pkts;\n\tu64 pattern;\n\tu32 src_port;\n\tu32 dest_port;\n\tu32 pkt_size;\n};\n\nstruct be_cmd_resp_loopback_test {\n\tstruct be_cmd_resp_hdr resp_hdr;\n\tu32    status;\n\tu32    num_txfer;\n\tu32    num_rx;\n\tu32    miscomp_off;\n\tu32    ticks_compl;\n};\n\nstruct be_cmd_req_set_lmode {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 src_port;\n\tu8 dest_port;\n\tu8 loopback_type;\n\tu8 loopback_state;\n};\n\n \nstruct be_cmd_req_ddrdma_test {\n\tstruct be_cmd_req_hdr hdr;\n\tu64 pattern;\n\tu32 byte_count;\n\tu32 rsvd0;\n\tu8  snd_buff[4096];\n\tu8  rsvd1[4096];\n};\n\nstruct be_cmd_resp_ddrdma_test {\n\tstruct be_cmd_resp_hdr hdr;\n\tu64 pattern;\n\tu32 byte_cnt;\n\tu32 snd_err;\n\tu8  rsvd0[4096];\n\tu8  rcv_buff[4096];\n};\n\n \n\n#define BE_READ_SEEPROM_LEN 1024\nstruct be_cmd_req_seeprom_read {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd0[BE_READ_SEEPROM_LEN];\n};\n\nstruct be_cmd_resp_seeprom_read {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 seeprom_data[BE_READ_SEEPROM_LEN];\n};\n\nenum {\n\tPHY_TYPE_CX4_10GB = 0,\n\tPHY_TYPE_XFP_10GB,\n\tPHY_TYPE_SFP_1GB,\n\tPHY_TYPE_SFP_PLUS_10GB,\n\tPHY_TYPE_KR_10GB,\n\tPHY_TYPE_KX4_10GB,\n\tPHY_TYPE_BASET_10GB,\n\tPHY_TYPE_BASET_1GB,\n\tPHY_TYPE_BASEX_1GB,\n\tPHY_TYPE_SGMII,\n\tPHY_TYPE_QSFP,\n\tPHY_TYPE_KR4_40GB,\n\tPHY_TYPE_KR2_20GB,\n\tPHY_TYPE_TN_8022,\n\tPHY_TYPE_DISABLED = 255\n};\n\n#define BE_SUPPORTED_SPEED_NONE\t\t0\n#define BE_SUPPORTED_SPEED_10MBPS\t1\n#define BE_SUPPORTED_SPEED_100MBPS\t2\n#define BE_SUPPORTED_SPEED_1GBPS\t4\n#define BE_SUPPORTED_SPEED_10GBPS\t8\n#define BE_SUPPORTED_SPEED_20GBPS\t0x10\n#define BE_SUPPORTED_SPEED_40GBPS\t0x20\n\n#define BE_AN_EN\t\t\t0x2\n#define BE_PAUSE_SYM_EN\t\t\t0x80\n\n \n#define SPEED_DEFAULT  0x0\n#define SPEED_FORCED_10GB  0x1\n#define SPEED_FORCED_1GB  0x2\n#define SPEED_AUTONEG_10GB  0x3\n#define SPEED_AUTONEG_1GB  0x4\n#define SPEED_AUTONEG_100MB  0x5\n#define SPEED_AUTONEG_10GB_1GB 0x6\n#define SPEED_AUTONEG_10GB_1GB_100MB 0x7\n#define SPEED_AUTONEG_1GB_100MB  0x8\n#define SPEED_AUTONEG_10MB  0x9\n#define SPEED_AUTONEG_1GB_100MB_10MB 0xa\n#define SPEED_AUTONEG_100MB_10MB 0xb\n#define SPEED_FORCED_100MB  0xc\n#define SPEED_FORCED_10MB  0xd\n\nstruct be_cmd_req_get_phy_info {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd0[24];\n};\n\nstruct be_phy_info {\n\tu16 phy_type;\n\tu16 interface_type;\n\tu32 misc_params;\n\tu16 ext_phy_details;\n\tu16 rsvd;\n\tu16 auto_speeds_supported;\n\tu16 fixed_speeds_supported;\n\tu32 future_use[2];\n};\n\nstruct be_cmd_resp_get_phy_info {\n\tstruct be_cmd_req_hdr hdr;\n\tstruct be_phy_info phy_info;\n};\n\n \n\n#define BE_QOS_BITS_NIC\t\t\t\t1\n\nstruct be_cmd_req_set_qos {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 valid_bits;\n\tu32 max_bps_nic;\n\tu32 rsvd[7];\n};\n\n \nstruct mgmt_hba_attribs {\n\tu32 rsvd0[24];\n\tu8 controller_model_number[32];\n\tu32 rsvd1[16];\n\tu32 controller_serial_number[8];\n\tu32 rsvd2[55];\n\tu8 rsvd3[3];\n\tu8 phy_port;\n\tu32 rsvd4[15];\n\tu8 rsvd5[2];\n\tu8 pci_funcnum;\n\tu8 rsvd6;\n\tu32 rsvd7[6];\n} __packed;\n\nstruct mgmt_controller_attrib {\n\tstruct mgmt_hba_attribs hba_attribs;\n\tu32 rsvd0[10];\n} __packed;\n\nstruct be_cmd_req_cntl_attribs {\n\tstruct be_cmd_req_hdr hdr;\n};\n\nstruct be_cmd_resp_cntl_attribs {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct mgmt_controller_attrib attribs;\n};\n\n \n#define CAPABILITY_SW_TIMESTAMPS\t2\n#define CAPABILITY_BE3_NATIVE_ERX_API\t4\n\nstruct be_cmd_req_set_func_cap {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 valid_cap_flags;\n\tu32 cap_flags;\n\tu8 rsvd[212];\n};\n\nstruct be_cmd_resp_set_func_cap {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 valid_cap_flags;\n\tu32 cap_flags;\n\tu8 rsvd[212];\n};\n\n \nenum {\n\tBE_PRIV_DEFAULT = 0x1,\n\tBE_PRIV_LNKQUERY = 0x2,\n\tBE_PRIV_LNKSTATS = 0x4,\n\tBE_PRIV_LNKMGMT = 0x8,\n\tBE_PRIV_LNKDIAG = 0x10,\n\tBE_PRIV_UTILQUERY = 0x20,\n\tBE_PRIV_FILTMGMT = 0x40,\n\tBE_PRIV_IFACEMGMT = 0x80,\n\tBE_PRIV_VHADM = 0x100,\n\tBE_PRIV_DEVCFG = 0x200,\n\tBE_PRIV_DEVSEC = 0x400\n};\n#define MAX_PRIVILEGES\t\t(BE_PRIV_VHADM | BE_PRIV_DEVCFG | \\\n\t\t\t\t BE_PRIV_DEVSEC)\n#define MIN_PRIVILEGES\t\tBE_PRIV_DEFAULT\n\nstruct be_cmd_priv_map {\n\tu8 opcode;\n\tu8 subsystem;\n\tu32 priv_mask;\n};\n\nstruct be_cmd_req_get_fn_privileges {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd;\n};\n\nstruct be_cmd_resp_get_fn_privileges {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 privilege_mask;\n};\n\nstruct be_cmd_req_set_fn_privileges {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 privileges;\t\t \n\tu32 privileges_lancer;\t \n};\n\n \n#define BE_MAX_MAC\t\t\t64\nstruct be_cmd_req_get_mac_list {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 mac_type;\n\tu8 perm_override;\n\tu16 iface_id;\n\tu32 mac_id;\n\tu32 rsvd[3];\n} __packed;\n\nstruct get_list_macaddr {\n\tu16 mac_addr_size;\n\tunion {\n\t\tu8 macaddr[6];\n\t\tstruct {\n\t\t\tu8 rsvd[2];\n\t\t\tu32 mac_id;\n\t\t} __packed s_mac_id;\n\t} __packed mac_addr_id;\n} __packed;\n\nstruct be_cmd_resp_get_mac_list {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct get_list_macaddr fd_macaddr;  \n\tstruct get_list_macaddr macid_macaddr;  \n\tu8 true_mac_count;\n\tu8 pseudo_mac_count;\n\tu8 mac_list_size;\n\tu8 rsvd;\n\t \n\tstruct get_list_macaddr macaddr_list[BE_MAX_MAC];\n} __packed;\n\nstruct be_cmd_req_set_mac_list {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 mac_count;\n\tu8 rsvd1;\n\tu16 rsvd2;\n\tstruct macaddr mac[BE_MAX_MAC];\n} __packed;\n\n \n#define PORT_FWD_TYPE_VEPA\t\t0x3\n#define PORT_FWD_TYPE_VEB\t\t0x2\n#define PORT_FWD_TYPE_PASSTHRU\t\t0x1\n\n#define ENABLE_MAC_SPOOFCHK\t\t0x2\n#define DISABLE_MAC_SPOOFCHK\t\t0x3\n\nstruct amap_set_hsw_context {\n\tu8 interface_id[16];\n\tu8 rsvd0[8];\n\tu8 mac_spoofchk[2];\n\tu8 rsvd1[4];\n\tu8 pvid_valid;\n\tu8 pport;\n\tu8 rsvd2[6];\n\tu8 port_fwd_type[3];\n\tu8 rsvd3[5];\n\tu8 vlan_spoofchk[2];\n\tu8 pvid[16];\n\tu8 rsvd4[32];\n\tu8 rsvd5[32];\n\tu8 rsvd6[32];\n} __packed;\n\nstruct be_cmd_req_set_hsw_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 context[sizeof(struct amap_set_hsw_context) / 8];\n} __packed;\n\nstruct amap_get_hsw_req_context {\n\tu8 interface_id[16];\n\tu8 rsvd0[14];\n\tu8 pvid_valid;\n\tu8 pport;\n} __packed;\n\nstruct amap_get_hsw_resp_context {\n\tu8 rsvd0[6];\n\tu8 port_fwd_type[3];\n\tu8 rsvd1[5];\n\tu8 spoofchk;\n\tu8 rsvd2;\n\tu8 pvid[16];\n\tu8 rsvd3[32];\n\tu8 rsvd4[32];\n\tu8 rsvd5[32];\n} __packed;\n\nstruct be_cmd_req_get_hsw_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 context[sizeof(struct amap_get_hsw_req_context) / 8];\n} __packed;\n\nstruct be_cmd_resp_get_hsw_config {\n\tstruct be_cmd_resp_hdr hdr;\n\tu8 context[sizeof(struct amap_get_hsw_resp_context) / 8];\n\tu32 rsvd;\n};\n\n \nstruct be_cmd_req_get_port_name {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd0;\n};\n\nstruct be_cmd_resp_get_port_name {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 port_name[4];\n};\n\n \n#define BE_TXP_SW_SZ\t\t\t48\nstruct be_port_rxf_stats_v1 {\n\tu32 rsvd0[12];\n\tu32 rx_crc_errors;\n\tu32 rx_alignment_symbol_errors;\n\tu32 rx_pause_frames;\n\tu32 rx_priority_pause_frames;\n\tu32 rx_control_frames;\n\tu32 rx_in_range_errors;\n\tu32 rx_out_range_errors;\n\tu32 rx_frame_too_long;\n\tu32 rx_address_filtered;\n\tu32 rx_dropped_too_small;\n\tu32 rx_dropped_too_short;\n\tu32 rx_dropped_header_too_small;\n\tu32 rx_dropped_tcp_length;\n\tu32 rx_dropped_runt;\n\tu32 rsvd1[10];\n\tu32 rx_ip_checksum_errs;\n\tu32 rx_tcp_checksum_errs;\n\tu32 rx_udp_checksum_errs;\n\tu32 rsvd2[7];\n\tu32 rx_switched_unicast_packets;\n\tu32 rx_switched_multicast_packets;\n\tu32 rx_switched_broadcast_packets;\n\tu32 rsvd3[3];\n\tu32 tx_pauseframes;\n\tu32 tx_priority_pauseframes;\n\tu32 tx_controlframes;\n\tu32 rsvd4[10];\n\tu32 rxpp_fifo_overflow_drop;\n\tu32 rx_input_fifo_overflow_drop;\n\tu32 pmem_fifo_overflow_drop;\n\tu32 jabber_events;\n\tu32 rsvd5[3];\n};\n\n\nstruct be_rxf_stats_v1 {\n\tstruct be_port_rxf_stats_v1 port[4];\n\tu32 rsvd0[2];\n\tu32 rx_drops_no_pbuf;\n\tu32 rx_drops_no_txpb;\n\tu32 rx_drops_no_erx_descr;\n\tu32 rx_drops_no_tpre_descr;\n\tu32 rsvd1[6];\n\tu32 rx_drops_too_many_frags;\n\tu32 rx_drops_invalid_ring;\n\tu32 forwarded_packets;\n\tu32 rx_drops_mtu;\n\tu32 rsvd2[14];\n};\n\nstruct be_erx_stats_v1 {\n\tu32 rx_drops_no_fragments[68];      \n\tu32 rsvd[4];\n};\n\nstruct be_port_rxf_stats_v2 {\n\tu32 rsvd0[10];\n\tu32 roce_bytes_received_lsd;\n\tu32 roce_bytes_received_msd;\n\tu32 rsvd1[5];\n\tu32 roce_frames_received;\n\tu32 rx_crc_errors;\n\tu32 rx_alignment_symbol_errors;\n\tu32 rx_pause_frames;\n\tu32 rx_priority_pause_frames;\n\tu32 rx_control_frames;\n\tu32 rx_in_range_errors;\n\tu32 rx_out_range_errors;\n\tu32 rx_frame_too_long;\n\tu32 rx_address_filtered;\n\tu32 rx_dropped_too_small;\n\tu32 rx_dropped_too_short;\n\tu32 rx_dropped_header_too_small;\n\tu32 rx_dropped_tcp_length;\n\tu32 rx_dropped_runt;\n\tu32 rsvd2[10];\n\tu32 rx_ip_checksum_errs;\n\tu32 rx_tcp_checksum_errs;\n\tu32 rx_udp_checksum_errs;\n\tu32 rsvd3[7];\n\tu32 rx_switched_unicast_packets;\n\tu32 rx_switched_multicast_packets;\n\tu32 rx_switched_broadcast_packets;\n\tu32 rsvd4[3];\n\tu32 tx_pauseframes;\n\tu32 tx_priority_pauseframes;\n\tu32 tx_controlframes;\n\tu32 rsvd5[10];\n\tu32 rxpp_fifo_overflow_drop;\n\tu32 rx_input_fifo_overflow_drop;\n\tu32 pmem_fifo_overflow_drop;\n\tu32 jabber_events;\n\tu32 rsvd6[3];\n\tu32 rx_drops_payload_size;\n\tu32 rx_drops_clipped_header;\n\tu32 rx_drops_crc;\n\tu32 roce_drops_payload_len;\n\tu32 roce_drops_crc;\n\tu32 rsvd7[19];\n};\n\nstruct be_rxf_stats_v2 {\n\tstruct be_port_rxf_stats_v2 port[4];\n\tu32 rsvd0[2];\n\tu32 rx_drops_no_pbuf;\n\tu32 rx_drops_no_txpb;\n\tu32 rx_drops_no_erx_descr;\n\tu32 rx_drops_no_tpre_descr;\n\tu32 rsvd1[6];\n\tu32 rx_drops_too_many_frags;\n\tu32 rx_drops_invalid_ring;\n\tu32 forwarded_packets;\n\tu32 rx_drops_mtu;\n\tu32 rsvd2[35];\n};\n\nstruct be_hw_stats_v1 {\n\tstruct be_rxf_stats_v1 rxf;\n\tu32 rsvd0[BE_TXP_SW_SZ];\n\tstruct be_erx_stats_v1 erx;\n\tstruct be_pmem_stats pmem;\n\tu32 rsvd1[18];\n};\n\nstruct be_cmd_req_get_stats_v1 {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd[sizeof(struct be_hw_stats_v1)];\n};\n\nstruct be_cmd_resp_get_stats_v1 {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct be_hw_stats_v1 hw_stats;\n};\n\nstruct be_erx_stats_v2 {\n\tu32 rx_drops_no_fragments[136];      \n\tu32 rsvd[3];\n};\n\nstruct be_hw_stats_v2 {\n\tstruct be_rxf_stats_v2 rxf;\n\tu32 rsvd0[BE_TXP_SW_SZ];\n\tstruct be_erx_stats_v2 erx;\n\tstruct be_pmem_stats pmem;\n\tu32 rsvd1[18];\n};\n\nstruct be_cmd_req_get_stats_v2 {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd[sizeof(struct be_hw_stats_v2)];\n};\n\nstruct be_cmd_resp_get_stats_v2 {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct be_hw_stats_v2 hw_stats;\n};\n\n \n#define MAX_MODULES 27\n#define MAX_MODES 4\n#define MODE_UART 0\n#define FW_LOG_LEVEL_DEFAULT 48\n#define FW_LOG_LEVEL_FATAL 64\n\nstruct ext_fat_mode {\n\tu8 mode;\n\tu8 rsvd0;\n\tu16 port_mask;\n\tu32 dbg_lvl;\n\tu64 fun_mask;\n} __packed;\n\nstruct ext_fat_modules {\n\tu8 modules_str[32];\n\tu32 modules_id;\n\tu32 num_modes;\n\tstruct ext_fat_mode trace_lvl[MAX_MODES];\n} __packed;\n\nstruct be_fat_conf_params {\n\tu32 max_log_entries;\n\tu32 log_entry_size;\n\tu8 log_type;\n\tu8 max_log_funs;\n\tu8 max_log_ports;\n\tu8 rsvd0;\n\tu32 supp_modes;\n\tu32 num_modules;\n\tstruct ext_fat_modules module[MAX_MODULES];\n} __packed;\n\nstruct be_cmd_req_get_ext_fat_caps {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 parameter_type;\n};\n\nstruct be_cmd_resp_get_ext_fat_caps {\n\tstruct be_cmd_resp_hdr hdr;\n\tstruct be_fat_conf_params get_params;\n};\n\nstruct be_cmd_req_set_ext_fat_caps {\n\tstruct be_cmd_req_hdr hdr;\n\tstruct be_fat_conf_params set_params;\n};\n\n#define RESOURCE_DESC_SIZE_V0\t\t\t72\n#define RESOURCE_DESC_SIZE_V1\t\t\t88\n#define PCIE_RESOURCE_DESC_TYPE_V0\t\t0x40\n#define NIC_RESOURCE_DESC_TYPE_V0\t\t0x41\n#define PCIE_RESOURCE_DESC_TYPE_V1\t\t0x50\n#define NIC_RESOURCE_DESC_TYPE_V1\t\t0x51\n#define PORT_RESOURCE_DESC_TYPE_V1\t\t0x55\n#define MAX_RESOURCE_DESC\t\t\t264\n\n#define IF_CAPS_FLAGS_VALID_SHIFT\t\t0\t \n#define VFT_SHIFT\t\t\t\t3\t \n#define IMM_SHIFT\t\t\t\t6\t \n#define NOSV_SHIFT\t\t\t\t7\t \n\n#define MISSION_NIC\t\t\t\t1\n#define MISSION_RDMA\t\t\t\t8\n\nstruct be_res_desc_hdr {\n\tu8 desc_type;\n\tu8 desc_len;\n} __packed;\n\nstruct be_port_res_desc {\n\tstruct be_res_desc_hdr hdr;\n\tu8 rsvd0;\n\tu8 flags;\n\tu8 link_num;\n\tu8 mc_type;\n\tu16 rsvd1;\n\n#define NV_TYPE_MASK\t\t\t\t0x3\t \n#define NV_TYPE_DISABLED\t\t\t1\n#define NV_TYPE_VXLAN\t\t\t\t3\n#define SOCVID_SHIFT\t\t\t\t2\t \n#define RCVID_SHIFT\t\t\t\t4\t \n#define PF_NUM_IGNORE\t\t\t\t255\n\tu8 nv_flags;\n\tu8 rsvd2;\n\t__le16 nv_port;\t\t\t\t\t \n\tu32 rsvd3[19];\n} __packed;\n\nstruct be_pcie_res_desc {\n\tstruct be_res_desc_hdr hdr;\n\tu8 rsvd0;\n\tu8 flags;\n\tu16 rsvd1;\n\tu8 pf_num;\n\tu8 rsvd2;\n\tu32 rsvd3;\n\tu8 sriov_state;\n\tu8 pf_state;\n\tu8 pf_type;\n\tu8 rsvd4;\n\tu16 num_vfs;\n\tu16 rsvd5;\n\tu32 rsvd6[17];\n} __packed;\n\nstruct be_nic_res_desc {\n\tstruct be_res_desc_hdr hdr;\n\tu8 rsvd1;\n\n#define QUN_SHIFT\t\t\t\t4  \n\tu8 flags;\n\tu8 vf_num;\n\tu8 rsvd2;\n\tu8 pf_num;\n\tu8 rsvd3;\n\tu16 unicast_mac_count;\n\tu8 rsvd4[6];\n\tu16 mcc_count;\n\tu16 vlan_count;\n\tu16 mcast_mac_count;\n\tu16 txq_count;\n\tu16 rq_count;\n\tu16 rssq_count;\n\tu16 lro_count;\n\tu16 cq_count;\n\tu16 toe_conn_count;\n\tu16 eq_count;\n\tu16 vlan_id;\n\tu16 iface_count;\n\tu32 cap_flags;\n\tu8 link_param;\n\tu8 rsvd6;\n\tu16 channel_id_param;\n\tu32 bw_min;\n\tu32 bw_max;\n\tu8 acpi_params;\n\tu8 wol_param;\n\tu16 rsvd7;\n\tu16 tunnel_iface_count;\n\tu16 direct_tenant_iface_count;\n\tu32 rsvd8[6];\n} __packed;\n\n \nenum mc_type {\n\tMC_NONE = 0x01,\n\tUMC = 0x02,\n\tFLEX10 = 0x03,\n\tvNIC1 = 0x04,\n\tnPAR = 0x05,\n\tUFP = 0x06,\n\tvNIC2 = 0x07\n};\n\n \nstatic inline bool be_is_mc(struct be_adapter *adapter)\n{\n\treturn adapter->mc_type > MC_NONE;\n}\n\nstruct be_cmd_req_get_func_config {\n\tstruct be_cmd_req_hdr hdr;\n};\n\nstruct be_cmd_resp_get_func_config {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 desc_count;\n\tu8 func_param[MAX_RESOURCE_DESC * RESOURCE_DESC_SIZE_V1];\n};\n\nenum {\n\tRESOURCE_LIMITS,\n\tRESOURCE_MODIFIABLE\n};\n\nstruct be_cmd_req_get_profile_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 rsvd;\n#define ACTIVE_PROFILE_TYPE\t\t\t0x2\n#define SAVED_PROFILE_TYPE\t\t\t0x0\n#define QUERY_MODIFIABLE_FIELDS_TYPE\t\tBIT(3)\n\tu8 type;\n\tu16 rsvd1;\n};\n\nstruct be_cmd_resp_get_profile_config {\n\tstruct be_cmd_resp_hdr hdr;\n\t__le16 desc_count;\n\tu16 rsvd;\n\tu8 func_param[MAX_RESOURCE_DESC * RESOURCE_DESC_SIZE_V1];\n};\n\n#define FIELD_MODIFIABLE\t\t\t0xFFFF\nstruct be_cmd_req_set_profile_config {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd;\n\tu32 desc_count;\n\tu8 desc[2 * RESOURCE_DESC_SIZE_V1];\n} __packed;\n\nstruct be_cmd_req_get_active_profile {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 rsvd;\n} __packed;\n\nstruct be_cmd_resp_get_active_profile {\n\tstruct be_cmd_resp_hdr hdr;\n\tu16 active_profile_id;\n\tu16 next_profile_id;\n} __packed;\n\nstruct be_cmd_enable_disable_vf {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 enable;\n\tu8 rsvd[3];\n};\n\nstruct be_cmd_req_intr_set {\n\tstruct be_cmd_req_hdr hdr;\n\tu8 intr_enabled;\n\tu8 rsvd[3];\n};\n\nstatic inline bool check_privilege(struct be_adapter *adapter, u32 flags)\n{\n\treturn flags & adapter->cmd_privileges ? true : false;\n}\n\n \nstruct be_if_desc {\n\tu32 if_id;\n\tu32 cap_flags;\n\tu32 en_flags;\n};\n\nstruct be_cmd_req_get_iface_list {\n\tstruct be_cmd_req_hdr hdr;\n};\n\nstruct be_cmd_resp_get_iface_list {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 if_cnt;\n\tstruct be_if_desc if_desc;\n};\n\n \n#define\tBE_FEATURE_UE_RECOVERY\t\t0x10\n#define\tBE_UE_RECOVERY_UER_MASK\t\t0x1\n\nstruct be_req_ue_recovery {\n\tu32\tuer;\n\tu32\trsvd;\n};\n\nstruct be_cmd_req_set_features {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 features;\n\tu32 parameter_len;\n\tunion {\n\t\tstruct be_req_ue_recovery req;\n\t\tu32 rsvd[2];\n\t} parameter;\n};\n\nstruct be_resp_ue_recovery {\n\tu32 uer;\n\tu16 ue2rp;\n\tu16 ue2sr;\n};\n\nstruct be_cmd_resp_set_features {\n\tstruct be_cmd_resp_hdr hdr;\n\tu32 features;\n\tu32 parameter_len;\n\tunion {\n\t\tstruct be_resp_ue_recovery resp;\n\t\tu32 rsvd[2];\n\t} parameter;\n};\n\n \n#define PLINK_ENABLE            BIT(0)\n#define PLINK_TRACK             BIT(8)\nstruct be_cmd_req_set_ll_link {\n\tstruct be_cmd_req_hdr hdr;\n\tu32 link_config;  \n};\n\n \n#define OP_CONVERT_NORMAL_TO_TUNNEL\t\t0\n#define OP_CONVERT_TUNNEL_TO_NORMAL\t\t1\n\nstruct be_cmd_req_manage_iface_filters {\n\tstruct be_cmd_req_hdr hdr;\n\tu8  op;\n\tu8  rsvd0;\n\tu8  flags;\n\tu8  rsvd1;\n\tu32 tunnel_iface_id;\n\tu32 target_iface_id;\n\tu8  mac[6];\n\tu16 vlan_tag;\n\tu32 tenant_id;\n\tu32 filter_id;\n\tu32 cap_flags;\n\tu32 cap_control_flags;\n} __packed;\n\nu16 be_POST_stage_get(struct be_adapter *adapter);\nint be_pci_fnum_get(struct be_adapter *adapter);\nint be_fw_wait_ready(struct be_adapter *adapter);\nint be_cmd_mac_addr_query(struct be_adapter *adapter, u8 *mac_addr,\n\t\t\t  bool permanent, u32 if_handle, u32 pmac_id);\nint be_cmd_pmac_add(struct be_adapter *adapter, const u8 *mac_addr, u32 if_id,\n\t\t    u32 *pmac_id, u32 domain);\nint be_cmd_pmac_del(struct be_adapter *adapter, u32 if_id, int pmac_id,\n\t\t    u32 domain);\nint be_cmd_if_create(struct be_adapter *adapter, u32 cap_flags, u32 en_flags,\n\t\t     u32 *if_handle, u32 domain);\nint be_cmd_if_destroy(struct be_adapter *adapter, int if_handle, u32 domain);\nint be_cmd_eq_create(struct be_adapter *adapter, struct be_eq_obj *eqo);\nint be_cmd_cq_create(struct be_adapter *adapter, struct be_queue_info *cq,\n\t\t     struct be_queue_info *eq, bool no_delay,\n\t\t     int num_cqe_dma_coalesce);\nint be_cmd_mccq_create(struct be_adapter *adapter, struct be_queue_info *mccq,\n\t\t       struct be_queue_info *cq);\nint be_cmd_txq_create(struct be_adapter *adapter, struct be_tx_obj *txo);\nint be_cmd_rxq_create(struct be_adapter *adapter, struct be_queue_info *rxq,\n\t\t      u16 cq_id, u16 frag_size, u32 if_id, u32 rss, u8 *rss_id);\nint be_cmd_q_destroy(struct be_adapter *adapter, struct be_queue_info *q,\n\t\t     int type);\nint be_cmd_rxq_destroy(struct be_adapter *adapter, struct be_queue_info *q);\nint be_cmd_link_status_query(struct be_adapter *adapter, u16 *link_speed,\n\t\t\t     u8 *link_status, u32 dom);\nint be_cmd_reset(struct be_adapter *adapter);\nint be_cmd_get_stats(struct be_adapter *adapter, struct be_dma_mem *nonemb_cmd);\nint lancer_cmd_get_pport_stats(struct be_adapter *adapter,\n\t\t\t       struct be_dma_mem *nonemb_cmd);\nint be_cmd_get_fw_ver(struct be_adapter *adapter);\nint be_cmd_modify_eqd(struct be_adapter *adapter, struct be_set_eqd *, int num);\nint be_cmd_vlan_config(struct be_adapter *adapter, u32 if_id, u16 *vtag_array,\n\t\t       u32 num, u32 domain);\nint be_cmd_rx_filter(struct be_adapter *adapter, u32 flags, u32 status);\nint be_cmd_set_flow_control(struct be_adapter *adapter, u32 tx_fc, u32 rx_fc);\nint be_cmd_get_flow_control(struct be_adapter *adapter, u32 *tx_fc, u32 *rx_fc);\nint be_cmd_query_fw_cfg(struct be_adapter *adapter);\nint be_cmd_reset_function(struct be_adapter *adapter);\nint be_cmd_rss_config(struct be_adapter *adapter, u8 *rsstable,\n\t\t      u32 rss_hash_opts, u16 table_size, const u8 *rss_hkey);\nint be_process_mcc(struct be_adapter *adapter);\nint be_cmd_set_beacon_state(struct be_adapter *adapter, u8 port_num, u8 beacon,\n\t\t\t    u8 status, u8 state);\nint be_cmd_get_beacon_state(struct be_adapter *adapter, u8 port_num,\n\t\t\t    u32 *state);\nint be_cmd_read_port_transceiver_data(struct be_adapter *adapter,\n\t\t\t\t      u8 page_num, u32 off, u32 len, u8 *data);\nint be_cmd_query_cable_type(struct be_adapter *adapter);\nint be_cmd_query_sfp_info(struct be_adapter *adapter);\nint lancer_cmd_read_object(struct be_adapter *adapter, struct be_dma_mem *cmd,\n\t\t\t   u32 data_size, u32 data_offset, const char *obj_name,\n\t\t\t   u32 *data_read, u32 *eof, u8 *addn_status);\nint lancer_fw_download(struct be_adapter *adapter, const struct firmware *fw);\nint be_fw_download(struct be_adapter *adapter, const struct firmware *fw);\nint be_cmd_enable_magic_wol(struct be_adapter *adapter, u8 *mac,\n\t\t\t    struct be_dma_mem *nonemb_cmd);\nint be_cmd_fw_init(struct be_adapter *adapter);\nint be_cmd_fw_clean(struct be_adapter *adapter);\nvoid be_async_mcc_enable(struct be_adapter *adapter);\nvoid be_async_mcc_disable(struct be_adapter *adapter);\nint be_cmd_loopback_test(struct be_adapter *adapter, u32 port_num,\n\t\t\t u32 loopback_type, u32 pkt_size, u32 num_pkts,\n\t\t\t u64 pattern);\nint be_cmd_ddr_dma_test(struct be_adapter *adapter, u64 pattern, u32 byte_cnt,\n\t\t\tstruct be_dma_mem *cmd);\nint be_cmd_get_seeprom_data(struct be_adapter *adapter,\n\t\t\t    struct be_dma_mem *nonemb_cmd);\nint be_cmd_set_loopback(struct be_adapter *adapter, u8 port_num,\n\t\t\tu8 loopback_type, u8 enable);\nint be_cmd_get_phy_info(struct be_adapter *adapter);\nint be_cmd_config_qos(struct be_adapter *adapter, u32 max_rate,\n\t\t      u16 link_speed, u8 domain);\nvoid be_detect_error(struct be_adapter *adapter);\nint be_cmd_get_die_temperature(struct be_adapter *adapter);\nint be_cmd_get_cntl_attributes(struct be_adapter *adapter);\nint be_cmd_get_fat_dump_len(struct be_adapter *adapter, u32 *dump_size);\nint be_cmd_get_fat_dump(struct be_adapter *adapter, u32 buf_len, void *buf);\nint be_cmd_req_native_mode(struct be_adapter *adapter);\nint be_cmd_get_fn_privileges(struct be_adapter *adapter, u32 *privilege,\n\t\t\t     u32 domain);\nint be_cmd_set_fn_privileges(struct be_adapter *adapter, u32 privileges,\n\t\t\t     u32 vf_num);\nint be_cmd_get_mac_from_list(struct be_adapter *adapter, u8 *mac,\n\t\t\t     bool *pmac_id_active, u32 *pmac_id,\n\t\t\t     u32 if_handle, u8 domain);\nint be_cmd_get_active_mac(struct be_adapter *adapter, u32 pmac_id, u8 *mac,\n\t\t\t  u32 if_handle, bool active, u32 domain);\nint be_cmd_get_perm_mac(struct be_adapter *adapter, u8 *mac);\nint be_cmd_set_mac_list(struct be_adapter *adapter, u8 *mac_array, u8 mac_count,\n\t\t\tu32 domain);\nint be_cmd_set_mac(struct be_adapter *adapter, u8 *mac, int if_id, u32 dom);\nint be_cmd_set_hsw_config(struct be_adapter *adapter, u16 pvid, u32 domain,\n\t\t\t  u16 intf_id, u16 hsw_mode, u8 spoofchk);\nint be_cmd_get_hsw_config(struct be_adapter *adapter, u16 *pvid, u32 domain,\n\t\t\t  u16 intf_id, u8 *mode, bool *spoofchk);\nint be_cmd_get_acpi_wol_cap(struct be_adapter *adapter);\nint be_cmd_set_fw_log_level(struct be_adapter *adapter, u32 level);\nint be_cmd_get_fw_log_level(struct be_adapter *adapter);\nint be_cmd_get_ext_fat_capabilites(struct be_adapter *adapter,\n\t\t\t\t   struct be_dma_mem *cmd);\nint be_cmd_set_ext_fat_capabilites(struct be_adapter *adapter,\n\t\t\t\t   struct be_dma_mem *cmd,\n\t\t\t\t   struct be_fat_conf_params *cfgs);\nint lancer_physdev_ctrl(struct be_adapter *adapter, u32 mask);\nint lancer_initiate_dump(struct be_adapter *adapter);\nint lancer_delete_dump(struct be_adapter *adapter);\nbool dump_present(struct be_adapter *adapter);\nint lancer_test_and_set_rdy_state(struct be_adapter *adapter);\nint be_cmd_query_port_name(struct be_adapter *adapter);\nint be_cmd_get_func_config(struct be_adapter *adapter,\n\t\t\t   struct be_resources *res);\nint be_cmd_get_profile_config(struct be_adapter *adapter,\n\t\t\t      struct be_resources *res,\n\t\t\t      struct be_port_resources *port_res,\n\t\t\t      u8 profile_type, u8 query, u8 domain);\nint be_cmd_get_active_profile(struct be_adapter *adapter, u16 *profile);\nint be_cmd_get_if_id(struct be_adapter *adapter, struct be_vf_cfg *vf_cfg,\n\t\t     int vf_num);\nint be_cmd_enable_vf(struct be_adapter *adapter, u8 domain);\nint be_cmd_intr_set(struct be_adapter *adapter, bool intr_enable);\nint be_cmd_set_logical_link_config(struct be_adapter *adapter,\n\t\t\t\t\t  int link_state, u8 domain);\nint be_cmd_set_vxlan_port(struct be_adapter *adapter, __be16 port);\nint be_cmd_manage_iface(struct be_adapter *adapter, u32 iface, u8 op);\nint be_cmd_set_sriov_config(struct be_adapter *adapter,\n\t\t\t    struct be_resources res, u16 num_vfs,\n\t\t\t    struct be_resources *vft_res);\nint be_cmd_set_features(struct be_adapter *adapter);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}