--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab04_kjb5568_rjl5336.twx lab04_kjb5568_rjl5336.ncd -o
lab04_kjb5568_rjl5336.twr lab04_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab04_kjb5568_rjl5336.ncd
Physical constraint file: lab04_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.682ns.
--------------------------------------------------------------------------------

Paths for end point Register5/Q_0 (SLICE_X57Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UP_Oneshot/Flip/Q (FF)
  Destination:          Register5/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (1.354 - 1.482)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UP_Oneshot/Flip/Q to Register5/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.456   UP_Oneshot/Flip/Q
                                                       UP_Oneshot/Flip/Q
    SLICE_X41Y81.A2      net (fanout=1)        0.802   UP_Oneshot/Flip/Q
    SLICE_X41Y81.AMUX    Tilo                  0.354   UP_oneshotted
                                                       Register5/_n0019_inv1
    SLICE_X57Y81.CE      net (fanout=1)        0.702   Register5/_n0019_inv
    SLICE_X57Y81.CLK     Tceck                 0.205   Register5/Q<3>
                                                       Register5/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.015ns logic, 1.504ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point Register5/Q_1 (SLICE_X57Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UP_Oneshot/Flip/Q (FF)
  Destination:          Register5/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (1.354 - 1.482)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UP_Oneshot/Flip/Q to Register5/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.456   UP_Oneshot/Flip/Q
                                                       UP_Oneshot/Flip/Q
    SLICE_X41Y81.A2      net (fanout=1)        0.802   UP_Oneshot/Flip/Q
    SLICE_X41Y81.AMUX    Tilo                  0.354   UP_oneshotted
                                                       Register5/_n0019_inv1
    SLICE_X57Y81.CE      net (fanout=1)        0.702   Register5/_n0019_inv
    SLICE_X57Y81.CLK     Tceck                 0.205   Register5/Q<3>
                                                       Register5/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.015ns logic, 1.504ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point Register5/Q_2 (SLICE_X57Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UP_Oneshot/Flip/Q (FF)
  Destination:          Register5/Q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (1.354 - 1.482)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UP_Oneshot/Flip/Q to Register5/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.456   UP_Oneshot/Flip/Q
                                                       UP_Oneshot/Flip/Q
    SLICE_X41Y81.A2      net (fanout=1)        0.802   UP_Oneshot/Flip/Q
    SLICE_X41Y81.AMUX    Tilo                  0.354   UP_oneshotted
                                                       Register5/_n0019_inv1
    SLICE_X57Y81.CE      net (fanout=1)        0.702   Register5/_n0019_inv
    SLICE_X57Y81.CLK     Tceck                 0.205   Register5/Q<3>
                                                       Register5/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.015ns logic, 1.504ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulse50/cnt/Q_0 (SLICE_X38Y78.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse50/cnt/count_0 (FF)
  Destination:          pulse50/cnt/Q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse50/cnt/count_0 to pulse50/cnt/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.AQ      Tcko                  0.141   pulse50/cnt/count<1>
                                                       pulse50/cnt/count_0
    SLICE_X38Y78.B5      net (fanout=2)        0.102   pulse50/cnt/count<0>
    SLICE_X38Y78.CLK     Tah         (-Th)     0.083   pulse50/cnt/Q<1>
                                                       pulse50/cnt/Q_0_rstpot
                                                       pulse50/cnt/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.058ns logic, 0.102ns route)
                                                       (36.3% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point Register2/Q_3 (SLICE_X53Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register2/count_3 (FF)
  Destination:          Register2/Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register2/count_3 to Register2/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.DQ      Tcko                  0.141   Register2/count<3>
                                                       Register2/count_3
    SLICE_X53Y78.DX      net (fanout=2)        0.130   Register2/count<3>
    SLICE_X53Y78.CLK     Tckdi       (-Th)     0.072   Register2/Q<3>
                                                       Register2/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.069ns logic, 0.130ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point Register2/Q_1 (SLICE_X53Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register2/count_1 (FF)
  Destination:          Register2/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register2/count_1 to Register2/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.BQ      Tcko                  0.141   Register2/count<3>
                                                       Register2/count_1
    SLICE_X53Y78.BX      net (fanout=2)        0.129   Register2/count<1>
    SLICE_X53Y78.CLK     Tckdi       (-Th)     0.066   Register2/Q<3>
                                                       Register2/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.075ns logic, 0.129ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulse50/cnt/count<1>/CLK
  Logical resource: pulse50/cnt/count_0/CK
  Location pin: SLICE_X39Y78.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulse50/cnt/count<1>/CLK
  Logical resource: pulse50/cnt/count_0/CK
  Location pin: SLICE_X39Y78.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 83 paths, 0 nets, and 57 connections

Design statistics:
   Minimum period:   2.682ns{1}   (Maximum frequency: 372.856MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 28 09:29:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



