<root><simulation><result_generated_time />2023-05-16 17:16:34<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />56/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [256, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 8), ('K', 4)], [('C', 8)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 8)], [('C', 8)]], [[('K', 4)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('C', 2), ('K', 4), ('OX', 5)], [('K', 16), ('OX', 3), ('OX', 5), ('OY', 15)], []]<I />[[('OY', 5), ('C', 2), ('K', 4), ('OX', 5), ('K', 16)], [('OX', 3), ('OX', 5)], [('OY', 15)]]<O />[[('OY', 5), ('C', 2)], [('K', 4), ('OX', 5), ('K', 16), ('OX', 3), ('OX', 5)], [('OY', 15)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 25, 225, 1], 'I': [4.0, 64.0, 1.0, 1.0], 'O': [64.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 262144, 262144], 'I': [400, 1536000, 23040000], 'O': [40, 3072000, 46080000], 'O_partial': [40, 0, 0], 'O_final': [0, 3072000, 46080000]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.78, 0.05, 0.0], 'O': [0.08, 0.09, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.15, 0.0], 'I': [0.78, 0.15, 0.0], 'O': [0.08, 0.15, 0.0]}<effective_mem_size_bit />{'W': [64, 262144, 262144], 'I': [400, 1536000, 23040000], 'O': [40, 768000, 3072000], 'O_partial': [40, 0, 0], 'O_final': [0, 768000, 3072000]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [256, 256, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864000, 7372800], [7372800, 32768], [32768, 0]]<I />[[184320000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(5760000, 11520000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(5760000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608000, 921600], [115200, 512], [128, 0]]<I />[[23040000, 360000], [45000, 45000], [11250, 0]]<O />[[(720000, 1440000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([720000, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1611788897.9<mem_energy_breakdown><W />[1884.4, 12175.7, 170.5]<I />[7873.3, 8918.4, 14983.3]<O />[1008.8, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9951<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9951<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />723544<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />3544<load_cycle_individual />{'W': [32, 512, 0], 'I': [200, 3000, 0]}<load_cycle_combined />{'W': 512, 'I': 3000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-716201, -604632], [-720000, -720000]], 'I': [[-719999], [-43456, 0], [-630000, -661500]], 'O': [[-720000], [-648000, -648000], [-630000, -697500]]}<mem_stall_cycle_shared />{'W': [[-719999], [-716201, 0], [0, 0]], 'I': [[-719999], [-43456, 0], [0, 0]], 'O': [[-720000], [-648000, -648000], [-630000, -697500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 262144, 262144], 'I': [400, 1536000, 23040000], 'O': [40, 3072000, 46080000], 'O_partial': [40, 0, 0], 'O_final': [0, 3072000, 46080000]}<data_size_each_level_total />{'W': [16384, 262144, 262144], 'I': [102400, 1536000, 23040000], 'O': [640, 3072000, 46080000]}<loop_cycles_each_level />{'W': [200, 720000, 720000], 'I': [3200, 48000, 720000], 'O': [10, 48000, 720000]}<top_ir_loop_size />{'W': [5, 225, 1], 'I': [16, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [81.9, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 4.0], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [409.6, 81.9], [81.9, 0.4]], 'I': [[8.0, 2.0], [512.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [128.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [81.9, 0.4], [0.4, 0]], 'I': [[8.0, 2.0], [512.0, 32.0], [32.0, 0]], 'O': [[8.0, 4.0], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [657.9, 96.4], [32.4, 64.0]], 'I': [[8.0, 2.0], [657.9, 96.4], [32.4, 64.0]], 'O': [[8.0, 4.0], [657.9, 96.4], [32.4, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [200, 200, 3600], [720000, 720000, 1]], 'I': [[1, 1, 720000], [200, 3200, 225], [48000, 48000, 15]], 'O': [[1, 1, 720000], [10, 10, 72000], [48000, 48000, 15]]}<trans_time_real />{'W': [[0, 1, 720000], [[1, 200, 3600], [32, 200, 3600]], [[512, 720000, 1], [128, 720000, 1]]], 'I': [[0, 1, 720000], [[6, 3200, 225], [200, 3200, 225]], [[3000, 48000, 15], [750, 48000, 15]]], 'O': [[0, 1, 720000], [[1, 10, 72000], [1, 10, 72000]], [[6000, 48000, 15], [1500, 48000, 15]]]}<single_stall_cycle />{'W': [[-1], [-199, -168], [-719488, -719872]], 'I': [[-1], [-194, 0], [-45000, -47250]], 'O': [[-1], [-9, -9], [-42000, -46500]]}<single_stall_count />{'W': [719999, 3599, 0], 'I': [719999, 224, 14], 'O': [720000, 72000, 15]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [42000, 0], 'O': [90000, 0]}, 1: {'W': [115168, 0], 'I': [44800, 42000], 'O': [72000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-678000, -720000], [-630000, -720000]], 1: [[-560032, -678000], [-648000, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>