#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Mar 13 11:58:23 2022
# Process ID: 4028
# Current directory: D:/intelight/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4320 D:\intelight\intelight\intelight.xpr
# Log file: D:/intelight/intelight/vivado.log
# Journal file: D:/intelight/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight/intelight.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelight/ip_repo/intelight_mem_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelight/ip_repo/intelight_ip_1.0'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/intelight/intelight/sim_result/AGENT_tb_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/intelight/intelight/sim_result/bram_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelight/ip_repo/intelight_mem_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelight/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.086 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:module_ref:bram_interface:1.0 - bram_interface_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <system> from block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.086 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelight/ip_repo/intelight_mem_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/intelight/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {d:/intelight/ip_repo/intelight_mem_1.0 D:/intelight/ip_repo d:/intelight/ip_repo/intelight_ip_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intelight_mem:1.0 intelight_mem_0
endgroup
set_property location {0.5 -364 629} [get_bd_cells intelight_mem_0]
set_property location {0.5 -536 590} [get_bd_cells intelight_mem_0]
delete_bd_objs [get_bd_nets delta_t_0_1] [get_bd_ports delta_t]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins EV/delta_t]
delete_bd_objs [get_bd_nets seed_0_1] [get_bd_ports seed]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]'
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]'
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]'
connect_bd_net [get_bd_pins intelight_mem_0/seed] [get_bd_pins CU_0/seed]
delete_bd_objs [get_bd_nets max_step_0_1] [get_bd_ports max_step]
connect_bd_net [get_bd_pins intelight_mem_0/max_step] [get_bd_pins CU_0/max_step]
delete_bd_objs [get_bd_nets max_episode_0_1] [get_bd_ports max_episode]
connect_bd_net [get_bd_pins intelight_mem_0/max_episode] [get_bd_pins CU_0/max_episode]
delete_bd_objs [get_bd_nets debit_r0_0_1] [get_bd_ports debit_r0]
delete_bd_objs [get_bd_nets debit_r1_0_1] [get_bd_ports debit_r1]
delete_bd_objs [get_bd_nets debit_r2_0_1] [get_bd_ports debit_r2]
delete_bd_objs [get_bd_nets debit_r3_0_1] [get_bd_ports debit_r3]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r0] [get_bd_pins EV/debit_r0]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r1] [get_bd_pins EV/debit_r1]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r2] [get_bd_pins EV/debit_r2]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r3] [get_bd_pins EV/debit_r3]
delete_bd_objs [get_bd_nets init_panjang_r0_0_1] [get_bd_ports init_panjang_r0]
delete_bd_objs [get_bd_nets init_panjang_r1_0_1] [get_bd_ports init_panjang_r1]
delete_bd_objs [get_bd_nets init_panjang_r2_0_1] [get_bd_ports init_panjang_r2]
delete_bd_objs [get_bd_nets init_panjang_r3_0_1] [get_bd_ports init_panjang_r3]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r0] [get_bd_pins EV/init_panjang_r0]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r1] [get_bd_pins EV/init_panjang_r1]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r2] [get_bd_pins EV/init_panjang_r2]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r3] [get_bd_pins EV/init_panjang_r3]
delete_bd_objs [get_bd_nets batas_0_0_1] [get_bd_ports batas_0]
delete_bd_objs [get_bd_nets batas_1_0_1] [get_bd_ports batas_1]
delete_bd_objs [get_bd_nets batas_2_0_1] [get_bd_ports batas_2]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_0] [get_bd_pins EV/batas_0]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_1] [get_bd_pins EV/batas_1]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_2] [get_bd_pins EV/batas_2]
delete_bd_objs [get_bd_nets reward_0_0_1] [get_bd_ports reward_0]
delete_bd_objs [get_bd_nets reward_1_0_1] [get_bd_ports reward_1]
delete_bd_objs [get_bd_nets reward_2_0_1] [get_bd_ports reward_2]
delete_bd_objs [get_bd_nets reward_3_0_1] [get_bd_ports reward_3]
connect_bd_net [get_bd_pins intelight_mem_0/reward_0] [get_bd_pins EV/reward_0]
connect_bd_net [get_bd_pins intelight_mem_0/reward_1] [get_bd_pins EV/reward_1]
connect_bd_net [get_bd_pins intelight_mem_0/reward_2] [get_bd_pins EV/reward_2]
connect_bd_net [get_bd_pins intelight_mem_0/reward_3] [get_bd_pins EV/reward_3]
delete_bd_objs [get_bd_nets alpha_1] [get_bd_ports alpha]
connect_bd_net [get_bd_pins intelight_mem_0/alpha] [get_bd_pins AGENT/alpha]
delete_bd_objs [get_bd_nets gamma_1] [get_bd_ports gamma]
connect_bd_net [get_bd_pins intelight_mem_0/gamma] [get_bd_pins AGENT/gamma]
delete_bd_objs [get_bd_nets start_0_1] [get_bd_ports start]
delete_bd_objs [get_bd_nets intelight_mem_0_start]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/start]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins EV/delta_t]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins EV/delta_t]'
connect_bd_net [get_bd_pins intelight_mem_0/delta_t] [get_bd_pins EV/delta_t]
delete_bd_objs [get_bd_nets AGENT/Action_RAM_curr_act]
connect_bd_net [get_bd_pins AGENT/QA_0/act] [get_bd_pins AGENT/PG_0/act]
delete_bd_objs [get_bd_pins AGENT/act1]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
delete_bd_objs [get_bd_ports next_state]
delete_bd_objs [get_bd_ports q_next_0]
delete_bd_objs [get_bd_ports q_next_2]
delete_bd_objs [get_bd_ports q_next_1]
delete_bd_objs [get_bd_ports q_next_3]
delete_bd_objs [get_bd_ports sel_act]
delete_bd_objs [get_bd_ports act_rand]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports act_rand]'
delete_bd_objs [get_bd_ports act_rand]
delete_bd_objs [get_bd_ports new_qA]
delete_bd_objs [get_bd_ports act]
delete_bd_objs [get_bd_nets AGENT_act_greed] [get_bd_ports act_greed]
delete_bd_objs [get_bd_nets AGENT/PG_0_act_greed]
delete_bd_objs [get_bd_pins AGENT/act_greed]
delete_bd_objs [get_bd_nets CU_0_wire_sc] [get_bd_ports wire_sc]
delete_bd_objs [get_bd_nets CU_0_wire_ec] [get_bd_ports wire_ec]
regenerate_bd_layout
delete_bd_objs [get_bd_nets CU_0_finish] [get_bd_ports finish]
regenerate_bd_layout
set_property location {1 37 865} [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/intelight_mem_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins intelight_mem_0/S00_AXI]
Slave segment '/intelight_mem_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/intelight_mem_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins intelight_mem_0/S00_AXI]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_3]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_2]
endgroup
regenerate_bd_layout
regenerate_bd_layout
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/intelight_mem_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins intelight_mem_0/S00_AXI]
Slave segment '/intelight_mem_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout
delete_bd_objs [get_bd_ports rst]
connect_bd_net [get_bd_pins EV/rst] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_ports clk]
connect_bd_net [get_bd_pins EV/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
group_bd_cells PS [get_bd_cells rst_ps7_0_50M] [get_bd_cells processing_system7_0] [get_bd_cells ps7_0_axi_periph]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {3 721 27} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1939 640} [get_bd_cells axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM] [get_bd_cells axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells Action_RAM/axi_bram_ctrl_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells Action_RAM/BRAM_Block/axi_bram_ctrl_0]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 Action_RAM/BRAM_Block/blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells Action_RAM/BRAM_Block/blk_mem_gen_0]
set_property name PL_RAM [get_bd_cells Action_RAM/BRAM_Block/blk_mem_gen_0]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/addra]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/clka]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM/clka> is being overridden by the user with net </Action_RAM/BRAM_Block/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/dina]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM/dina> is being overridden by the user with net </Action_RAM/BRAM_Block/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/rsta]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM/rsta> is being overridden by the user with net </Action_RAM/BRAM_Block/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM/ena> is being overridden by the user with net </Action_RAM/BRAM_Block/cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
disconnect_bd_net /Action_RAM/BRAM_Block/reg_32bit_0_out0 [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/addra]
set_property name PL_RAM_1 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM]
set_property location {2.5 3011 1173} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2990 1152} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2962 1377} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2929 1062} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_1/addra]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
regenerate_bd_layout
move_bd_cells [get_bd_cells Action_RAM] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/PL_RAM_1/dina> is being overridden by the user with net </Action_RAM/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/PL_RAM_1/rsta> is being overridden by the user with net </Action_RAM/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/PL_RAM_1/clka> is being overridden by the user with net </Action_RAM/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/PL_RAM_1/ena> is being overridden by the user with net <BRAM_Block_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/PL_RAM_1/addra> is being overridden by the user with net </Action_RAM/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells Action_RAM/PL_RAM_1]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/clka> is being overridden by the user with net </Action_RAM/BRAM_Block/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/ena> is being overridden by the user with net </Action_RAM/BRAM_Block/cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/rsta> is being overridden by the user with net </Action_RAM/BRAM_Block/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/dina> is being overridden by the user with net </Action_RAM/BRAM_Block/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_1}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_1]
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_2}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_2]
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_3}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_3]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property name PL_RAM_0 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_4]
regenerate_bd_layout
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/addra]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/clka]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/clka> is being overridden by the user with net </Action_RAM/BRAM_Block/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/dina]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/dina> is being overridden by the user with net </Action_RAM/BRAM_Block/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/ena> is being overridden by the user with net </Action_RAM/BRAM_Block/cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/rsta]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/rsta> is being overridden by the user with net </Action_RAM/BRAM_Block/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea3] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/wea]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_2/wea> is being overridden by the user with net </Action_RAM/BRAM_Block/bram_interface_0_en2>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_0]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/addra]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/clka]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/clka> is being overridden by the user with net </Action_RAM/BRAM_Block/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/dina]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/dina> is being overridden by the user with net </Action_RAM/BRAM_Block/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/ena> is being overridden by the user with net </Action_RAM/BRAM_Block/cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/rsta]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/rsta> is being overridden by the user with net </Action_RAM/BRAM_Block/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea1] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/wea]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_0/wea> is being overridden by the user with net </Action_RAM/BRAM_Block/bram_interface_0_en0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea2] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_1/wea> is being overridden by the user with net </Action_RAM/BRAM_Block/bram_interface_0_en1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/addra]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/addra> is being overridden by the user with net </Action_RAM/BRAM_Block/reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/clka]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/clka> is being overridden by the user with net </Action_RAM/BRAM_Block/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/dina]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/dina> is being overridden by the user with net </Action_RAM/BRAM_Block/dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/ena> is being overridden by the user with net </Action_RAM/BRAM_Block/cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/rsta]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/rsta> is being overridden by the user with net </Action_RAM/BRAM_Block/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/wea]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/PL_RAM_3/wea> is being overridden by the user with net </Action_RAM/BRAM_Block/bram_interface_0_en3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
regenerate_bd_layout
group_bd_cells RAM_2 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_2] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_2]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/clkb> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/enb> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/wea> is being overridden by the user with net <bram_interface_0_en2>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/wea> is being overridden by the user with net <bram_interface_0_en2>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/web> is being overridden by the user with net <cnst_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/addrb> is being overridden by the user with net <bram_interface_0_rd_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/Action_RAM_2/doutb> is being overridden by the user with net <Action_RAM_2_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
group_bd_cells RAM_1 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_1] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/clkb> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/enb> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/wea> is being overridden by the user with net <bram_interface_0_en1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/wea> is being overridden by the user with net <bram_interface_0_en1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/web> is being overridden by the user with net <cnst_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/addrb> is being overridden by the user with net <bram_interface_0_rd_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/Action_RAM_1/doutb> is being overridden by the user with net <Action_RAM_1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
group_bd_cells RAM_3 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_3] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_3]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/clkb> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/enb> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/wea> is being overridden by the user with net <bram_interface_0_en3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/wea> is being overridden by the user with net <bram_interface_0_en3>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/web> is being overridden by the user with net <cnst_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/addrb> is being overridden by the user with net <bram_interface_0_rd_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/Action_RAM_3/doutb> is being overridden by the user with net <Action_RAM_3_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
group_bd_cells RAM_0 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_0] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_0]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/clkb> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/rstb> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rsta> is being overridden by the user with net <rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/enb> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/ena> is being overridden by the user with net <cnst_1_1bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/wea> is being overridden by the user with net <bram_interface_0_en0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/wea> is being overridden by the user with net <bram_interface_0_en0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addra> is being overridden by the user with net <reg_32bit_0_out0>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/dina> is being overridden by the user with net <dina_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/web> is being overridden by the user with net <cnst_0_4bit_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/addrb> is being overridden by the user with net <bram_interface_0_rd_addr>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/Action_RAM_0/doutb> is being overridden by the user with net <Action_RAM_0_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/BRAM_PORTB]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells PS/ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_intf_ports BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_1_1] [get_bd_intf_ports BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_2_1] [get_bd_intf_ports BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_3_1] [get_bd_intf_ports BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_nets PS/ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins intelight_mem_0/S00_AXI] -boundary_type upper [get_bd_intf_pins PS/ps7_0_axi_periph/M04_AXI]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M00_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M01_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M02_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M03_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets PS_M00_AXI_0] [get_bd_intf_ports M00_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M01_AXI_0] [get_bd_intf_ports M01_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M02_AXI_0] [get_bd_intf_ports M02_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M03_AXI_0] [get_bd_intf_ports M03_AXI_0]
delete_bd_objs [get_bd_intf_pins PS/M00_AXI]
set_property name M00_AXI [get_bd_intf_pins PS/M00_AXI_0]
M00_AXI
set_property name M01_AXI [get_bd_intf_pins PS/M01_AXI_0]
M01_AXI
set_property name M02_AXI [get_bd_intf_pins PS/M02_AXI_0]
M02_AXI
set_property name M03_AXI [get_bd_intf_pins PS/M03_AXI_0]
M03_AXI
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn1]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn1]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M04_ACLK]
endgroup
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn2]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn2]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn4]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn4]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_3/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_1/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_0/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_2/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/BRAM_PORTB_3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block/RAM_3] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/s_axi_aresetn]
set_property name axi_bram_ctrl_3 [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/S_AXI]
endgroup
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/S_AXI_0]
S_AXI_3
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_3: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_3: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block/RAM_1] [get_bd_cells axi_bram_ctrl_0]
set_property name axi_bram_ctrl_1 [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/s_axi_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/S_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_4: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_4: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/s_axi_aclk]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI]
endgroup
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/S_AXI_2]
S_AXI_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_5: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_5: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/s_axi_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI]
endgroup
set_property name S_AXI_5 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_0]
S_AXI_5
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/S_AXI_3]
S_AXI_2
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_2]
S_AXI_0
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_3]
S_AXI_2
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_5]
S_AXI_3
set_property name S_AXI_5 [get_bd_intf_pins Action_RAM/S_AXI_0]
S_AXI_5
set_property name S_AXI_6 [get_bd_intf_pins Action_RAM/S_AXI_3]
S_AXI_6
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/S_AXI_2]
S_AXI_0
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/S_AXI_5]
S_AXI_3
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/S_AXI_6]
S_AXI_2
delete_bd_objs [get_bd_intf_nets S_AXI_1_1] [get_bd_intf_ports S_AXI_1]
delete_bd_objs [get_bd_intf_nets S_AXI_2_1] [get_bd_intf_ports S_AXI_2]
delete_bd_objs [get_bd_intf_nets S_AXI_3_1] [get_bd_intf_ports S_AXI_3]
delete_bd_objs [get_bd_intf_nets S_AXI_0_1] [get_bd_intf_ports S_AXI_0]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_3] [get_bd_intf_pins PS/M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_1] [get_bd_intf_pins PS/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_0] [get_bd_intf_pins PS/M02_AXI]
delete_bd_objs [get_bd_intf_nets S_AXI_1_1]
delete_bd_objs [get_bd_intf_nets S_AXI_0_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_1] [get_bd_intf_pins PS/M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_0] [get_bd_intf_pins PS/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_2] [get_bd_intf_pins PS/M02_AXI]
regenerate_bd_layout
regenerate_bd_layout
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wire_ec'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wire_sc'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.273 ; gain = 0.066
regenerate_bd_layout
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI/Mem0] -force
Slave segment '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/PS/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/S_AXI/Mem0] -force
Slave segment '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/PS/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/S_AXI/Mem0] -force
Slave segment '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/PS/processing_system7_0/Data' at <0x4400_0000 [ 8K ]>.
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI/Mem0] -force
Slave segment '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/PS/processing_system7_0/Data' at <0x4600_0000 [ 8K ]>.
set_property offset 0x44000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_3/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_3/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_0/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_0/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_1/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_1/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_2/clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb]
WARNING: [BD 41-1306] The connection to interface pin </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb> is being overridden by the user with net </Action_RAM/BRAM_Block/RAM_2/rsta_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property offset 0x48000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0_1}]
set_property offset 0x46000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
set_property offset 0x44000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0_1}]
set_property offset 0x48000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_intelight_mem_0_S00_AXI_reg}]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
reset_run system_Action_RAM_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_Action_RAM_0_0_synth_1

reset_run system_Action_RAM_2_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_Action_RAM_2_0_synth_1

reset_run system_Action_RAM_3_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_Action_RAM_3_0_synth_1

reset_run system_Action_RAM_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_Action_RAM_1_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </Action_RAM/BRAM_Block/RAM_0/PL_RAM_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Action_RAM/BRAM_Block/RAM_1/PL_RAM_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Action_RAM/BRAM_Block/RAM_2/PL_RAM_2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </Action_RAM/BRAM_Block/RAM_3/PL_RAM_3> to default.
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_3/Action_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_0/Action_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_1/Action_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_2/Action_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/bram_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intelight_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/rst_ps7_0_50M .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_2/PL_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_1/PL_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_3/PL_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_0/PL_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m04_couplers/auto_pc .
Exporting to file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_Action_RAM_0_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_Action_RAM_1_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_Action_RAM_2_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_Action_RAM_3_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_PL_RAM_1_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_PL_RAM_2_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_PL_RAM_3_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_blk_mem_gen_0_0, cache-ID = 8b4f14356605d037; cache size = 5.081 MB.
[Sun Mar 13 14:45:35 2022] Launched system_processing_system7_0_0_synth_1, system_rst_ps7_0_50M_1_synth_1, system_intelight_mem_0_0_synth_1, system_RD_0_0_synth_1, system_QA_0_0_synth_1, system_CU_0_0_synth_1, system_bram_interface_0_0_synth_1, system_PG_0_0_synth_1, system_SD_0_0_synth_1, system_axi_bram_ctrl_0_3_synth_1, system_axi_bram_ctrl_0_5_synth_1, system_auto_pc_1_synth_1, system_auto_pc_0_synth_1, system_axi_bram_ctrl_0_2_synth_1, system_xbar_0_synth_1, system_axi_bram_ctrl_0_4_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_ps7_0_50M_1_synth_1: D:/intelight/intelight/intelight.runs/system_rst_ps7_0_50M_1_synth_1/runme.log
system_intelight_mem_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_intelight_mem_0_0_synth_1/runme.log
system_RD_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_QA_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_QA_0_0_synth_1/runme.log
system_CU_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
system_bram_interface_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_bram_interface_0_0_synth_1/runme.log
system_PG_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_PG_0_0_synth_1/runme.log
system_SD_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_SD_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_3_synth_1: D:/intelight/intelight/intelight.runs/system_axi_bram_ctrl_0_3_synth_1/runme.log
system_axi_bram_ctrl_0_5_synth_1: D:/intelight/intelight/intelight.runs/system_axi_bram_ctrl_0_5_synth_1/runme.log
system_auto_pc_1_synth_1: D:/intelight/intelight/intelight.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/intelight/intelight/intelight.runs/system_auto_pc_0_synth_1/runme.log
system_axi_bram_ctrl_0_2_synth_1: D:/intelight/intelight/intelight.runs/system_axi_bram_ctrl_0_2_synth_1/runme.log
system_xbar_0_synth_1: D:/intelight/intelight/intelight.runs/system_xbar_0_synth_1/runme.log
system_axi_bram_ctrl_0_4_synth_1: D:/intelight/intelight/intelight.runs/system_axi_bram_ctrl_0_4_synth_1/runme.log
synth_1: D:/intelight/intelight/intelight.runs/synth_1/runme.log
[Sun Mar 13 14:45:35 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight/intelight.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2097.043 ; gain = 199.770
update_module_reference system_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2123.500 ; gain = 0.000
update_module_reference system_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2123.500 ; gain = 0.000
update_module_reference system_bram_interface_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_bram_interface_0_0 from bram_interface_v1_0 1.0 to bram_interface_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.500 ; gain = 0.000
reset_run system_intelight_mem_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg0' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:73] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:67]
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg1' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:74] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:67]
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg0' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:73] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:67]
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg1' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:74] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:67]
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg0' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:69] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:63]
CRITICAL WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.reg2_2bit' - Instance 'reg1' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:70] -->> '.xil_defaultlib.reg2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:63]
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/bram_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m04_couplers/auto_pc .
Exporting to file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6feb2a8559635a4a; cache size = 11.334 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 504bfcefa4b0a818; cache size = 11.334 MB.
[Sun Mar 13 15:02:22 2022] Launched system_intelight_mem_0_0_synth_1, system_RD_0_0_synth_1, system_QA_0_0_synth_1, system_bram_interface_0_0_synth_1, system_PG_0_0_synth_1...
Run output will be captured here:
system_intelight_mem_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_intelight_mem_0_0_synth_1/runme.log
system_RD_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_QA_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_QA_0_0_synth_1/runme.log
system_bram_interface_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_bram_interface_0_0_synth_1/runme.log
system_PG_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_PG_0_0_synth_1/runme.log
[Sun Mar 13 15:02:22 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight/intelight.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2132.238 ; gain = 8.738
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intelight_mem:1.0 [get_ips  system_intelight_mem_0_0] -log ip_upgrade.log
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_intelight_mem_0_0 (intelight_mem_v1.0 1.0) from revision 2 to revision 4
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelight/intelight/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_intelight_mem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block intelight_mem_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m04_couplers/auto_pc .
Exporting to file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.117 ; gain = 23.020
catch { config_ip_cache -export [get_ips -all system_bram_interface_0_0] }
catch { config_ip_cache -export [get_ips -all system_intelight_mem_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 504bfcefa4b0a818; cache size = 12.018 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6feb2a8559635a4a; cache size = 12.018 MB.
export_ip_user_files -of_objects [get_files D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_bram_interface_0_0_synth_1 system_intelight_mem_0_0_synth_1 -jobs 8
[Sun Mar 13 15:12:35 2022] Launched system_bram_interface_0_0_synth_1, system_intelight_mem_0_0_synth_1...
Run output will be captured here:
system_bram_interface_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_bram_interface_0_0_synth_1/runme.log
system_intelight_mem_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_intelight_mem_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.117 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference system_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2212.676 ; gain = 0.000
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2212.676 ; gain = 0.000
update_module_reference system_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2215.012 ; gain = 2.336
update_module_reference system_bram_interface_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_bram_interface_0_0 from bram_interface_v1_0 1.0 to bram_interface_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2215.012 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_1_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_65fbc024.ui> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_b6399e97.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/bram_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m04_couplers/auto_pc .
Exporting to file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6feb2a8559635a4a; cache size = 12.578 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 504bfcefa4b0a818; cache size = 12.578 MB.
[Sun Mar 13 15:17:09 2022] Launched system_RD_0_0_synth_1, system_QA_0_0_synth_1, system_bram_interface_0_0_synth_1, system_PG_0_0_synth_1, synth_1...
Run output will be captured here:
system_RD_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_QA_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_QA_0_0_synth_1/runme.log
system_bram_interface_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_bram_interface_0_0_synth_1/runme.log
system_PG_0_0_synth_1: D:/intelight/intelight/intelight.runs/system_PG_0_0_synth_1/runme.log
synth_1: D:/intelight/intelight/intelight.runs/synth_1/runme.log
[Sun Mar 13 15:17:10 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight/intelight.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2231.754 ; gain = 16.742
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 13 15:19:46 2022...
