Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jul 21 23:26:49 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.247        0.000                      0                  823        0.101        0.000                      0                  823        4.020        0.000                       0                   381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.247        0.000                      0                  823        0.101        0.000                      0                  823        4.020        0.000                       0                   381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.244ns (24.503%)  route 3.833ns (75.497%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 f  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  v_count[9]_i_5/O
                         net (fo=28, routed)          0.933     8.498    v_count[9]_i_5_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.150     8.648 r  VGA_VS_i_2/O
                         net (fo=1, routed)           0.800     9.447    pulse_generator_small_0/v_count_reg[0]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.328     9.775 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.623    10.399    pulse_generator_small_0_n_11
    SLICE_X8Y91          FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.523    14.946    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.524    14.645    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.244ns (23.492%)  route 4.051ns (76.508%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 f  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 f  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  v_count[9]_i_5/O
                         net (fo=28, routed)          1.524     9.088    v_count[9]_i_5_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.150     9.238 r  vga_A_i_3/O
                         net (fo=1, routed)           1.051    10.289    vga_A_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.328    10.617 r  vga_A_i_1/O
                         net (fo=1, routed)           0.000    10.617    vga_A0
    SLICE_X8Y88          FDRE                                         r  vga_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.521    14.944    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  vga_A_reg/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081    15.248    vga_A_reg
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.374%)  route 3.730ns (78.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.814     9.115    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.827    10.066    pulse_generator_small_0_n_6
    SLICE_X7Y91          FDRE                                         r  yframe_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[3]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    yframe_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.374%)  route 3.730ns (78.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.814     9.115    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.827    10.066    pulse_generator_small_0_n_6
    SLICE_X7Y91          FDRE                                         r  yframe_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    yframe_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.374%)  route 3.730ns (78.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.814     9.115    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.827    10.066    pulse_generator_small_0_n_6
    SLICE_X7Y91          FDRE                                         r  yframe_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    yframe_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.010ns (21.737%)  route 3.636ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.719     9.020    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.120     9.140 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.828     9.968    yframe
    SLICE_X7Y91          FDRE                                         r  yframe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[3]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.408    14.857    yframe_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.010ns (21.737%)  route 3.636ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.719     9.020    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.120     9.140 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.828     9.968    yframe
    SLICE_X7Y91          FDRE                                         r  yframe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.408    14.857    yframe_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.010ns (21.737%)  route 3.636ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.719     9.020    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.120     9.140 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.828     9.968    yframe
    SLICE_X7Y91          FDRE                                         r  yframe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  yframe_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.408    14.857    yframe_reg[5]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.014ns (22.278%)  route 3.537ns (77.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.814     9.115    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.635     9.873    pulse_generator_small_0_n_6
    SLICE_X5Y91          FDRE                                         r  yframe_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  yframe_reg[6]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    yframe_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.014ns (22.278%)  route 3.537ns (77.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  h_count_reg[5]/Q
                         net (fo=5, routed)           0.957     6.797    h_count_reg__0[5]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     6.921 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.520     7.441    v_count[9]_i_7_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  v_count[9]_i_5/O
                         net (fo=28, routed)          0.612     8.177    pulse_generator_small_0/h_count_reg[9]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.301 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.814     9.115    pulse_generator_small_0/h_count_reg[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.239 r  pulse_generator_small_0/yframe[7]_i_1/O
                         net (fo=8, routed)           0.635     9.873    pulse_generator_small_0_n_6
    SLICE_X5Y91          FDRE                                         r  yframe_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  yframe_reg[7]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    yframe_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.604     1.523    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  btnDebounce_R/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btnDebounce_R/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.813    btnDebounce_R/counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  btnDebounce_R/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.970    btnDebounce_R/counter_reg[8]_i_1__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  btnDebounce_R/counter_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.023    btnDebounce_R/counter_reg[12]_i_1__2_n_7
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.868     2.034    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    btnDebounce_R/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.604     1.523    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  btnDebounce_R/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btnDebounce_R/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.813    btnDebounce_R/counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  btnDebounce_R/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.970    btnDebounce_R/counter_reg[8]_i_1__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  btnDebounce_R/counter_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.036    btnDebounce_R/counter_reg[12]_i_1__2_n_5
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.868     2.034    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    btnDebounce_R/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/SPI_shiftregister_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.598     1.517    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel_spi_rw_0/SPI_shiftregister_reg[19]/Q
                         net (fo=2, routed)           0.121     1.780    accel_spi_rw_0/SPI_shiftregister[19]
    SLICE_X2Y102         SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.604     1.523    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  btnDebounce_R/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btnDebounce_R/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.813    btnDebounce_R/counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  btnDebounce_R/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.970    btnDebounce_R/counter_reg[8]_i_1__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.059 r  btnDebounce_R/counter_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.059    btnDebounce_R/counter_reg[12]_i_1__2_n_6
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.868     2.034    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    btnDebounce_R/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.604     1.523    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  btnDebounce_R/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btnDebounce_R/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.813    btnDebounce_R/counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  btnDebounce_R/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.970    btnDebounce_R/counter_reg[8]_i_1__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.061 r  btnDebounce_R/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.061    btnDebounce_R/counter_reg[12]_i_1__2_n_4
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.868     2.034    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  btnDebounce_R/counter_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    btnDebounce_R/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.604     1.523    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  btnDebounce_R/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btnDebounce_R/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.813    btnDebounce_R/counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  btnDebounce_R/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.970    btnDebounce_R/counter_reg[8]_i_1__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  btnDebounce_R/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.010    btnDebounce_R/counter_reg[12]_i_1__2_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.063 r  btnDebounce_R/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.063    btnDebounce_R/counter_reg[16]_i_1__2_n_7
    SLICE_X6Y101         FDRE                                         r  btnDebounce_R/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.868     2.034    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  btnDebounce_R/counter_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    btnDebounce_R/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    seg7_controller_0/pulse_generator_0/pulseCnt_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_4
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y93     Debounce_X_neg/btnDB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y95     Debounce_X_neg/counter_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y95     Debounce_X_neg/counter_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y95     Debounce_X_neg/counter_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y96     Debounce_X_neg/counter_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y96     Debounce_X_neg/counter_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y99     Debounce_X_pos/counter_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y99     Debounce_X_pos/counter_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y99     Debounce_X_pos/counter_reg[23]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y91     VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y92     btnDebounce_D/btnDB_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y94    btnDebounce_L/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y94    btnDebounce_L/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y95    btnDebounce_L/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y95    btnDebounce_L/counter_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y102    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y99    btnDebounce_L/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y99    btnDebounce_L/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y99    btnDebounce_L/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y97     btnDebounce_U/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y97    btnDebounce_L/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y97    btnDebounce_L/counter_reg[13]/C



