** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=18e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=14e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=12e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=12e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=178e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=441e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=178e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=441e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=7e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=301e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=39e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=39e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=39e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=142e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=25e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=25e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 3.36501 mW
** Area: 11756 (mu_m)^2
** Transit frequency: 36.9641 MHz
** Transit frequency with error factor: 36.9636 MHz
** Slew rate: 35.4309 V/mu_s
** Phase margin: 73.9116Â°
** CMRR: 96 dB
** negPSRR: 96 dB
** posPSRR: 53 dB
** VoutMax: 4.37001 V
** VoutMin: 0.480001 V
** VcmMax: 4.21001 V
** VcmMin: 1.44001 V


** Expected Currents: 
** NormalTransistorNmos: 3.86801 muA
** NormalTransistorPmos: -135.172 muA
** DiodeTransistorPmos: -83.9949 muA
** DiodeTransistorPmos: -83.9949 muA
** NormalTransistorNmos: 167.988 muA
** NormalTransistorNmos: 167.987 muA
** NormalTransistorNmos: 83.9941 muA
** NormalTransistorNmos: 83.9941 muA
** NormalTransistorNmos: 177.97 muA
** NormalTransistorNmos: 177.969 muA
** NormalTransistorPmos: -177.969 muA
** NormalTransistorNmos: 177.97 muA
** NormalTransistorNmos: 177.969 muA
** NormalTransistorPmos: -177.969 muA
** DiodeTransistorNmos: 135.173 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -3.86899 muA


** Expected Voltages: 
** ibias: 0.567001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.885001  V
** inSourceStageBiasComplementarySecondStage: 0.732001  V
** inTransconductanceComplementarySecondStage: 3.80801  V
** out: 2.5  V
** outFirstStage: 3.80801  V
** outVoltageBiasXXpXX0: 3.97301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.162001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.327001  V
** inner: 0.327001  V


.END