module LoopControlRTL__fa096d180efec193
import cgra_pkg::*;
(
  input  logic [0:0] clear ,
  input  logic [0:0] clk ,
  input  logic [2:0] ctrl_addr_inport ,
  input  logic [0:0] reset ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 from_mem_rdata__msg  ,
  output logic [0:0] from_mem_rdata__rdy  ,
  input logic [0:0] from_mem_rdata__val  ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 recv_const__msg  ,
  output logic [0:0] recv_const__rdy  ,
  input logic [0:0] recv_const__val  ,
  input MultiCgraPayload_Cmd_Data_DataAddr_Ctrl_CtrlAddr__a0427cd98cfcae6f recv_from_ctrl_mem__msg  ,
  output logic [0:0] recv_from_ctrl_mem__rdy  ,
  input logic [0:0] recv_from_ctrl_mem__val  ,
  input CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 recv_in__msg [0:3] ,
  output logic [0:0] recv_in__rdy [0:3] ,
  input logic [0:0] recv_in__val [0:3] ,
  input CGRAConfig_7_4_2_8_8_3__603a41f5d0e2436f recv_opt__msg  ,
  output logic [0:0] recv_opt__rdy  ,
  input logic [0:0] recv_opt__val  ,
  output CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 send_out__msg [0:1] ,
  input logic [0:0] send_out__rdy [0:1] ,
  output logic [0:0] send_out__val [0:1] ,
  output MultiCgraPayload_Cmd_Data_DataAddr_Ctrl_CtrlAddr__a0427cd98cfcae6f send_to_ctrl_mem__msg  ,
  input logic [0:0] send_to_ctrl_mem__rdy  ,
  output logic [0:0] send_to_ctrl_mem__val  ,
  output logic [8:0] to_mem_raddr__msg  ,
  input logic [0:0] to_mem_raddr__rdy  ,
  output logic [0:0] to_mem_raddr__val  ,
  output logic [8:0] to_mem_waddr__msg  ,
  input logic [0:0] to_mem_waddr__rdy  ,
  output logic [0:0] to_mem_waddr__val  ,
  output CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 to_mem_wdata__msg  ,
  input logic [0:0] to_mem_wdata__rdy  ,
  output logic [0:0] to_mem_wdata__val  
);
  localparam CgraData_32_1_1_1__payload_32__predicate_1__bypass_1__delay_1 const_zero  = { 32'd0, 1'd0, 1'd0, 1'd0 };
  localparam logic [6:0] __const__OPT_START  = 7'd0;
  localparam logic [0:0] __const__latency_at_proceed_latency  = 1'd1;
  localparam logic [6:0] __const__OPT_LOOP_CONTROL  = 7'd83;
  localparam logic [2:0] __const__num_inports_at_comb_logic  = 3'd4;
  localparam logic [1:0] __const__num_outports_at_comb_logic  = 2'd2;
  logic [31:0] current_index;
  logic [31:0] end_value;
  logic [2:0] in0;
  logic [2:0] in0_idx;
  logic [2:0] in1;
  logic [2:0] in1_idx;
  logic [2:0] in2;
  logic [2:0] in2_idx;
  logic [2:0] in3;
  logic [2:0] in3_idx;
  logic [0:0] is_first_iter;
  logic [0:0] latency;
  logic [0:0] loop_active;
  logic [0:0] loop_initialized_reg;
  logic [0:0] loop_valid;
  logic [31:0] next_index;
  logic [0:0] reached_vector_factor;
  logic [31:0] start_value;
  logic [31:0] step_value;
  logic [7:0] vector_factor_counter;
  logic [2:0] vector_factor_power;
  logic [1:0] __tmpvar__update_index_in0_idx_ff;
  logic [1:0] __tmpvar__update_index_in1_idx_ff;
  logic [1:0] __tmpvar__update_index_in2_idx_ff;
  logic [1:0] __tmpvar__update_index_in3_idx_ff;
  logic [1:0] __tmpvar__comb_logic_in0_idx_local;
  logic [1:0] __tmpvar__comb_logic_in1_idx_local;
  logic [1:0] __tmpvar__comb_logic_in2_idx_local;
  logic [1:0] __tmpvar__comb_logic_in3_idx_local;
  logic [0:0] __tmpvar__comb_logic_all_inputs_valid;
  logic [0:0] __tmpvar__comb_logic_all_outputs_ready;
  logic [0:0] __tmpvar__comb_logic_parent_valid;
  logic [31:0] __tmpvar__comb_logic_current_idx;
  logic [31:0] __tmpvar__comb_logic_output_idx;

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/single/LoopControlRTL.py:122
  // @update
  // def comb_logic():
  //   # Default signal values
  //   for i in range(num_inports):
  //     s.recv_in[i].rdy @= b1(0)
  //   for i in range(num_outports):
  //     s.send_out[i].val @= 0
  //     s.send_out[i].msg @= DataType()
  // 
  //   s.recv_const.rdy @= 0
  //   s.recv_opt.rdy @= 0
  // 
  //   s.send_to_ctrl_mem.val @= 0
  //   s.send_to_ctrl_mem.msg @= s.CgraPayloadType(0, 0, 0, 0, 0)
  //   s.recv_from_ctrl_mem.rdy @= 0
  //   
  //   # Default loop control values
  //   s.loop_valid @= PredicateType(0)
  //   s.loop_active @= b1(0)
  //   s.is_first_iter @= b1(0)
  //   s.next_index @= PayloadType(0)
  //   
  //   # Extract loop parameters - default values
  //   s.start_value @= PayloadType(0)
  //   s.end_value @= PayloadType(0)
  //   s.step_value @= PayloadType(1)
  // 
  //   # Configure input operand indices from operation message
  //   # Set default indices first, truncated to actual recv_in array size
  //   in0_idx_local = trunc(s.in0_idx, RecvInIdxType)
  //   in1_idx_local = trunc(s.in1_idx, RecvInIdxType)
  //   in2_idx_local = trunc(s.in2_idx, RecvInIdxType)
  //   in3_idx_local = trunc(s.in3_idx, RecvInIdxType)
  //   
  //   if s.recv_opt.val:
  //     if s.recv_opt.msg.fu_in[0] != 0:
  //       s.in0 @= zext(s.recv_opt.msg.fu_in[0] - 1, FuInType)
  //       in0_idx_local = trunc(zext(s.recv_opt.msg.fu_in[0] - 1, FuInType), RecvInIdxType)
  //     if s.recv_opt.msg.fu_in[1] != 0:
  //       s.in1 @= zext(s.recv_opt.msg.fu_in[1] - 1, FuInType)
  //       in1_idx_local = trunc(zext(s.recv_opt.msg.fu_in[1] - 1, FuInType), RecvInIdxType)
  //     if s.recv_opt.msg.fu_in[2] != 0:
  //       s.in2 @= zext(s.recv_opt.msg.fu_in[2] - 1, FuInType)
  //       in2_idx_local = trunc(zext(s.recv_opt.msg.fu_in[2] - 1, FuInType), RecvInIdxType)
  //     if s.recv_opt.msg.fu_in[3] != 0:
  //       s.in3 @= zext(s.recv_opt.msg.fu_in[3] - 1, FuInType)
  //       in3_idx_local = trunc(zext(s.recv_opt.msg.fu_in[3] - 1, FuInType), RecvInIdxType)
  // 
  //   # Only process when all required inputs are valid AND output is ready
  //   all_inputs_valid = (
  //     s.recv_opt.val &
  //     (s.recv_opt.msg.operation == OPT_LOOP_CONTROL) &
  //     s.recv_in[in0_idx_local].val &
  //     s.recv_in[in1_idx_local].val &
  //     s.recv_in[in2_idx_local].val &
  //     s.recv_in[in3_idx_local].val &
  //     s.send_out[0].rdy
  //   )
  //   
  //   # Check if all output ports are ready (for recv_opt.rdy)
  //   all_outputs_ready = s.send_out[0].rdy & s.send_out[1].rdy
  // 
  //   if all_inputs_valid:
  //     # Get inputs:
  //     # recv_in[in0]: parent_valid predicate
  //     # recv_in[in1]: start value
  //     # recv_in[in2]: end value  
  //     # recv_in[in3]: step value
  //     parent_valid = s.recv_in[in0_idx_local].msg.predicate
  //     s.start_value @= s.recv_in[in1_idx_local].msg.payload
  //     s.end_value @= s.recv_in[in2_idx_local].msg.payload
  //     s.step_value @= s.recv_in[in3_idx_local].msg.payload
  // 
  //     # Detect first iteration: loop not yet initialized
  //     # This correctly handles start_value=0 and loop reinvocation
  //     s.is_first_iter @= ~s.loop_initialized_reg
  // 
  //     # Compute next index and validity
  //     current_idx = s.current_index
  // 
  //     if s.is_first_iter:
  //       # First iteration: output start value
  //       output_idx = s.start_value
  //       s.next_index @= s.start_value + s.step_value
  //       # Check if start is within bounds
  //       if s.start_value < s.end_value:
  //         s.loop_active @= b1(1)
  //         s.loop_valid @= parent_valid
  //       else:
  //         s.loop_active @= b1(0)
  //         s.loop_valid @= PredicateType(0)
  //     else:
  //       # Subsequent iterations: output current index
  //       output_idx = current_idx
  //       s.next_index @= current_idx + s.step_value
  //       # Check if current index is within bounds
  //       if current_idx < s.end_value:
  //         s.loop_active @= b1(1)
  //         s.loop_valid @= parent_valid
  //       else:
  //         s.loop_active @= b1(0)
  //         s.loop_valid @= PredicateType(0)
  // 
  //     # Output 0: current loop index with predicate
  //     s.send_out[0].msg.payload @= output_idx
  //     s.send_out[0].msg.predicate @= s.loop_valid & s.reached_vector_factor
  //     s.send_out[0].val @= b1(1)
  //     
  //     # Output 1: loop_valid (boolean predicate indicating if loop should continue)
  //     s.send_out[1].msg.payload @= zext(s.loop_valid, PayloadType)
  //     s.send_out[1].msg.predicate @= s.reached_vector_factor
  //     s.send_out[1].val @= b1(1)
  //     
  //     # Set ready signals for inputs when all inputs are consumed
  //     s.recv_in[in0_idx_local].rdy @= b1(1)
  //     s.recv_in[in1_idx_local].rdy @= b1(1)
  //     s.recv_in[in2_idx_local].rdy @= b1(1)
  //     s.recv_in[in3_idx_local].rdy @= b1(1)
  //     
  //     # recv_opt.rdy depends on all outputs being ready
  //     # If send_out is not ready to consume results, we can't proceed to next opt
  //     s.recv_opt.rdy @= all_outputs_ready
  
  always_comb begin : comb_logic
    for ( int unsigned i = 1'd0; i < 3'( __const__num_inports_at_comb_logic ); i += 1'd1 )
      recv_in__rdy[2'(i)] = 1'd0;
    for ( int unsigned i = 1'd0; i < 2'( __const__num_outports_at_comb_logic ); i += 1'd1 ) begin
      send_out__val[1'(i)] = 1'd0;
      send_out__msg[1'(i)] = { 32'd0, 1'd0, 1'd0, 1'd0 };
    end
    recv_const__rdy = 1'd0;
    recv_opt__rdy = 1'd0;
    send_to_ctrl_mem__val = 1'd0;
    send_to_ctrl_mem__msg = { 5'd0, 35'd0, 9'd0, 139'd0, 3'd0 };
    recv_from_ctrl_mem__rdy = 1'd0;
    loop_valid = 1'd0;
    loop_active = 1'd0;
    is_first_iter = 1'd0;
    next_index = 32'd0;
    start_value = 32'd0;
    end_value = 32'd0;
    step_value = 32'd1;
    __tmpvar__comb_logic_in0_idx_local = 2'(in0_idx);
    __tmpvar__comb_logic_in1_idx_local = 2'(in1_idx);
    __tmpvar__comb_logic_in2_idx_local = 2'(in2_idx);
    __tmpvar__comb_logic_in3_idx_local = 2'(in3_idx);
    if ( recv_opt__val ) begin
      if ( recv_opt__msg.fu_in[2'd0] != 3'd0 ) begin
        in0 = recv_opt__msg.fu_in[2'd0] - 3'd1;
        __tmpvar__comb_logic_in0_idx_local = 2'(recv_opt__msg.fu_in[2'd0] - 3'd1);
      end
      if ( recv_opt__msg.fu_in[2'd1] != 3'd0 ) begin
        in1 = recv_opt__msg.fu_in[2'd1] - 3'd1;
        __tmpvar__comb_logic_in1_idx_local = 2'(recv_opt__msg.fu_in[2'd1] - 3'd1);
      end
      if ( recv_opt__msg.fu_in[2'd2] != 3'd0 ) begin
        in2 = recv_opt__msg.fu_in[2'd2] - 3'd1;
        __tmpvar__comb_logic_in2_idx_local = 2'(recv_opt__msg.fu_in[2'd2] - 3'd1);
      end
      if ( recv_opt__msg.fu_in[2'd3] != 3'd0 ) begin
        in3 = recv_opt__msg.fu_in[2'd3] - 3'd1;
        __tmpvar__comb_logic_in3_idx_local = 2'(recv_opt__msg.fu_in[2'd3] - 3'd1);
      end
    end
    __tmpvar__comb_logic_all_inputs_valid = ( ( ( ( ( recv_opt__val & ( recv_opt__msg.operation == 7'( __const__OPT_LOOP_CONTROL ) ) ) & recv_in__val[__tmpvar__comb_logic_in0_idx_local] ) & recv_in__val[__tmpvar__comb_logic_in1_idx_local] ) & recv_in__val[__tmpvar__comb_logic_in2_idx_local] ) & recv_in__val[__tmpvar__comb_logic_in3_idx_local] ) & send_out__rdy[1'd0];
    __tmpvar__comb_logic_all_outputs_ready = send_out__rdy[1'd0] & send_out__rdy[1'd1];
    if ( __tmpvar__comb_logic_all_inputs_valid ) begin
      __tmpvar__comb_logic_parent_valid = recv_in__msg[__tmpvar__comb_logic_in0_idx_local].predicate;
      start_value = recv_in__msg[__tmpvar__comb_logic_in1_idx_local].payload;
      end_value = recv_in__msg[__tmpvar__comb_logic_in2_idx_local].payload;
      step_value = recv_in__msg[__tmpvar__comb_logic_in3_idx_local].payload;
      is_first_iter = ~loop_initialized_reg;
      __tmpvar__comb_logic_current_idx = current_index;
      if ( is_first_iter ) begin
        __tmpvar__comb_logic_output_idx = start_value;
        next_index = start_value + step_value;
        if ( start_value < end_value ) begin
          loop_active = 1'd1;
          loop_valid = __tmpvar__comb_logic_parent_valid;
        end
        else begin
          loop_active = 1'd0;
          loop_valid = 1'd0;
        end
      end
      else begin
        __tmpvar__comb_logic_output_idx = __tmpvar__comb_logic_current_idx;
        next_index = __tmpvar__comb_logic_current_idx + step_value;
        if ( __tmpvar__comb_logic_current_idx < end_value ) begin
          loop_active = 1'd1;
          loop_valid = __tmpvar__comb_logic_parent_valid;
        end
        else begin
          loop_active = 1'd0;
          loop_valid = 1'd0;
        end
      end
      send_out__msg[1'd0].payload = __tmpvar__comb_logic_output_idx;
      send_out__msg[1'd0].predicate = loop_valid & reached_vector_factor;
      send_out__val[1'd0] = 1'd1;
      send_out__msg[1'd1].payload = { { 31 { 1'b0 } }, loop_valid };
      send_out__msg[1'd1].predicate = reached_vector_factor;
      send_out__val[1'd1] = 1'd1;
      recv_in__rdy[__tmpvar__comb_logic_in0_idx_local] = 1'd1;
      recv_in__rdy[__tmpvar__comb_logic_in1_idx_local] = 1'd1;
      recv_in__rdy[__tmpvar__comb_logic_in2_idx_local] = 1'd1;
      recv_in__rdy[__tmpvar__comb_logic_in3_idx_local] = 1'd1;
      recv_opt__rdy = __tmpvar__comb_logic_all_outputs_ready;
    end
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/single/LoopControlRTL.py:75
  // @update
  // def update_indices():
  //   s.in0_idx @= s.in0
  //   s.in1_idx @= s.in1
  //   s.in2_idx @= s.in2
  //   s.in3_idx @= s.in3
  
  always_comb begin : update_indices
    in0_idx = in0;
    in1_idx = in1;
    in2_idx = in2;
    in3_idx = in3;
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:71
  // @update
  // def update_mem():
  //   s.to_mem_waddr.val @= b1(0)
  //   s.to_mem_wdata.val @= b1(0)
  //   s.to_mem_wdata.msg @= s.const_zero
  //   s.to_mem_waddr.msg @= DataAddrType(0)
  //   s.to_mem_raddr.msg @= DataAddrType(0)
  //   s.to_mem_raddr.val @= b1(0)
  //   s.from_mem_rdata.rdy @= b1(0)
  
  always_comb begin : update_mem
    to_mem_waddr__val = 1'd0;
    to_mem_wdata__val = 1'd0;
    to_mem_wdata__msg = const_zero;
    to_mem_waddr__msg = 9'd0;
    to_mem_raddr__msg = 9'd0;
    to_mem_raddr__val = 1'd0;
    from_mem_rdata__rdy = 1'd0;
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:90
  // @update
  // def update_reached_vector_factor():
  //   s.reached_vector_factor @= 0
  //   if s.recv_opt.val & (s.vector_factor_counter + \
  //                        (VectorFactorType(1) << zext(s.vector_factor_power, VectorFactorType)) >= \
  //                        (VectorFactorType(1) << zext(s.recv_opt.msg.vector_factor_power, VectorFactorType))):
  //     s.reached_vector_factor @= 1
  
  always_comb begin : update_reached_vector_factor
    reached_vector_factor = 1'd0;
    if ( recv_opt__val & ( ( vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } ) ) >= ( 8'd1 << { { 5 { 1'b0 } }, recv_opt__msg.vector_factor_power } ) ) ) begin
      reached_vector_factor = 1'd1;
    end
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:81
  // @update_ff
  // def proceed_latency():
  //   if s.recv_opt.msg.operation == OPT_START:
  //     s.latency <<= LatencyType(0)
  //   elif s.latency == latency - 1:
  //     s.latency <<= LatencyType(0)
  //   else:
  //     s.latency <<= s.latency + LatencyType(1)
  
  always_ff @(posedge clk) begin : proceed_latency
    if ( recv_opt__msg.operation == 7'( __const__OPT_START ) ) begin
      latency <= 1'd0;
    end
    else if ( latency == ( 1'( __const__latency_at_proceed_latency ) - 1'd1 ) ) begin
      latency <= 1'd0;
    end
    else
      latency <= latency + 1'd1;
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/single/LoopControlRTL.py:86
  // @update_ff
  // def update_index():
  //   if s.reset:
  //     s.current_index <<= PayloadType(0)
  //     s.loop_initialized_reg <<= b1(0)
  //   else:
  //     # Compute indices locally for sequential logic to avoid using stale wire values
  //     in0_idx_ff = trunc(s.in0, RecvInIdxType)
  //     in1_idx_ff = trunc(s.in1, RecvInIdxType)
  //     in2_idx_ff = trunc(s.in2, RecvInIdxType)
  //     in3_idx_ff = trunc(s.in3, RecvInIdxType)
  //     
  //     # Update from recv_opt if valid
  //     if s.recv_opt.val & (s.recv_opt.msg.operation == OPT_LOOP_CONTROL):
  //       if s.recv_opt.msg.fu_in[0] != 0:
  //         in0_idx_ff = trunc(zext(s.recv_opt.msg.fu_in[0] - 1, FuInType), RecvInIdxType)
  //       if s.recv_opt.msg.fu_in[1] != 0:
  //         in1_idx_ff = trunc(zext(s.recv_opt.msg.fu_in[1] - 1, FuInType), RecvInIdxType)
  //       if s.recv_opt.msg.fu_in[2] != 0:
  //         in2_idx_ff = trunc(zext(s.recv_opt.msg.fu_in[2] - 1, FuInType), RecvInIdxType)
  //       if s.recv_opt.msg.fu_in[3] != 0:
  //         in3_idx_ff = trunc(zext(s.recv_opt.msg.fu_in[3] - 1, FuInType), RecvInIdxType)
  //     
  //     # Update state when we successfully process inputs
  //     # Check if valid operation is present and inputs are available
  //     if (s.recv_opt.val & (s.recv_opt.msg.operation == OPT_LOOP_CONTROL)
  //          & s.recv_in[in0_idx_ff].val & s.recv_in[in1_idx_ff].val
  //          & s.recv_in[in2_idx_ff].val & s.recv_in[in3_idx_ff].val
  //          & s.send_out[0].rdy):
  //       # Update current index after sending output
  //       s.current_index <<= s.next_index
  //       # Mark loop as initialized after first iteration
  //       # Use combinational signal check before state update
  //       if ~s.loop_initialized_reg:
  //         s.loop_initialized_reg <<= b1(1)
  
  always_ff @(posedge clk) begin : update_index
    if ( reset ) begin
      current_index <= 32'd0;
      loop_initialized_reg <= 1'd0;
    end
    else begin
      __tmpvar__update_index_in0_idx_ff = 2'(in0);
      __tmpvar__update_index_in1_idx_ff = 2'(in1);
      __tmpvar__update_index_in2_idx_ff = 2'(in2);
      __tmpvar__update_index_in3_idx_ff = 2'(in3);
      if ( recv_opt__val & ( recv_opt__msg.operation == 7'( __const__OPT_LOOP_CONTROL ) ) ) begin
        if ( recv_opt__msg.fu_in[2'd0] != 3'd0 ) begin
          __tmpvar__update_index_in0_idx_ff = 2'(recv_opt__msg.fu_in[2'd0] - 3'd1);
        end
        if ( recv_opt__msg.fu_in[2'd1] != 3'd0 ) begin
          __tmpvar__update_index_in1_idx_ff = 2'(recv_opt__msg.fu_in[2'd1] - 3'd1);
        end
        if ( recv_opt__msg.fu_in[2'd2] != 3'd0 ) begin
          __tmpvar__update_index_in2_idx_ff = 2'(recv_opt__msg.fu_in[2'd2] - 3'd1);
        end
        if ( recv_opt__msg.fu_in[2'd3] != 3'd0 ) begin
          __tmpvar__update_index_in3_idx_ff = 2'(recv_opt__msg.fu_in[2'd3] - 3'd1);
        end
      end
      if ( ( ( ( ( ( recv_opt__val & ( recv_opt__msg.operation == 7'( __const__OPT_LOOP_CONTROL ) ) ) & recv_in__val[__tmpvar__update_index_in0_idx_ff] ) & recv_in__val[__tmpvar__update_index_in1_idx_ff] ) & recv_in__val[__tmpvar__update_index_in2_idx_ff] ) & recv_in__val[__tmpvar__update_index_in3_idx_ff] ) & send_out__rdy[1'd0] ) begin
        current_index <= next_index;
        if ( ~loop_initialized_reg ) begin
          loop_initialized_reg <= 1'd1;
        end
      end
    end
  end

  // PyMTL Update Block Source
  // At /WORK_REPO/CGRA-Flow/VectorCGRA/fu/basic/Fu.py:98
  // @update_ff
  // def update_vector_factor_counter():
  //   if s.reset:
  //     s.vector_factor_counter <<= 0
  //   else:
  //     if s.recv_opt.val:
  //       if s.recv_opt.msg.is_last_ctrl & \
  //          (s.vector_factor_counter + \
  //           (VectorFactorType(1) << zext(s.vector_factor_power, VectorFactorType)) < \
  //           (VectorFactorType(1) << zext(s.recv_opt.msg.vector_factor_power, VectorFactorType))):
  //         s.vector_factor_counter <<= s.vector_factor_counter + \
  //                                     (VectorFactorType(1) << zext(s.vector_factor_power, \
  //                                                                  VectorFactorType))
  //       elif s.recv_opt.msg.is_last_ctrl & s.reached_vector_factor:
  //         s.vector_factor_counter <<= 0
  
  always_ff @(posedge clk) begin : update_vector_factor_counter
    if ( reset ) begin
      vector_factor_counter <= 8'd0;
    end
    else if ( recv_opt__val ) begin
      if ( recv_opt__msg.is_last_ctrl & ( ( vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } ) ) < ( 8'd1 << { { 5 { 1'b0 } }, recv_opt__msg.vector_factor_power } ) ) ) begin
        vector_factor_counter <= vector_factor_counter + ( 8'd1 << { { 5 { 1'b0 } }, vector_factor_power } );
      end
      else if ( recv_opt__msg.is_last_ctrl & reached_vector_factor ) begin
        vector_factor_counter <= 8'd0;
      end
    end
  end

  assign vector_factor_power = 3'd0;

endmodule