{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701665514176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701665514176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:51:54 2023 " "Processing started: Sun Dec 03 21:51:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701665514176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665514176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665514176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701665514467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 4 4 " "Found 4 design units, including 4 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520907 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520907 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520907 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MX mx vga.v(5) " "Verilog HDL Declaration information at vga.v(5): object \"MX\" differs only in case from object \"mx\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MY my vga.v(6) " "Verilog HDL Declaration information at vga.v(6): object \"MY\" differs only in case from object \"my\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1X p1x vga.v(7) " "Verilog HDL Declaration information at vga.v(7): object \"P1X\" differs only in case from object \"p1x\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1Y p1y vga.v(8) " "Verilog HDL Declaration information at vga.v(8): object \"P1Y\" differs only in case from object \"p1y\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2X p2x vga.v(9) " "Verilog HDL Declaration information at vga.v(9): object \"P2X\" differs only in case from object \"p2x\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2Y p2y vga.v(12) " "Verilog HDL Declaration information at vga.v(12): object \"P2Y\" differs only in case from object \"p2y\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701665520916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701665520920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bananachine " "Elaborating entity \"bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701665520946 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mx bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"mx\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520947 "|bananachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "my bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"my\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520947 "|bananachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1x bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"p1x\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520948 "|bananachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1y bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"p1y\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520948 "|bananachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2x bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"p2x\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520948 "|bananachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2y bananachine.v(64) " "Verilog HDL Always Construct warning at bananachine.v(64): inferring latch(es) for variable \"p2y\", which holds its previous value in one or more paths through the always construct" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520948 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[0\] bananachine.v(64) " "Inferred latch for \"p2y\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[1\] bananachine.v(64) " "Inferred latch for \"p2y\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[2\] bananachine.v(64) " "Inferred latch for \"p2y\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[3\] bananachine.v(64) " "Inferred latch for \"p2y\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[4\] bananachine.v(64) " "Inferred latch for \"p2y\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[5\] bananachine.v(64) " "Inferred latch for \"p2y\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[6\] bananachine.v(64) " "Inferred latch for \"p2y\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[7\] bananachine.v(64) " "Inferred latch for \"p2y\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[8\] bananachine.v(64) " "Inferred latch for \"p2y\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[9\] bananachine.v(64) " "Inferred latch for \"p2y\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[10\] bananachine.v(64) " "Inferred latch for \"p2y\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[11\] bananachine.v(64) " "Inferred latch for \"p2y\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[12\] bananachine.v(64) " "Inferred latch for \"p2y\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[13\] bananachine.v(64) " "Inferred latch for \"p2y\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[14\] bananachine.v(64) " "Inferred latch for \"p2y\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[15\] bananachine.v(64) " "Inferred latch for \"p2y\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[0\] bananachine.v(64) " "Inferred latch for \"p2x\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[1\] bananachine.v(64) " "Inferred latch for \"p2x\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[2\] bananachine.v(64) " "Inferred latch for \"p2x\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[3\] bananachine.v(64) " "Inferred latch for \"p2x\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[4\] bananachine.v(64) " "Inferred latch for \"p2x\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[5\] bananachine.v(64) " "Inferred latch for \"p2x\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[6\] bananachine.v(64) " "Inferred latch for \"p2x\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[7\] bananachine.v(64) " "Inferred latch for \"p2x\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[8\] bananachine.v(64) " "Inferred latch for \"p2x\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[9\] bananachine.v(64) " "Inferred latch for \"p2x\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[10\] bananachine.v(64) " "Inferred latch for \"p2x\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[11\] bananachine.v(64) " "Inferred latch for \"p2x\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[12\] bananachine.v(64) " "Inferred latch for \"p2x\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520949 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[13\] bananachine.v(64) " "Inferred latch for \"p2x\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[14\] bananachine.v(64) " "Inferred latch for \"p2x\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[15\] bananachine.v(64) " "Inferred latch for \"p2x\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[0\] bananachine.v(64) " "Inferred latch for \"p1y\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[1\] bananachine.v(64) " "Inferred latch for \"p1y\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[2\] bananachine.v(64) " "Inferred latch for \"p1y\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[3\] bananachine.v(64) " "Inferred latch for \"p1y\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[4\] bananachine.v(64) " "Inferred latch for \"p1y\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[5\] bananachine.v(64) " "Inferred latch for \"p1y\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[6\] bananachine.v(64) " "Inferred latch for \"p1y\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[7\] bananachine.v(64) " "Inferred latch for \"p1y\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[8\] bananachine.v(64) " "Inferred latch for \"p1y\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[9\] bananachine.v(64) " "Inferred latch for \"p1y\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[10\] bananachine.v(64) " "Inferred latch for \"p1y\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[11\] bananachine.v(64) " "Inferred latch for \"p1y\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[12\] bananachine.v(64) " "Inferred latch for \"p1y\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[13\] bananachine.v(64) " "Inferred latch for \"p1y\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[14\] bananachine.v(64) " "Inferred latch for \"p1y\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[15\] bananachine.v(64) " "Inferred latch for \"p1y\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[0\] bananachine.v(64) " "Inferred latch for \"p1x\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[1\] bananachine.v(64) " "Inferred latch for \"p1x\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[2\] bananachine.v(64) " "Inferred latch for \"p1x\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[3\] bananachine.v(64) " "Inferred latch for \"p1x\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[4\] bananachine.v(64) " "Inferred latch for \"p1x\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[5\] bananachine.v(64) " "Inferred latch for \"p1x\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520950 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[6\] bananachine.v(64) " "Inferred latch for \"p1x\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[7\] bananachine.v(64) " "Inferred latch for \"p1x\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[8\] bananachine.v(64) " "Inferred latch for \"p1x\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[9\] bananachine.v(64) " "Inferred latch for \"p1x\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[10\] bananachine.v(64) " "Inferred latch for \"p1x\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[11\] bananachine.v(64) " "Inferred latch for \"p1x\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[12\] bananachine.v(64) " "Inferred latch for \"p1x\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[13\] bananachine.v(64) " "Inferred latch for \"p1x\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[14\] bananachine.v(64) " "Inferred latch for \"p1x\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[15\] bananachine.v(64) " "Inferred latch for \"p1x\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[0\] bananachine.v(64) " "Inferred latch for \"my\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[1\] bananachine.v(64) " "Inferred latch for \"my\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[2\] bananachine.v(64) " "Inferred latch for \"my\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[3\] bananachine.v(64) " "Inferred latch for \"my\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[4\] bananachine.v(64) " "Inferred latch for \"my\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[5\] bananachine.v(64) " "Inferred latch for \"my\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[6\] bananachine.v(64) " "Inferred latch for \"my\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[7\] bananachine.v(64) " "Inferred latch for \"my\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[8\] bananachine.v(64) " "Inferred latch for \"my\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[9\] bananachine.v(64) " "Inferred latch for \"my\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[10\] bananachine.v(64) " "Inferred latch for \"my\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[11\] bananachine.v(64) " "Inferred latch for \"my\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[12\] bananachine.v(64) " "Inferred latch for \"my\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[13\] bananachine.v(64) " "Inferred latch for \"my\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520951 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[14\] bananachine.v(64) " "Inferred latch for \"my\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[15\] bananachine.v(64) " "Inferred latch for \"my\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[0\] bananachine.v(64) " "Inferred latch for \"mx\[0\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[1\] bananachine.v(64) " "Inferred latch for \"mx\[1\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[2\] bananachine.v(64) " "Inferred latch for \"mx\[2\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[3\] bananachine.v(64) " "Inferred latch for \"mx\[3\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[4\] bananachine.v(64) " "Inferred latch for \"mx\[4\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[5\] bananachine.v(64) " "Inferred latch for \"mx\[5\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[6\] bananachine.v(64) " "Inferred latch for \"mx\[6\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[7\] bananachine.v(64) " "Inferred latch for \"mx\[7\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[8\] bananachine.v(64) " "Inferred latch for \"mx\[8\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[9\] bananachine.v(64) " "Inferred latch for \"mx\[9\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[10\] bananachine.v(64) " "Inferred latch for \"mx\[10\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[11\] bananachine.v(64) " "Inferred latch for \"mx\[11\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[12\] bananachine.v(64) " "Inferred latch for \"mx\[12\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[13\] bananachine.v(64) " "Inferred latch for \"mx\[13\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[14\] bananachine.v(64) " "Inferred latch for \"mx\[14\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[15\] bananachine.v(64) " "Inferred latch for \"mx\[15\]\" at bananachine.v(64)" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520952 "|bananachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "bananachine.v" "cpu" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cont\"" {  } { { "cpu.v" "cont" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.v" "dp" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i\"" {  } { { "datapath.v" "pc_counter_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|flopenr:pc_flopenr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopenr:pc_flopenr\"" {  } { { "datapath.v" "pc_flopenr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:cpu\|datapath:dp\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:cpu\|datapath:dp\|reg_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520980 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file reg_file.v(19) " "Verilog HDL Display System Task info at reg_file.v(19): Loading register file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520981 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load reg_file.v(21) " "Verilog HDL Display System Task info at reg_file.v(21): done with RF load" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520981 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|datapath:dp\|flopr:reg_A_flopr " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopr:reg_A_flopr\"" {  } { { "datapath.v" "reg_A_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i " "Elaborating entity \"alu_rf\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\"" {  } { { "datapath.v" "alu_rf_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520987 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(33) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(33) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(33) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(33) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(33) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(33) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(33) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(33) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(33) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(33) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(33) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(33) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(33) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(33) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(33) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(33) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(33) " "Inferred latch for \"n_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(33) " "Inferred latch for \"z_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(33) " "Inferred latch for \"l_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(33) " "Inferred latch for \"f_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(33) " "Inferred latch for \"c_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520988 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i " "Elaborating entity \"instruction_reg\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\"" {  } { { "datapath.v" "instruction_reg_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr\"" {  } { { "instruction_reg.v" "op_code_flopr" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mem basic_mem:mem " "Elaborating entity \"basic_mem\" for hierarchy \"basic_mem:mem\"" {  } { { "bananachine.v" "mem" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520994 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory basic_mem.v(23) " "Verilog HDL Display System Task info at basic_mem.v(23): Loading memory" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520994 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 65535 basic_mem.v(24) " "Verilog HDL warning at basic_mem.v(24): number of words (5) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701665520994 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(1) " "Verilog HDL assignment warning at memory.dat(1): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520994 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(2) " "Verilog HDL assignment warning at memory.dat(2): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520995 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(3) " "Verilog HDL assignment warning at memory.dat(3): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520995 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(4) " "Verilog HDL assignment warning at memory.dat(4): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520995 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(5) " "Verilog HDL assignment warning at memory.dat(5): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520995 "|bananachine|basic_mem:mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading basic_mem.v(25) " "Verilog HDL Display System Task info at basic_mem.v(25): done loading" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520995 "|bananachine|basic_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "bananachine.v" "vga" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen vga:vga\|bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"vga:vga\|bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:vga\|bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(44) " "Verilog HDL assignment warning at vga_control.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(74) " "Inferred latch for \"v_sync\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame vga_control.v(74) " "Inferred latch for \"frame\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(58) " "Inferred latch for \"h_sync\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665520999 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line vga_control.v(58) " "Inferred latch for \"line\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521000 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\"" {  } { { "bit_gen.v" "sprite_f" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521001 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521001 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521001 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521001 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701665521001 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521002 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'real_banana.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'real_banana.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521002 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521003 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521003 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521003 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\"" {  } { { "bit_gen.v" "sprite_f2" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521009 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521010 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521012 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521012 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521012 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\"" {  } { { "bit_gen.v" "sprite_f3" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521017 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521017 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521017 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701665521017 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701665521017 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521018 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_m.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_m.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521019 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521020 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521020 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701665521020 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701665521024 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521025 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521025 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701665521299 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701665521299 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701665521300 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "basic_mem:mem\|ram " "RAM logic \"basic_mem:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "basic_mem.v" "ram" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701665521300 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701665521300 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701665521301 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_f65d7fe0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_f65d7fe0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701665521302 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701665521302 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1701665521805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701665521818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg " "Generated suppressed messages file C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521846 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 51 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701665521895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 21:52:01 2023 " "Processing ended: Sun Dec 03 21:52:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701665521895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701665521895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701665521895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701665521895 ""}
