--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml NPC.twx NPC.ncd -o NPC.twr NPC.pcf

Design file:              NPC.ncd
Physical constraint file: NPC.pcf
Device,package,speed:     xa3s100e,vqg100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
Direccion<0> |    3.531(R)|   -0.785(R)|Clock_BUFGP       |   0.000|
Direccion<1> |    3.532(R)|   -0.786(R)|Clock_BUFGP       |   0.000|
Direccion<2> |    3.546(R)|   -0.803(R)|Clock_BUFGP       |   0.000|
Direccion<3> |    3.555(R)|   -0.813(R)|Clock_BUFGP       |   0.000|
Direccion<4> |    3.556(R)|   -0.815(R)|Clock_BUFGP       |   0.000|
Direccion<5> |    3.543(R)|   -0.799(R)|Clock_BUFGP       |   0.000|
Direccion<6> |    3.531(R)|   -0.785(R)|Clock_BUFGP       |   0.000|
Direccion<7> |    3.546(R)|   -0.803(R)|Clock_BUFGP       |   0.000|
Direccion<8> |    3.547(R)|   -0.804(R)|Clock_BUFGP       |   0.000|
Direccion<9> |    3.530(R)|   -0.784(R)|Clock_BUFGP       |   0.000|
Direccion<10>|    3.547(R)|   -0.804(R)|Clock_BUFGP       |   0.000|
Direccion<11>|    3.558(R)|   -0.816(R)|Clock_BUFGP       |   0.000|
Direccion<12>|    3.545(R)|   -0.802(R)|Clock_BUFGP       |   0.000|
Direccion<13>|    3.555(R)|   -0.814(R)|Clock_BUFGP       |   0.000|
Direccion<14>|    3.558(R)|   -0.817(R)|Clock_BUFGP       |   0.000|
Direccion<15>|    3.555(R)|   -0.813(R)|Clock_BUFGP       |   0.000|
Direccion<16>|    3.546(R)|   -0.803(R)|Clock_BUFGP       |   0.000|
Direccion<17>|    3.537(R)|   -0.793(R)|Clock_BUFGP       |   0.000|
Direccion<18>|    3.555(R)|   -0.813(R)|Clock_BUFGP       |   0.000|
Direccion<19>|    3.556(R)|   -0.815(R)|Clock_BUFGP       |   0.000|
Direccion<20>|    3.556(R)|   -0.815(R)|Clock_BUFGP       |   0.000|
Direccion<21>|    3.548(R)|   -0.804(R)|Clock_BUFGP       |   0.000|
Direccion<22>|    3.558(R)|   -0.816(R)|Clock_BUFGP       |   0.000|
Direccion<23>|    3.551(R)|   -0.809(R)|Clock_BUFGP       |   0.000|
Direccion<24>|    3.545(R)|   -0.802(R)|Clock_BUFGP       |   0.000|
Direccion<25>|    3.543(R)|   -0.799(R)|Clock_BUFGP       |   0.000|
Direccion<26>|    3.530(R)|   -0.784(R)|Clock_BUFGP       |   0.000|
Direccion<27>|    3.534(R)|   -0.789(R)|Clock_BUFGP       |   0.000|
Direccion<28>|    3.546(R)|   -0.802(R)|Clock_BUFGP       |   0.000|
Direccion<29>|    3.544(R)|   -0.801(R)|Clock_BUFGP       |   0.000|
Direccion<30>|    3.558(R)|   -0.816(R)|Clock_BUFGP       |   0.000|
Direccion<31>|    3.555(R)|   -0.813(R)|Clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
NuevaDireccion<0> |    8.976(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<1> |    7.391(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<2> |   10.210(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<3> |    8.369(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<4> |    7.640(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<5> |    9.004(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<6> |    7.398(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<7> |    7.696(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<8> |    8.842(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<9> |    8.251(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<10>|    8.694(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<11>|    9.238(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<12>|    9.521(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<13>|    7.901(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<14>|    7.711(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<15>|    8.617(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<16>|    7.642(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<17>|    7.790(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<18>|    7.363(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<19>|    7.900(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<20>|    8.873(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<21>|    7.373(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<22>|    7.094(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<23>|    7.368(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<24>|    7.092(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<25>|    7.643(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<26>|    7.110(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<27>|    7.394(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<28>|    7.374(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<29>|    7.375(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<30>|    8.913(R)|Clock_BUFGP       |   0.000|
NuevaDireccion<31>|    7.893(R)|Clock_BUFGP       |   0.000|
------------------+------------+------------------+--------+


Analysis completed Mon Apr 25 18:23:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



