/*
 * Simulator of microcontrollers (glob.cc)
 *
 * Copyright (C) 2020 Drotos Daniel
 * 
 * To contact author send email to dr.dkdb@gmail.com
 *
 */

/* This file is part of microcontroller simulator: ucsim.

UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING.  If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/

//#include <stdint.h>

#include "glob.h"


instruction_wrapper_fn itab[256];
instruction_wrapper_fn itab_11[256]; // dummy, not used
instruction_wrapper_fn itab_dd[256];
instruction_wrapper_fn itab_ed[256];
instruction_wrapper_fn itab_fd[256];
instruction_wrapper_fn itab_7f[256];
instruction_wrapper_fn itab_7f10[256];
instruction_wrapper_fn itab_49[256];

u8_t sbox_tab[256];
u8_t ibox_tab[256];

/* 
%d - signed compl.,byte jump 
%w - 2-byte jump or imm. value
%b - byte imm. value
*/
// code mask branch len mn call tick
struct dis_entry disass_rxk[]=
  {
    { 0x76, 0xff, ' ', 1, "ALTD" },
    { 0xd3, 0xff, ' ', 1, "IOI" },
    { 0xdb, 0xff, ' ', 1, "IOE" },

    { 0x00, 0xff, ' ', 1, "NOP" },
    { 0x01, 0xff, ' ', 3, "LD BC,%w" },
    { 0x11, 0xff, ' ', 3, "LD DE,%w" },
    { 0x21, 0xff, ' ', 3, "LD HL,%w" },
    { 0x31, 0xff, ' ', 3, "LD SP,%w" },
    { 0x22, 0xff, ' ', 3, "LD (%w),HL" },
    { 0x2a, 0xff, ' ', 3, "LD HL,(%w)" },
    { 0x03, 0xff, ' ', 1, "INC BC" },
    { 0x13, 0xff, ' ', 1, "INC DE" },
    { 0x23, 0xff, ' ', 1, "INC HL" },
    { 0x33, 0xff, ' ', 1, "INC SP" },
    { 0x3c, 0xff, ' ', 1, "INC A" },
    { 0x04, 0xff, ' ', 1, "INC B" },
    { 0x0c, 0xff, ' ', 1, "INC C" },
    { 0x14, 0xff, ' ', 1, "INC D" },
    { 0x1c, 0xff, ' ', 1, "INC E" },
    { 0x24, 0xff, ' ', 1, "INC H" },
    { 0x2c, 0xff, ' ', 1, "INC L" },
    { 0x0b, 0xff, ' ', 1, "DEC BC" },
    { 0x1b, 0xff, ' ', 1, "DEC DE" },
    { 0x2b, 0xff, ' ', 1, "DEC HL" },
    { 0x3b, 0xff, ' ', 1, "DEC SP" },
    { 0x3d, 0xff, ' ', 1, "DEC A" },
    { 0x05, 0xff, ' ', 1, "DEC B" },
    { 0x0d, 0xff, ' ', 1, "DEC C" },
    { 0x15, 0xff, ' ', 1, "DEC D" },
    { 0x1d, 0xff, ' ', 1, "DEC E" },
    { 0x25, 0xff, ' ', 1, "DEC H" },
    { 0x2d, 0xff, ' ', 1, "DEC L" },
    { 0x3e, 0xff, ' ', 2, "LD A,%b" },
    { 0x06, 0xff, ' ', 2, "LD B,%b" },
    { 0x0e, 0xff, ' ', 2, "LD C,%b" },
    { 0x16, 0xff, ' ', 2, "LD D,%b" },
    { 0x1e, 0xff, ' ', 2, "LD E,%b" },
    { 0x26, 0xff, ' ', 2, "LD H,%b" },
    { 0x2e, 0xff, ' ', 2, "LD L,%b" },
    { 0x07, 0xff, ' ', 1, "RLCA" },
    { 0x17, 0xff, ' ', 1, "RLA" },
    { 0x0f, 0xff, ' ', 1, "RRCA" },
    { 0x1f, 0xff, ' ', 1, "RRA" },
    { 0x02, 0xff, ' ', 1, "LD (BC),A" },
    { 0x12, 0xff, ' ', 1, "LD (DE),A" },
    { 0x77, 0xff, ' ', 1, "LD (HL),A" },
    { 0x70, 0xff, ' ', 1, "LD (HL),B" },
    { 0x71, 0xff, ' ', 1, "LD (HL),C" },
    { 0x72, 0xff, ' ', 1, "LD (HL),D" },
    { 0x73, 0xff, ' ', 1, "LD (HL),E" },
    { 0x74, 0xff, ' ', 1, "LD (HL),H" },
    { 0x75, 0xff, ' ', 1, "LD (HL),L" },
    { 0x32, 0xff, ' ', 3, "LD (%w),A" },
    { 0x0a, 0xff, ' ', 1, "LD A,(BC)" },
    { 0x1a, 0xff, ' ', 1, "LD A,(DE)" },
    { 0x3a, 0xff, ' ', 3, "LD A,(%w)" },
    { 0x7e, 0xff, ' ', 1, "LD A,(HL)" },
    { 0x46, 0xff, ' ', 1, "LD B,(HL)" },
    { 0x4e, 0xff, ' ', 1, "LD C,(HL)" },
    { 0x56, 0xff, ' ', 1, "LD D,(HL)" },
    { 0x5e, 0xff, ' ', 1, "LD E,(HL)" },
    { 0x66, 0xff, ' ', 1, "LD H,(HL)" },
    { 0x6e, 0xff, ' ', 1, "LD L,(HL)" },
    { 0x37, 0xff, ' ', 1, "SCF" },
    { 0x2f, 0xff, ' ', 1, "CPL" },
    { 0x3f, 0xff, ' ', 1, "CCF" },
    { 0x08, 0xff, ' ', 1, "EX AF,AF'" }, // '
    { 0x09, 0xff, ' ', 1, "ADD HL,BC" },
    { 0x19, 0xff, ' ', 1, "ADD HL,DE" },
    { 0x29, 0xff, ' ', 1, "ADD HL,HL" },
    { 0x39, 0xff, ' ', 1, "ADD HL,SP" },
    { 0x10, 0xff, ' ', 2, "DJNZ %r" },
    { 0x18, 0xff, ' ', 2, "JR %r" },
    { 0x20, 0xff, ' ', 2, "JR NZ,%r" },
    { 0x28, 0xff, ' ', 2, "JR Z,%r" },
    { 0x30, 0xff, ' ', 2, "JR NC,%r" },
    { 0x38, 0xff, ' ', 2, "JR C,%r" },
    { 0x27, 0xff, ' ', 2, "ADD SP,%b" },
    { 0x34, 0xff, ' ', 1, "INC (HL)" },
    { 0x35, 0xff, ' ', 1, "DEC (HL)" },
    { 0x36, 0xff, ' ', 2, "LD (HL),%b" },
    { 0x47, 0xff, ' ', 1, "LD B,A" },
    { 0x4f, 0xff, ' ', 1, "LD C,A" },
    { 0x57, 0xff, ' ', 1, "LD D,A" },
    { 0x5b, 0xff, ' ', 1, "LD E,E" },
    { 0x5f, 0xff, ' ', 1, "LD E,A" },
    { 0x6f, 0xff, ' ', 1, "LD L,A" },
    { 0x6d, 0xff, ' ', 1, "LD L,L" },
    { 0x67, 0xff, ' ', 1, "LD H,A" },
    { 0x78, 0xff, ' ', 1, "LD A,B" },
    { 0x79, 0xff, ' ', 1, "LD A,C" },
    { 0x7a, 0xff, ' ', 1, "LD A,D" },
    { 0x7b, 0xff, ' ', 1, "LD A,E" },
    { 0x7c, 0xff, ' ', 1, "LD A,H" },
    { 0x7d, 0xff, ' ', 1, "LD A,L" },
    { 0x7f, 0xff, ' ', 1, "LD A,A" },
    { 0xaf, 0xff, ' ', 1, "XOR A" },
    { 0xb7, 0xff, ' ', 1, "OR A" },
    { 0xc0, 0xff, ' ', 1, "RET NZ" },
    { 0xc8, 0xff, ' ', 1, "RET Z" },
    { 0xc9, 0xff, ' ', 1, "RET" },
    { 0xd0, 0xff, ' ', 1, "RET NC" },
    { 0xd8, 0xff, ' ', 1, "RET C" },
    { 0xe0, 0xff, ' ', 1, "RET LZ" },
    { 0xe8, 0xff, ' ', 1, "RET LO" },
    { 0xf0, 0xff, ' ', 1, "RET P" },
    { 0xf8, 0xff, ' ', 1, "RET M" },
    { 0xf1, 0xff, ' ', 1, "POP AF" },
    { 0xc1, 0xff, ' ', 1, "POP BC" },
    { 0xd1, 0xff, ' ', 1, "POP DE" },
    { 0xe1, 0xff, ' ', 1, "POP HL" },
    { 0xc2, 0xff, ' ', 3, "JP NZ,%w" },
    { 0xca, 0xff, ' ', 3, "JP Z,%w" },
    { 0xd2, 0xff, ' ', 3, "JP NC,%w" },
    { 0xda, 0xff, ' ', 3, "JP C,%w" },
    { 0xe2, 0xff, ' ', 3, "JP LZ,%w" },
    { 0xea, 0xff, ' ', 3, "JP LO,%w" },
    { 0xf2, 0xff, ' ', 3, "JP P,%w" },
    { 0xfa, 0xff, ' ', 3, "JP M,%w" },
    { 0xc3, 0xff, ' ', 3, "JP %w" },
    { 0xc4, 0xff, ' ', 2, "LD HL,(SP+%b)" },
    { 0xf5, 0xff, ' ', 1, "PUSH AF" },
    { 0xc5, 0xff, ' ', 1, "PUSH BC" },
    { 0xd5, 0xff, ' ', 1, "PUSH DE" },
    { 0xe5, 0xff, ' ', 1, "PUSH HL" },
    { 0xc6, 0xff, ' ', 2, "ADD A,%b" },
    { 0xc7, 0xff, ' ', 4, "LJP %l" },
    { 0xcc, 0xff, ' ', 1, "BOOL HL" },
    { 0xcd, 0xff, ' ', 3, "CALL %w" },
    { 0xce, 0xff, ' ', 2, "ADC A,%b" },
    { 0xcf, 0xff, ' ', 4, "LCALL %l" },
    { 0xd4, 0xff, ' ', 2, "LD (SP+%b),HL" },
    { 0xd6, 0xff, ' ', 2, "SUB A,%b" },
    { 0xd7, 0xff, ' ', 1, "RST 10" },
    { 0xdf, 0xff, ' ', 1, "RST 18" },
    { 0xe7, 0xff, ' ', 1, "RST 20" },
    { 0xef, 0xff, ' ', 1, "RST 28" },
    { 0xff, 0xff, ' ', 1, "RST 38" },
    { 0xd9, 0xff, ' ', 1, "EXX" },
    { 0xdc, 0xff, ' ', 1, "AND HL,DE" },
    { 0xec, 0xff, ' ', 1, "OR HL,DE" },
    { 0xde, 0xff, ' ', 2, "SBC A,%b" },
    { 0xe3, 0xff, ' ', 1, "EX DE',HL" }, // '
    { 0xeb, 0xff, ' ', 1, "EX DE,HL" },
    { 0xe4, 0xff, ' ', 2, "LD HL,(IX%d)" },
    { 0xf4, 0xff, ' ', 2, "LD (IX%d),HL" },
    { 0xe6, 0xff, ' ', 2, "AND A,%b" },
    { 0xe9, 0xff, ' ', 1, "JP HL" },
    { 0xee, 0xff, ' ', 2, "XOR %b" },
    { 0xf3, 0xff, ' ', 1, "RL DE" },
    { 0xf6, 0xff, ' ', 2, "OR %b" },
    { 0xf7, 0xff, ' ', 1, "MUL" },
    { 0xf9, 0xff, ' ', 1, "LD SP,HL" },
    { 0xfb, 0xff, ' ', 1, "RR DE" },
    { 0xfc, 0xff, ' ', 1, "RR HL" },
    { 0xfe, 0xff, ' ', 2, "CP A,%b" },
    
    { 0, 0, 0, 0, 0, 0, 0 }
  };

/*
  3rd byte is a bit mask, shows if inst avail in a mode:
  1000 (8) inst avail in mode3 (11)
  0100 (4) inst avail in mode2 (10)
  0010 (2) inst avail in mode1 (01)
  0001 (1) inst avail in mode0 (00) 
 */
struct dis_entry disass_r6k[]=
  {
    { 0x80043, 0x00ff, ' ', 3, "JP GE,%w" },
    { 0x80044, 0x00ff, ' ', 2, "EX JKHL,BCDE'" },
    { 0x8004b, 0x00ff, ' ', 3, "JP LEU,%w" },
    { 0x80053, 0x00ff, ' ', 3, "JP LE,%w" },
    { 0x80059, 0x00ff, ' ', 1, "MUL HL,DE" },
    { 0x80069, 0x00ff, ' ', 1, "MULU HL,DE" },
    { 0x80080, 0x00ff, ' ', 2, "JR GE,%r" },
    { 0x80088, 0x00ff, ' ', 2, "JR LEU,%r" },
    { 0x80090, 0x00ff, ' ', 2, "JR LE,%r" },

    { 0x4437f, 0xffff, ' ', 4, "JP GE,%w" },
    { 0x4447f, 0xffff, ' ', 4, "EX JKHL,BCDE'" },
    { 0x44b7f, 0xffff, ' ', 4, "JP LEU,%w" },
    { 0x4537f, 0xffff, ' ', 4, "JP LE,%w" },
    { 0x4597f, 0xffff, ' ', 2, "MUL HL,DE" },
    { 0x4697f, 0xffff, ' ', 2, "MULU HL,DE" },
    { 0x4807f, 0xffff, ' ', 3, "JR GE,%r" },
    { 0x4887f, 0xffff, ' ', 3, "JR LEU,%r" },
    { 0x4907f, 0xffff, ' ', 3, "JR LE,%r" },

    { 0xf5ced, 0xffff, ' ', 2, "TEST DE" },
    { 0xf86ed, 0xffff, ' ', 2, "TSTNULL PW" },
    { 0xf87ed, 0xffff, ' ', 2, "SWAP B" },
    { 0xf96ed, 0xffff, ' ', 2, "TSTNULL PX" },
    { 0xf97ed, 0xffff, ' ', 2, "SWAP C" },
    { 0xf9aed, 0xffff, ' ', 6, "LLJP LEU,%X,%w" },
    { 0xf9bed, 0xffff, ' ', 4, "JRE LEU,%R" },
    { 0xf9ced, 0xffff, ' ', 2, "FLAG LEU,HL" },
    { 0xfa6ed, 0xffff, ' ', 2, "TSTNULL PY" },
    { 0xfa7ed, 0xffff, ' ', 2, "SWAP D" },
    { 0xfb6ed, 0xffff, ' ', 2, "TSTNULL PZ" },
    { 0xfb7ed, 0xffff, ' ', 2, "SWAP E" },
    { 0xfc7ed, 0xffff, ' ', 2, "SWAP H" },
    { 0xfceed, 0xffff, ' ', 2, "ADC JKHL,BCDE" },
    { 0xfcfed, 0xffff, ' ', 2, "SWAP BC" },
    { 0xfd7ed, 0xffff, ' ', 2, "SWAP L" },
    { 0xfdeed, 0xffff, ' ', 2, "SBC JKHL,BCDE" },
    { 0xfdfed, 0xffff, ' ', 2, "SWAP DE" },
    { 0xfe2ed, 0xffff, ' ', 6, "LLJP GE,%X,%w" },
    { 0xfe3ed, 0xffff, ' ', 4, "JRE GE,%R" },
    { 0xfe4ed, 0xffff, ' ', 2, "FLAG GE,HL" },
    { 0xfefed, 0xffff, ' ', 2, "SWAP HL" },
    { 0xff2ed, 0xffff, ' ', 6, "LLJP LE,%X,%w" },
    { 0xff3ed, 0xffff, ' ', 4, "JRE LE,%R" },
    { 0xff4ed, 0xffff, ' ', 2, "FLAG LE,HL" },
    { 0xff7ed, 0xffff, ' ', 2, "SWAP A" },
    { 0xfffed, 0xffff, ' ', 2, "SWAP JK" },

    { 0xf32dd, 0xffff, ' ', 2, "SWAP BCDE" },
    { 0xf32fd, 0xffff, ' ', 2, "SWAP JKHL" },
    { 0xf80dd, 0xffff, ' ', 3, "ADD HL,(IX,%d)" },
    { 0xf80fd, 0xffff, ' ', 3, "ADD HL,(IY,%d)" },
    { 0xf81dd, 0xffff, ' ', 3, "ADC HL,(IX,%d)" },
    { 0xf81fd, 0xffff, ' ', 3, "ADC HL,(IY,%d)" },
    { 0xf82dd, 0xffff, ' ', 3, "ADD JKHL,(IX,%d)" },
    { 0xf82fd, 0xffff, ' ', 3, "ADD JKHL,(IY,%d)" },
    { 0xf83dd, 0xffff, ' ', 3, "ADC JKHL,(IX,%d)" },
    { 0xf83fd, 0xffff, ' ', 3, "ADC JKHL,(IY,%d)" },
    { 0xf90dd, 0xffff, ' ', 3, "SUB HL,(IX,%d)" },
    { 0xf90fd, 0xffff, ' ', 3, "SUB HL,(IY,%d)" },
    { 0xf91dd, 0xffff, ' ', 3, "SBC HL,(IX,%d)" },
    { 0xf91fd, 0xffff, ' ', 3, "SBC HL,(IY,%d)" },
    { 0xf92dd, 0xffff, ' ', 3, "SUB JKHL,(IX,%d)" },
    { 0xf92fd, 0xffff, ' ', 3, "SUB JKHL,(IY,%d)" },
    { 0xf93dd, 0xffff, ' ', 3, "SBC JKHL,(IX,%d)" },
    { 0xf93fd, 0xffff, ' ', 3, "SBC JKHL,(IY,%d)" },
    { 0xfa0dd, 0xffff, ' ', 3, "AND HL,(IX%d)" },
    { 0xfa0fd, 0xffff, ' ', 3, "AND HL,(IY%d)" },
    { 0xfa1dd, 0xffff, ' ', 3, "XOR HL,(IX%d)" },
    { 0xfa1fd, 0xffff, ' ', 3, "XOR HL,(IY%d)" },
    { 0xfa2dd, 0xffff, ' ', 3, "AND JKHL,(IX%d)" },
    { 0xfa2fd, 0xffff, ' ', 3, "AND JKHL,(IY%d)" },
    { 0xfa3dd, 0xffff, ' ', 3, "XOR JKHL,(IX%d)" },
    { 0xfa3fd, 0xffff, ' ', 3, "XOR JKHL,(IY%d)" },
    { 0xfb0dd, 0xffff, ' ', 3, "OR HL,(IX%d)" },
    { 0xfb0fd, 0xffff, ' ', 3, "OR HL,(IY%d)" },
    { 0xfb1dd, 0xffff, ' ', 3, "CP HL,(IX%d)" },
    { 0xfb1fd, 0xffff, ' ', 3, "CP HL,(IY%d)" },
    { 0xfb2dd, 0xffff, ' ', 3, "OR JKHL,(IX%d)" },
    { 0xfb2fd, 0xffff, ' ', 3, "OR JKHL,(IY%d)" },
    { 0xfb3dd, 0xffff, ' ', 3, "CP JKHL,(IX%d)" },
    { 0xfb3fd, 0xffff, ' ', 3, "CP JKHL,(IY%d)" },
    { 0xfc5dd, 0xffff, ' ', 3, "ADD IX,%d" },
    { 0xfc5fd, 0xffff, ' ', 3, "ADD IY,%d" },

    { 0xe0049, 0xfcff, ' ', 2, "ADD JKHL,'ps0.0'" },
    { 0xe0449, 0xfcff, ' ', 3, "ADD A,('ps0.0'%d)'" },
    { 0xe0849, 0xfcff, ' ', 3, "ADD HL,('ps0.0'%d)'" },
    { 0xe0c49, 0xfcff, ' ', 3, "ADD JKHL,('ps0.0'%d)'" },

    { 0xe1049, 0xfcff, ' ', 2, "ADC JKHL,'ps0.0'" },
    { 0xe1449, 0xfcff, ' ', 3, "ADC A,('ps0.0'%d)'" },
    { 0xe1849, 0xfcff, ' ', 3, "ADC HL,('ps0.0'%d)'" },
    { 0xe1c49, 0xfcff, ' ', 3, "ADC JKHL,('ps0.0'%d)'" },

    { 0xe2049, 0xfcff, ' ', 2, "SUB JKHL,'ps0.0'" },
    { 0xe2449, 0xfcff, ' ', 3, "SUB A,('ps0.0'%d)'" },
    { 0xe2849, 0xfcff, ' ', 3, "SUB HL,('ps0.0'%d)'" },
    { 0xe2c49, 0xfcff, ' ', 3, "SUB JKHL,('ps0.0'%d)'" },

    { 0xe3049, 0xfcff, ' ', 2, "SBC JKHL,'ps0.0'" },
    { 0xe3449, 0xfcff, ' ', 3, "SBC A,('ps0.0'%d)'" },
    { 0xe3849, 0xfcff, ' ', 3, "SBC HL,('ps0.0'%d)'" },
    { 0xe3c49, 0xfcff, ' ', 3, "SBC JKHL,('ps0.0'%d)'" },

    { 0xe4049, 0xfcff, ' ', 2, "AND JKHL,'ps0.0'" },
    { 0xe4449, 0xfcff, ' ', 3, "AND A,('ps0.0'%d)'" },
    { 0xe4849, 0xfcff, ' ', 3, "AND HL,('ps0.0'%d)'" },
    { 0xe4c49, 0xfcff, ' ', 3, "AND JKHL,('ps0.0'%d)'" },

    { 0xe5049, 0xfcff, ' ', 2, "XOR JKHL,'ps0.0'" },
    { 0xe5449, 0xfcff, ' ', 3, "XOR A,('ps0.0'%d)'" },
    { 0xe5849, 0xfcff, ' ', 3, "XOR HL,('ps0.0'%d)'" },
    { 0xe5c49, 0xfcff, ' ', 3, "XOR JKHL,('ps0.0'%d)'" },

    { 0xe6049, 0xfcff, ' ', 2, "OR JKHL,'ps0.0'" },
    { 0xe6449, 0xfcff, ' ', 3, "OR A,('ps0.0'%d)'" },
    { 0xe6849, 0xfcff, ' ', 3, "OR HL,('ps0.0'%d)'" },
    { 0xe6c49, 0xfcff, ' ', 3, "OR JKHL,('ps0.0'%d)'" },

    { 0xe7049, 0xfcff, ' ', 2, "CP JKHL,'ps0.0'" },
    { 0xe7449, 0xfcff, ' ', 3, "CP A,('ps0.0'%d)'" },
    { 0xe7849, 0xfcff, ' ', 3, "CP HL,('ps0.0'%d)'" },
    { 0xe7c49, 0xfcff, ' ', 3, "CP JKHL,('ps0.0'%d)'" },

    { 0xe8949, 0xffff, ' ', 3, "ADD A,(SP+%b)" },
    { 0xe8a49, 0xffff, ' ', 3, "ADD HL,(SP+%b)" },
    { 0xe8b49, 0xffff, ' ', 3, "ADD JKHL,(SP+%b)" },
    { 0xe8c49, 0xffff, ' ', 2, "SL1REG" },
    { 0xe8d49, 0xffff, ' ', 2, "RL1REG" },
    { 0xe8e49, 0xffff, ' ', 2, "SR1REG" },
    { 0xe8f49, 0xffff, ' ', 2, "RR1REG" },
    { 0xe9049, 0xffff, ' ', 3, "PLDISR" },
    { 0xe9849, 0xffff, ' ', 3, "PLDDSR" },
    { 0xe9949, 0xffff, ' ', 3, "ADC A,(SP+%b)" },
    { 0xe9a49, 0xffff, ' ', 3, "ADC HL,(SP+%b)" },
    { 0xe9b49, 0xffff, ' ', 3, "ADC JKHL,(SP+%b)" },
    { 0xe9c49, 0xffff, ' ', 2, "SL2REG" },
    { 0xe9d49, 0xffff, ' ', 2, "RL2REG" },
    { 0xe9e49, 0xffff, ' ', 2, "SR2REG" },
    { 0xe9f49, 0xffff, ' ', 2, "RR2REG" },
    { 0xea049, 0xffff, ' ', 2, "PLDI" },
    { 0xea249, 0xffff, ' ', 2, "AESSR" },
    { 0xea349, 0xffff, ' ', 2, "AESISR" },
    { 0xea449, 0xfcff, ' ', 3, "INC ('ps0.0'%d)" },
    { 0xea849, 0xffff, ' ', 2, "PLDD" },
    { 0xea949, 0xffff, ' ', 3, "SUB A,(SP+%b)" },
    { 0xeaa49, 0xffff, ' ', 3, "SUB HL,(SP+%b)" },
    { 0xeab49, 0xffff, ' ', 3, "SUB JKHL,(SP+%b)" },
    { 0xeac49, 0xffff, ' ', 2, "SL3REG" },
    { 0xead49, 0xffff, ' ', 2, "RL3REG" },
    { 0xeae49, 0xffff, ' ', 2, "SR3REG" },
    { 0xeaf49, 0xffff, ' ', 2, "RR3REG" },
    { 0xeb049, 0xffff, ' ', 2, "PLDIR" },
    { 0xeb249, 0xffff, ' ', 2, "AESMC" },
    { 0xeb349, 0xffff, ' ', 2, "AESIMC" },
    { 0xeb449, 0xfcff, ' ', 3, "DEC ('ps0.0'%d)" },
    { 0xeb849, 0xffff, ' ', 2, "PLDDR" },
    { 0xeb949, 0xffff, ' ', 3, "SBC A,(SP+%b)" },
    { 0xeba49, 0xffff, ' ', 3, "SBC HL,(SP+%b)" },
    { 0xebb49, 0xffff, ' ', 3, "SBC JKHL,(SP+%b)" },
    { 0xebc49, 0xffff, ' ', 2, "SL4REG" },
    { 0xebd49, 0xffff, ' ', 2, "RL4REG" },
    { 0xebe49, 0xffff, ' ', 2, "SR4REG" },
    { 0xebf49, 0xffff, ' ', 2, "RR4REG" },
    { 0xec249, 0xffff, ' ', 2, "SHAF1" },
    { 0xec349, 0xffff, ' ', 2, "MD5F1" },
    { 0xec949, 0xffff, ' ', 3, "AND A,(SP+%b)" },
    { 0xeca49, 0xffff, ' ', 3, "AND HL,(SP+%b)" },
    { 0xecb49, 0xffff, ' ', 3, "AND JKHL,(SP+%b)" },
    { 0xecc49, 0xffff, ' ', 2, "SL5REG" },
    { 0xecd49, 0xffff, ' ', 2, "RL5REG" },
    { 0xece49, 0xffff, ' ', 2, "SR5REG" },
    { 0xecf49, 0xffff, ' ', 2, "RR5REG" },
    { 0xed049, 0xffff, ' ', 3, "PLSIDR" },
    { 0xed249, 0xffff, ' ', 2, "SHAF2" },
    { 0xed349, 0xffff, ' ', 2, "MD5F2" },
    { 0xed849, 0xffff, ' ', 3, "PLSDDR" },
    { 0xed949, 0xffff, ' ', 3, "XOR A,(SP+%b)" },
    { 0xeda49, 0xffff, ' ', 3, "XOR HL,(SP+%b)" },
    { 0xedb49, 0xffff, ' ', 3, "XOR JKHL,(SP+%b)" },
    { 0xedc49, 0xffff, ' ', 2, "SL6REG" },
    { 0xedd49, 0xffff, ' ', 2, "RL6REG" },
    { 0xede49, 0xffff, ' ', 2, "SR6REG" },
    { 0xedf49, 0xffff, ' ', 2, "RR6REG" },
    { 0xee249, 0xffff, ' ', 2, "SHAF3" },
    { 0xee349, 0xffff, ' ', 2, "MD5F3" },
    { 0xee949, 0xffff, ' ', 3, "OR A,(SP+%b)" },
    { 0xeea49, 0xffff, ' ', 3, "OR HL,(SP+%b)" },
    { 0xeeb49, 0xffff, ' ', 3, "OR JKHL,(SP+%b)" },
    { 0xeec49, 0xffff, ' ', 2, "SL7REG" },
    { 0xeed49, 0xffff, ' ', 2, "RL7REG" },
    { 0xeee49, 0xffff, ' ', 2, "SR7REG" },
    { 0xeef49, 0xffff, ' ', 2, "RR7REG" },
    { 0xef049, 0xffff, ' ', 3, "PLSIR" },
    { 0xef849, 0xffff, ' ', 3, "PLSDR" },
    { 0xef949, 0xffff, ' ', 3, "CP A,(SP+%b)" },
    { 0xefa49, 0xffff, ' ', 3, "CP HL,(SP+%b)" },
    { 0xefb49, 0xffff, ' ', 3, "CP JKHL,(SP+%b)" },
    { 0xefc49, 0xffff, ' ', 2, "SL8REG" },
    { 0xefd49, 0xffff, ' ', 2, "RL8REG" },
    { 0xefe49, 0xffff, ' ', 2, "SR8REG" },
    { 0xeff49, 0xffff, ' ', 2, "RR8REG" },

    { 0xe0d6d, 0xffff, ' ', 2, "INC PW" },
    { 0xe4d6d, 0xffff, ' ', 2, "INC PX" },
    { 0xe8d6d, 0xffff, ' ', 2, "INC PY" },
    { 0xecd6d, 0xffff, ' ', 2, "INC PZ" },
    { 0xe0f6d, 0xffff, ' ', 2, "DEC PW" },
    { 0xe4f6d, 0xffff, ' ', 2, "DEC PX" },
    { 0xe8f6d, 0xffff, ' ', 2, "DEC PY" },
    { 0xecf6d, 0xffff, ' ', 2, "DEC PZ" },
    { 0, 0, 0, 0, 0, 0, 0 }
  };

#define ROTL8(x,shift) ((/*u8_t*/u8_t) ((x) << (shift)) | ((x) >> (8 - (shift))))

void init_sbox()
{
  /*u8_t*/u8_t p = 1, q = 1;
	
  /* loop invariant: p * q == 1 in the Galois field */
  do
    {
      /* multiply p by 3 */
      p = p ^ (p << 1) ^ (p & 0x80 ? 0x1B : 0);
      
      /* divide q by 3 (equals multiplication by 0xf6) */
      q ^= q << 1;
      q ^= q << 2;
      q ^= q << 4;
      q ^= q & 0x80 ? 0x09 : 0;
      
      /* compute the affine transformation */
      /*u8_t*/u8_t xformed = q ^ ROTL8(q, 1) ^ ROTL8(q, 2) ^ ROTL8(q, 3) ^ ROTL8(q, 4);
      u8_t val= xformed ^ 0x63;
      sbox_tab[p] = val;
      ibox_tab[val]= p;
    }
  while (p != 1);
  
  /* 0 is a special case since it has no inverse */
  sbox_tab[0] = 0x63;
  ibox_tab[0x63]= 0;
}

/* End of rxk.src/glob.cc */
