library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity lesson_1_LED_Blink is
	generic(
		ClockSpeed : integer := 50_000_000				-- This how much your FPGA clock internal. I used 50MHz, 
	);
	port(
		CLK	: in std_logic;
		Led	: out std_logic;
		reset	: in std_logic
	);
end entity;

architecture main of lesson_1_LED_Blink is

signal clock_count : integer range 0 to 50_000_000:=0;

begin

process (CLK,reset)
	begin
		if reset = '0' then
			clock_count <= 0;
			Led <='1';
		elsif rising_edge(CLK) then
			if clock_count < 50000000 then
				clock_count <= clock_count + 1;
			else 
				clock_count <= 0;
			end if;
			if clock_count < 25000000 then
				Led <= '0';
			elsif (clock_count > 25000000 AND clock_count < 50000000) then
				Led <= '1';
			end if;
		end if;
end process;

end main;
		
 