/*
 * (C) Copyright 2016
 * Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __ASM_ARM_ARCH_PERIPH_H
#define __ASM_ARM_ARCH_PERIPH_H

/*
 * Peripherals required for pinmux configuration. List will
 * grow with support for more devices getting added.
 * Numbering based on interrupt table.
 *
 */
enum periph_id {
	UART1_GPIOA_9_10 = 0,
	UART2_GPIOD_5_6,
	UART6_GPIOC_6_7
};

enum periph_clock {
	USART1_CLOCK_CFG = 0,
	USART2_CLOCK_CFG,
	USART6_CLOCK_CFG,
	GPIO_A_CLOCK_CFG,
	GPIO_B_CLOCK_CFG,
	GPIO_C_CLOCK_CFG,
	GPIO_D_CLOCK_CFG,
	GPIO_E_CLOCK_CFG,
	GPIO_F_CLOCK_CFG,
	GPIO_G_CLOCK_CFG,
	GPIO_H_CLOCK_CFG,
	GPIO_I_CLOCK_CFG,
	GPIO_J_CLOCK_CFG,
	GPIO_K_CLOCK_CFG,
	ETH_CLOCK_CFG,
	FMC_CLOCK_CFG,
	QSPI_CLOCK_CFG,
	SYSCFG_CLOCK_CFG
};

enum stm32f7_irq {
	FMC_IRQ    = 48,
	ETH_IRQ    = 61,
	USART6_IRQ = 71
};

#define FMC_BASE				0xA0000000
#define FMC_SDCR1				0x140
#define FMC_SDCR2				0x144
#define FMC_SDTR1				0x148
#define FMC_SDTR2				0x14C
#define FMC_SDCMR				0x150
#define FMC_SDRTR				0x154
#define FMC_SDSR				0x158

#define FMC_SDRAM_BANK1				0x00000000

#define FMC_SDRAM_COLUMN_BITS_NUM_8		0x00000000
#define FMC_SDRAM_ROW_BITS_NUM_12		0x00000004
#define FMC_SDRAM_MEM_BUS_WIDTH_16		0x00000010
#define FMC_SDRAM_INTERN_BANKS_NUM_4		0x00000040
#define FMC_SDRAM_CAS_LATENCY_2			0x00000100
#define FMC_SDRAM_WRITE_PROTECTION_DISABLE	0x00000000
#define FMC_SDRAM_CLOCK_PERIOD_2		0x00000800
#define FMC_SDRAM_RBURST_ENABLE			0x00001000
#define FMC_SDRAM_RPIPE_DELAY_0			0x00000000

#define FMC_SDRAM_CMD_CLK_ENABLE		0x00000001
#define FMC_SDRAM_CMD_PALL			0x00000002
#define FMC_SDRAM_CMD_AUTOREFRESH_MODE		0x00000003
#define FMC_SDRAM_CMD_LOAD_MODE			0x00000004

#define  FMC_SDCMR_CTB1				0x00000010

#define  FMC_SDSR_BUSY				0x00000020

#define  FMC_SDCR1_NC				0x00000003
#define  FMC_SDCR1_NR				0x0000000C
#define  FMC_SDCR1_MWID				0x00000030
#define  FMC_SDCR1_NB				0x00000040
#define  FMC_SDCR1_CAS				0x00000180
#define  FMC_SDCR1_WP				0x00000200
#define  FMC_SDCR1_SDCLK			0x00000C00
#define  FMC_SDCR1_RBURST			0x00001000
#define  FMC_SDCR1_RPIPE			0x00006000

#define  FMC_SDTR1_TMRD				0x0000000F
#define  FMC_SDTR1_TXSR				0x000000F0
#define  FMC_SDTR1_TRAS				0x00000F00
#define  FMC_SDTR1_TRC				0x0000F000
#define  FMC_SDTR1_TWR				0x000F0000
#define  FMC_SDTR1_TRP				0x00F00000
#define  FMC_SDTR1_TRCD				0x0F000000

#define SDRAM_MODEREG_BURST_LENGTH_1             0x0000
#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL      0x0000
#define SDRAM_MODEREG_CAS_LATENCY_2              0x0020
#define SDRAM_MODEREG_OPERATING_MODE_STANDARD    0x0000
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE     0x0200

#define ETH_MAC_BASE				0x40028000
#define ETH_DMABMR				0x1000
#define ETH_DMABMR_SR				1

#define SYSCFG_PMC_MII_RMII_SEL			0x00800000

#define SYSCFG_BASE				0x40013800
#define SYSCFG_MEMRMP				0x0
#define SYSCFG_PMC				0x4

#define MPU_BASE				0xE000ED90
#define MPU_CTRL				0x4
#define MPU_RNR					0x8
#define MPU_RBAR				0xC
#define MPU_RASR				0x10

#endif /* __ASM_ARM_ARCH_PERIPH_H */
