/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  reg [6:0] _01_;
  reg [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_9z[2] ^ celloutsig_0_30z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ in_data[159];
  assign celloutsig_0_29z = celloutsig_0_2z ^ celloutsig_0_26z[2];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_18z[8:1], celloutsig_0_21z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 11'h000;
    else _02_ <= { in_data[59], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 7'h00;
    else _01_ <= { _00_[5:0], celloutsig_0_36z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z } / { 1'h1, in_data[114:113], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_4z } / { 1'h1, in_data[169:163], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[58:56] / { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_7z[7:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_1z } / { 1'h1, _02_[3], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } === { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } === celloutsig_0_1z;
  assign celloutsig_1_17z = { in_data[124], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z } === in_data[191:182];
  assign celloutsig_0_10z = { in_data[58:53], celloutsig_0_9z } === { celloutsig_0_7z[8:2], celloutsig_0_7z[3], celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[85:79], celloutsig_0_10z, celloutsig_0_9z } === { celloutsig_0_7z[8:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_17z = in_data[33:29] === { in_data[16:13], celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[16:6] === { in_data[19:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z[4:3], celloutsig_1_10z } <= { in_data[142:137], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_8z } <= { _02_[5:4], _02_ };
  assign celloutsig_0_43z = ! { celloutsig_0_8z[3:0], celloutsig_0_15z };
  assign celloutsig_0_57z = celloutsig_0_43z & ~(celloutsig_0_42z[4]);
  assign celloutsig_1_1z = in_data[183] & ~(in_data[136]);
  assign celloutsig_1_8z = { in_data[171:159], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } !== { in_data[162:137], celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z } !== in_data[161:156];
  assign celloutsig_0_11z = { celloutsig_0_7z[5:2], celloutsig_0_7z[3] } !== { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = ~ in_data[76:74];
  assign celloutsig_0_21z = ~ { in_data[24], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_42z = celloutsig_0_8z[7:2] | celloutsig_0_8z[5:0];
  assign celloutsig_0_16z = in_data[63:45] | { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = in_data[108:106] <<< { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_20z = { _02_[10:9], celloutsig_0_6z } <<< celloutsig_0_1z;
  assign celloutsig_0_26z = { celloutsig_0_19z[3:1], celloutsig_0_12z, celloutsig_0_12z } <<< celloutsig_0_7z[8:4];
  assign celloutsig_0_35z = { celloutsig_0_16z[14:10], celloutsig_0_0z, celloutsig_0_2z } - { celloutsig_0_7z[6:2], celloutsig_0_30z, celloutsig_0_17z };
  assign celloutsig_0_8z = { in_data[89:82], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } - { celloutsig_0_7z[8:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[19] & in_data[61]) | (in_data[66] & in_data[71]));
  assign celloutsig_0_36z = ~((celloutsig_0_7z[5] & celloutsig_0_29z) | (celloutsig_0_6z & celloutsig_0_32z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] & in_data[43]) | (in_data[84] & in_data[77]));
  assign celloutsig_0_58z = ~((celloutsig_0_35z[6] & celloutsig_0_0z) | (_01_[1] & celloutsig_0_1z[2]));
  assign celloutsig_1_0z = ~((in_data[100] & in_data[143]) | (in_data[164] & in_data[181]));
  assign celloutsig_1_2z = ~((in_data[153] & celloutsig_1_0z) | (in_data[113] & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((in_data[165] & celloutsig_1_4z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_2z) | (celloutsig_1_4z & celloutsig_1_2z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_1z) | (celloutsig_1_8z & celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_7z) | (celloutsig_1_10z[5] & celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_10z) | (celloutsig_0_10z & celloutsig_0_1z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z & celloutsig_0_6z) | (celloutsig_0_0z & celloutsig_0_3z));
  assign celloutsig_0_30z = ~((in_data[2] & celloutsig_0_9z[1]) | (celloutsig_0_18z[3] & celloutsig_0_16z[18]));
  assign { celloutsig_0_7z[0], celloutsig_0_7z[8:4], celloutsig_0_7z[2], celloutsig_0_7z[3] } = ~ { celloutsig_0_5z, _02_[5:1], celloutsig_0_3z, celloutsig_0_0z };
  assign { celloutsig_0_19z[4], celloutsig_0_19z[6:5], celloutsig_0_19z[3:1] } = ~ { celloutsig_0_17z, celloutsig_0_16z[11:10], celloutsig_0_9z };
  assign celloutsig_0_19z[0] = celloutsig_0_19z[4];
  assign celloutsig_0_7z[1] = celloutsig_0_7z[3];
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
