{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362948050898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362948050899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 13:40:50 2013 " "Processing started: Sun Mar 10 13:40:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362948050899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362948050899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362948050900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362948052200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362948053129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362948053129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_570_AP_M4_Top.v(255) " "Verilog HDL warning at EPT_570_AP_M4_Top.v(255): extended using \"x\" or \"z\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1362948053169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/ept_570_ap_m4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/ept_570_ap_m4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_570_AP_M4_Top " "Found entity 1: EPT_570_AP_M4_Top" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362948053183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362948053183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_trigger.vqm" 21 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362948053224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362948053224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer_library.vqm" 21 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362948053260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362948053260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_570_ap_data_collector/ept_570_ap_data_collector/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer.vqm" 21 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362948053271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362948053271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_570_AP_M4_Top " "Elaborating entity \"EPT_570_AP_M4_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1362948053517 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "transfer_out_reg EPT_570_AP_M4_Top.v(109) " "Verilog HDL warning at EPT_570_AP_M4_Top.v(109): object transfer_out_reg used but never assigned" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 109 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1362948053567 "|EPT_570_AP_M4_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transfer_in_loop_back EPT_570_AP_M4_Top.v(117) " "Verilog HDL or VHDL warning at EPT_570_AP_M4_Top.v(117): object \"transfer_in_loop_back\" assigned a value but never read" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1362948053567 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EPT_570_AP_M4_Top.v(199) " "Verilog HDL Case Statement information at EPT_570_AP_M4_Top.v(199): all case item expressions in this case statement are onehot" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1362948053581 "|EPT_570_AP_M4_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED EPT_570_AP_M4_Top.v(191) " "Verilog HDL Always Construct warning at EPT_570_AP_M4_Top.v(191): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1362948053583 "|EPT_570_AP_M4_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "transfer_out_reg 0 EPT_570_AP_M4_Top.v(109) " "Net \"transfer_out_reg\" at EPT_570_AP_M4_Top.v(109) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1362948053610 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] EPT_570_AP_M4_Top.v(195) " "Inferred latch for \"LED\[0\]\" at EPT_570_AP_M4_Top.v(195)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362948053618 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] EPT_570_AP_M4_Top.v(195) " "Inferred latch for \"LED\[1\]\" at EPT_570_AP_M4_Top.v(195)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362948053618 "|EPT_570_AP_M4_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] EPT_570_AP_M4_Top.v(195) " "Inferred latch for \"LED\[2\]\" at EPT_570_AP_M4_Top.v(195)" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362948053619 "|EPT_570_AP_M4_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362948054142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362948054526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362948054552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "ACTIVE_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362948054584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[0\] GND " "Pin \"LB_BYTE_A\[0\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[1\] GND " "Pin \"LB_BYTE_A\[1\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[2\] GND " "Pin \"LB_BYTE_A\[2\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[3\] GND " "Pin \"LB_BYTE_A\[3\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[4\] GND " "Pin \"LB_BYTE_A\[4\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[5\] GND " "Pin \"LB_BYTE_A\[5\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[6\] GND " "Pin \"LB_BYTE_A\[6\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_BYTE_A\[7\] GND " "Pin \"LB_BYTE_A\[7\]\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|LB_BYTE_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 VCC " "Pin \"TR_DIR_1\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 VCC " "Pin \"TR_OE_1\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 VCC " "Pin \"TR_DIR_2\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 GND " "Pin \"TR_OE_2\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 VCC " "Pin \"TR_DIR_3\" is stuck at VCC" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 GND " "Pin \"TR_OE_3\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_OE_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_4 GND " "Pin \"TR_DIR_4\" is stuck at GND" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362948056754 "|EPT_570_AP_M4_Top|TR_DIR_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1362948056754 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 133 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1362948056866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1362948057252 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|Equal0~1 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|Equal0~1\"" {  } { { "../src/active_transfer.vqm" "Equal0~1_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer.vqm" 350 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362948057286 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|Equal0~0 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|Equal0~0\"" {  } { { "../src/active_transfer.vqm" "Equal0~0_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer.vqm" 374 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362948057286 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer.vqm" 316 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1362948057286 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1362948057286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[1\] " "No output dependent on input pin \"LB_BYTE_B\[1\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[2\] " "No output dependent on input pin \"LB_BYTE_B\[2\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[3\] " "No output dependent on input pin \"LB_BYTE_B\[3\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[4\] " "No output dependent on input pin \"LB_BYTE_B\[4\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[5\] " "No output dependent on input pin \"LB_BYTE_B\[5\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[6\] " "No output dependent on input pin \"LB_BYTE_B\[6\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_BYTE_B\[7\] " "No output dependent on input pin \"LB_BYTE_B\[7\]\"" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362948057336 "|EPT_570_AP_M4_Top|LB_BYTE_B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1362948057336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "366 " "Implemented 366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1362948057339 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1362948057339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1362948057339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1362948057339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1362948057339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/EPT_570_AP_M4_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/EPT_570_AP_M4_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1362948057602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362948057728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 13:40:57 2013 " "Processing ended: Sun Mar 10 13:40:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362948057728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362948057728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362948057728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362948057728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362948059484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362948059485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 13:40:59 2013 " "Processing started: Sun Mar 10 13:40:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362948059485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362948059485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362948059485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362948059832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_570_AP_M4_Top EPM570T100C5 " "Selected device EPM570T100C5 for design \"EPT_570_AP_M4_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1362948059860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362948060110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362948060110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1362948061870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1362948061950 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362948062728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362948062728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362948062728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362948062728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362948062728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1362948062728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1362948063448 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_570_AP_M4_Top.sdc " "Reading SDC File: 'EPT_570_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1362948063465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datab " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362948063550 ""} { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362948063550 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer_library.vqm" 297 66 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1362948063550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1362948063554 "|EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1362948063570 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362948063571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362948063571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362948063571 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1362948063571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362948063683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362948063684 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1362948063723 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 37 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362948063779 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[0\]~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[0\]~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer_library.vqm" 131 73 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362948063779 ""}  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362948063779 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "aa\[0\] " "Pin \"aa\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 37 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/" { { 0 { 0 ""} 0 2525 8336 9085 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1 1362948063780 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_signal_reg Global clock " "Automatically promoted some destinations of signal \"reset_signal_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED\[2\]~3 " "Destination \"LED\[2\]~3\" may be non-global or may not use global clock" {  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 195 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1362948063781 ""}  } { { "../src/EPT_570_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/EPT_570_AP_M4_Top.v" 175 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1362948063781 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1362948063781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1362948063811 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1362948063934 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1362948063934 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1362948064073 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1362948064092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1362948064093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1362948064093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362948064295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1362948064978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362948065662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1362948065690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1362948066362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362948066362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1362948066438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1362948067075 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1362948067075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362948067295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1362948067296 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1362948067296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1362948067296 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362948067389 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1362948067486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/EPT_570_AP_M4_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/EPT_570_AP_M4_Top/EPT_570_AP_M4_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1362948067855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362948068068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 13:41:08 2013 " "Processing ended: Sun Mar 10 13:41:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362948068068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362948068068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362948068068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362948068068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362948070614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362948070615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 13:41:10 2013 " "Processing started: Sun Mar 10 13:41:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362948070615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362948070615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362948070615 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1362948071534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1362948071554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362948072092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 13:41:12 2013 " "Processing ended: Sun Mar 10 13:41:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362948072092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362948072092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362948072092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362948072092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1362948072912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362948074069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362948074070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 13:41:13 2013 " "Processing started: Sun Mar 10 13:41:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362948074070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362948074070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top " "Command: quartus_sta EPT_570_AP_M4_Top -c EPT_570_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362948074070 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1362948074249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362948074586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362948074768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362948074769 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1362948074912 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1362948075579 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1362948075738 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_570_AP_M4_Top.sdc " "Reading SDC File: 'EPT_570_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1362948075778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datac " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362948075816 ""} { "Warning" "WSTA_SCC_NODE" "ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout " "Node \"ACTIVE_TRANSFER_LIBRARY_INST\|FT_245_STATE_MACHINE_INST\|USB_RD_N~1_I\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1362948075816 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_570_AP_Data_Collector/EPT_570_AP_Data_Collector/src/active_transfer_library.vqm" 297 66 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1362948075816 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1362948075820 "|EPT_570_AP_M4_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1362948075828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.229 " "Worst-case setup slack is 3.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.229         0.000 aa\[1\]  " "    3.229         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362948075891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.078 " "Worst-case hold slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078         0.000 aa\[1\]  " "    1.078         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362948075901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.687 " "Worst-case recovery slack is 6.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.687         0.000 aa\[1\]  " "    6.687         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362948075908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.417 " "Worst-case removal slack is 3.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.417         0.000 aa\[1\]  " "    3.417         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362948075916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.309 " "Worst-case minimum pulse width slack is 7.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.309         0.000 aa\[1\]  " "    7.309         0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362948075920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362948075920 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1362948076114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362948076251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362948076252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362948076363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 13:41:16 2013 " "Processing ended: Sun Mar 10 13:41:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362948076363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362948076363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362948076363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362948076363 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362948077076 ""}
