Lab 3 : Layout Design and Verification of NAND and NOR gate
