// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xtimer.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XTimer_CfgInitialize(XTimer *InstancePtr, XTimer_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_a_BaseAddress = ConfigPtr->Bus_a_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XTimer_Start(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL) & 0x80;
    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL, Data | 0x01);
}

u32 XTimer_IsDone(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XTimer_IsIdle(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XTimer_IsReady(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XTimer_EnableAutoRestart(XTimer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL, 0x80);
}

void XTimer_DisableAutoRestart(XTimer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_AP_CTRL, 0);
}

void XTimer_Set_reset_signal(XTimer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_RESET_SIGNAL_DATA, Data);
}

u32 XTimer_Get_reset_signal(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_RESET_SIGNAL_DATA);
    return Data;
}

u32 XTimer_Get_timeTicks(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_TIMETICKS_DATA);
    return Data;
}

u32 XTimer_Get_timeTicks_vld(XTimer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_TIMETICKS_CTRL);
    return Data & 0x1;
}

void XTimer_InterruptGlobalEnable(XTimer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_GIE, 1);
}

void XTimer_InterruptGlobalDisable(XTimer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_GIE, 0);
}

void XTimer_InterruptEnable(XTimer *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_IER);
    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_IER, Register | Mask);
}

void XTimer_InterruptDisable(XTimer *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_IER);
    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_IER, Register & (~Mask));
}

void XTimer_InterruptClear(XTimer *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XTimer_WriteReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_ISR, Mask);
}

u32 XTimer_InterruptGetEnabled(XTimer *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_IER);
}

u32 XTimer_InterruptGetStatus(XTimer *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XTimer_ReadReg(InstancePtr->Bus_a_BaseAddress, XTIMER_BUS_A_ADDR_ISR);
}

