#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 29 09:02:04 2022
# Process ID: 50132
# Current directory: C:/Users/User/Desktop/Vivado/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57356 C:\Users\User\Desktop\Vivado\Lab5\Lab5.xpr
# Log file: C:/Users/User/Desktop/Vivado/Lab5/vivado.log
# Journal file: C:/Users/User/Desktop/Vivado/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Vivado/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 869.734 ; gain = 127.594
update_compile_order -fileset sources_1
set_property top D_FF [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: D_FF
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.949 ; gain = 112.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.410 ; gain = 141.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.410 ; gain = 141.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.410 ; gain = 141.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Dir'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Dir'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q0'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q0'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q1'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q1'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q2'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q2'. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.223 ; gain = 484.145
6 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.223 ; gain = 484.145
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 10:28:11 2022...
