
module async_fifo #( parameter DATA_WIDTH=8,
					 parameter ADDR_WIDTH=4
)(
	//write domain
	input  wire wr_clk,
	input  wire wr_rst_n,
	input  wire wr_en,
	input  wire [DATA_WIDTH-1:0] wr_data,
	output wire full,

	//read domain
	input  wire rd_clk,
	input  wire rd_rst_n,
	input  wire rd_en,
	output reg  [DATA_WIDTH-1:0] rd_data,
	output wire empty 
);

localparam DEPTH = 1 << ADDR_WIDTH;

reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];

// pointers in binary and gray
reg [ADDR_WIDTH:0] wr_ptr_bin=0, wr_ptr_gray=0;
reg [ADDR_WIDTH:0] rd_ptr_bin=0, rd_ptr_gray=0;

// double flop synchronization to cross domain
reg [ADDR_WIDTH:0] wr_ptr_gray_sync1, wr_ptr_gray_sync2;
reg [ADDR_WIDTH:0] rd_ptr_gray_sync1, rd_ptr_gray_sync2;
wire [ADDR_WIDTH:0] rd_ptr_bin_sync,wt_ptr_bin_sync;


// function to convert binary into gray
function [ADDR_WIDTH:0] bin2gray (input [ADDR_WIDTH:0] din );
	bin2gray = (din>>1) ^ din;
endfunction


//function to convert gray into binary
function [ADDR_WIDTH:0] gray2bin (input [ADDR_WIDTH:0] din);
	integer i;
	begin
		gray2bin[ADDR_WIDTH] = din[ADDR_WIDTH];
		for(i=ADDR_WIDTH-1;i>=0;i=i-1) begin
			gray2bin[i] = din[i] ^ gray2bin[i+1];
		end
	end
endfunction


//write
always @ (posedge wr_clk or negedge wr_rst_n) begin
	if (!wr_rst_n) begin
		wr_ptr_bin<=0;
		wr_ptr_gray<=0;
	end else if (wr_en && !full) begin
		mem[wr_ptr_bin[ADDR_WIDTH-1:0]] <= wr_data;
		wr_ptr_bin<=wr_ptr_bin+1;
		wr_ptr_gray<=bin2gray(wr_ptr_bin+1);
	end

end


//read
always @ (posedge rd_clk or negedge rd_rst_n) begin
	if (!rd_rst_n) begin
		rd_ptr_bin<=0;
		rd_ptr_gray<=0;
		rd_data<=0;
	end else if (rd_en && !empty) begin
		rd_data<=mem[rd_ptr_bin[ADDR_WIDTH-1:0]];
		rd_ptr_bin<=rd_ptr_bin+1;
		rd_ptr_gray<=bin2gray(rd_ptr_bin+1);
	end
end


// pass the gray pointer to the other domain
// read
always @ (posedge wr_clk) begin
	if (!wr_rst_n) begin
		rd_ptr_gray_sync1<=0;
		rd_ptr_gray_sync2<=0;
	end else begin
		rd_ptr_gray_sync1<=rd_ptr_gray;
		rd_ptr_gray_sync2<=rd_ptr_gray_sync1;
	end
end

// write
always @ (posedge rd_clk) begin
	if (!rd_rst_n) begin
		wr_ptr_gray_sync1<=0;
		wr_ptr_gray_sync2<=0;
	end else begin
		wr_ptr_gray_sync1<=wr_ptr_gray;
		wr_ptr_gray_sync2<=wr_ptr_gray_sync1;
	end
end




//to check full for the write domain, I need the read pointer synchronoized
assign rd_ptr_bin_sync = gray2bin(rd_ptr_gray_sync2);
assign full = ( (wr_ptr_bin[ADDR_WIDTH] != rd_ptr_bin_sync[ADDR_WIDTH]) && ( wr_ptr_bin[ADDR_WIDTH-1:0] == rd_ptr_bin_sync[ADDR_WIDTH-1:0]) );

//to check empty on the read domain, I need the write pointer synchronized
assign wr_bin_sync = gray2bin(wr_ptr_gray_sync2);
assign empty = ( rd_ptr_bin  == wt_ptr_bin_sync );


endmodule
