INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/21795/Desktop/fpga/adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/21795/Desktop/fpga/adder/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/21795/Desktop/fpga/adder/adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
