#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May  1 21:49:17 2024
# Process ID: 9968
# Current directory: C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/synth_1
# Command line: vivado.exe -log top_basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_basys3.tcl
# Log file: C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/synth_1/top_basys3.vds
# Journal file: C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_basys3.tcl -notrace
Command: synth_design -top top_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 341.441 ; gain = 99.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:40]
	Parameter k_DIV bound to: 12500000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:53' bound to instance 'clock_divider_fsm_inst' of component 'clock_divider' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:62]
	Parameter k_DIV bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:62]
INFO: [Synth 8-3491] module 'controller_fsm' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd:34' bound to instance 'controller_fsm_inst' of component 'controller_fsm' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:120]
INFO: [Synth 8-638] synthesizing module 'controller_fsm' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'controller_fsm' (2#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd:41]
	Parameter k_DIV bound to: 90000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:53' bound to instance 'clock_divider_inst' of component 'clock_divider' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:62]
	Parameter k_DIV bound to: 90000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (2#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd:62]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:37' bound to instance 'ALU_inst' of component 'ALU' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:45]
INFO: [Synth 8-3491] module 'ALU_21_MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd:34' bound to instance 'shift_mux_inst' of component 'ALU_21_MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ALU_21_MUX' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU_21_MUX' (3#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd:41]
INFO: [Synth 8-3491] module 'ALU_21_MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd:34' bound to instance 'sub_mux_inst' of component 'ALU_21_MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:84]
INFO: [Synth 8-3491] module 'ALU_41_MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_41_MUX.vhd:34' bound to instance 'adder_mux_inst' of component 'ALU_41_MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ALU_41_MUX' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_41_MUX.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU_41_MUX' (4#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_41_MUX.vhd:43]
INFO: [Synth 8-3491] module 'ALU_21_MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd:34' bound to instance 'result_mux_inst' of component 'ALU_21_MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:100]
INFO: [Synth 8-3491] module 'FA_8bit' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:4' bound to instance 'full_adder_inst' of component 'FA_8bit' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:108]
INFO: [Synth 8-638] synthesizing module 'FA_8bit' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:11]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a0' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (5#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a1' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:19]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a2' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:20]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a3' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:21]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a4' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:22]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a5' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:23]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a6' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:24]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:30' bound to instance 'a7' of component 'full_adder' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FA_8bit' (6#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd:45]
INFO: [Synth 8-3491] module 'top_MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_MUX.vhd:34' bound to instance 'top_MUX_inst' of component 'top_MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:160]
INFO: [Synth 8-638] synthesizing module 'top_MUX' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_MUX.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_MUX' (8#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_MUX.vhd:43]
INFO: [Synth 8-3491] module 'twoscomp_decimal' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/twoscomp_decimal.vhd:11' bound to instance 'twoscomp_decimal_inst' of component 'twoscomp_decimal' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:169]
INFO: [Synth 8-638] synthesizing module 'twoscomp_decimal' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/twoscomp_decimal.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'twoscomp_decimal' (9#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/twoscomp_decimal.vhd:21]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/TDM4.vhd:56' bound to instance 'TDM4_inst' of component 'TDM4' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:177]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/TDM4.vhd:68]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (10#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/TDM4.vhd:68]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/ECE281/ece281-lab5-jakemiller/src/hdl/sevenSegDecoder.vhd:34' bound to instance 'sevenSegDecoder_inst' of component 'sevenSegDecoder' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:187]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/sevenSegDecoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (11#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/sevenSegDecoder.vhd:39]
INFO: [Synth 8-3491] module 'top_21MUX' declared at 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_21MUX.vhd:34' bound to instance 'top_21MUX_inst' of component 'top_21MUX' [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:192]
INFO: [Synth 8-638] synthesizing module 'top_21MUX' [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_21MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top_21MUX' (12#1) [C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_21MUX.vhd:41]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'led_reg' in module 'top_basys3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (13#1) [C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 396.730 ; gain = 154.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 396.730 ; gain = 154.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 396.730 ; gain = 154.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ECE281/ece281-lab5-jakemiller/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/ECE281/ece281-lab5-jakemiller/src/hdl/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ECE281/ece281-lab5-jakemiller/src/hdl/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 725.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 725.402 ; gain = 483.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 725.402 ; gain = 483.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 725.402 ; gain = 483.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_cycle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_tens2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 725.402 ; gain = 483.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_basys3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module controller_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU_21_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ALU_41_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module twoscomp_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module TDM4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module top_21MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clock_divider_fsm_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "twoscomp_decimal_inst/o_tens2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider_fsm_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider_inst/f_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port led[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 725.402 ; gain = 483.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 726.941 ; gain = 485.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 748.871 ; gain = 507.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    82|
|3     |LUT1   |    29|
|4     |LUT2   |    78|
|5     |LUT3   |   127|
|6     |LUT4   |    87|
|7     |LUT5   |    81|
|8     |LUT6   |   136|
|9     |FDRE   |    84|
|10    |IBUF   |    11|
|11    |OBUF   |    18|
|12    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |   743|
|2     |  TDM4_inst              |TDM4                          |     7|
|3     |  clock_divider_fsm_inst |clock_divider                 |    51|
|4     |  clock_divider_inst     |clock_divider__parameterized1 |    51|
|5     |  controller_fsm_inst    |controller_fsm                |   225|
|6     |  twoscomp_decimal_inst  |twoscomp_decimal              |   350|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 753.113 ; gain = 182.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 753.113 ; gain = 511.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 753.113 ; gain = 523.867
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/synth_1/top_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_basys3_utilization_synth.rpt -pb top_basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 753.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  1 21:49:54 2024...
