

================================================================
== Vivado HLS Report for 'operator_long_div6'
================================================================
* Date:           Fri Aug 31 16:57:02 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.232|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_104  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      14|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     249|
|Register         |        -|      -|     157|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     171|     288|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_div3_chunk_fu_104  |lut_div3_chunk  |        0|      0|  14|  39|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0|  14|  39|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  149|         33|    1|         33|
    |grp_lut_div3_chunk_fu_104_d_V     |   85|         17|    4|         68|
    |grp_lut_div3_chunk_fu_104_r_in_V  |   15|          3|    2|          6|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  249|         53|    7|        107|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  32|   0|   32|          0|
    |d_chunk_V_10_reg_380                    |   4|   0|    4|          0|
    |d_chunk_V_11_reg_385                    |   4|   0|    4|          0|
    |d_chunk_V_12_reg_390                    |   4|   0|    4|          0|
    |d_chunk_V_13_reg_395                    |   4|   0|    4|          0|
    |d_chunk_V_14_reg_400                    |   4|   0|    4|          0|
    |d_chunk_V_15_reg_405                    |   4|   0|    4|          0|
    |d_chunk_V_1_reg_335                     |   4|   0|    4|          0|
    |d_chunk_V_2_reg_340                     |   4|   0|    4|          0|
    |d_chunk_V_3_reg_345                     |   4|   0|    4|          0|
    |d_chunk_V_4_reg_350                     |   4|   0|    4|          0|
    |d_chunk_V_5_reg_355                     |   4|   0|    4|          0|
    |d_chunk_V_6_reg_360                     |   4|   0|    4|          0|
    |d_chunk_V_7_reg_365                     |   4|   0|    4|          0|
    |d_chunk_V_8_reg_370                     |   4|   0|    4|          0|
    |d_chunk_V_9_reg_375                     |   4|   0|    4|          0|
    |d_chunk_V_reg_330                       |   3|   0|    4|          1|
    |grp_lut_div3_chunk_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |q_chunk_V_11_reg_465                    |   4|   0|    4|          0|
    |q_chunk_V_12_reg_470                    |   4|   0|    4|          0|
    |q_chunk_V_13_reg_475                    |   4|   0|    4|          0|
    |q_chunk_V_14_reg_480                    |   4|   0|    4|          0|
    |q_chunk_V_1_reg_420                     |   4|   0|    4|          0|
    |q_chunk_V_2_reg_425                     |   4|   0|    4|          0|
    |q_chunk_V_3_reg_430                     |   4|   0|    4|          0|
    |q_chunk_V_4_reg_435                     |   4|   0|    4|          0|
    |q_chunk_V_5_reg_440                     |   4|   0|    4|          0|
    |q_chunk_V_6_reg_445                     |   4|   0|    4|          0|
    |q_chunk_V_7_reg_450                     |   4|   0|    4|          0|
    |q_chunk_V_8_reg_455                     |   4|   0|    4|          0|
    |q_chunk_V_9_reg_460                     |   4|   0|    4|          0|
    |q_chunk_V_reg_415                       |   4|   0|    4|          0|
    |reg_131                                 |   2|   0|    2|          0|
    |tmp_reg_410                             |   3|   0|    3|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 157|   0|  158|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div6 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div6 | return value |
|in_r       |  in |   64|   ap_none  |        in_r        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 33 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 61, i32 63)" [test.cpp:235->test.cpp:287]   --->   Operation 34 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i3 %p_Result_i to i4" [test.cpp:235->test.cpp:287]   --->   Operation 35 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.23ns)   --->   "%call_ret1_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:236->test.cpp:287]   --->   Operation 36 'call' 'call_ret1_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 57, i32 60)" [test.cpp:238->test.cpp:287]   --->   Operation 37 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 53, i32 56)" [test.cpp:241->test.cpp:287]   --->   Operation 38 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 49, i32 52)" [test.cpp:244->test.cpp:287]   --->   Operation 39 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 45, i32 48)" [test.cpp:247->test.cpp:287]   --->   Operation 40 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 41, i32 44)" [test.cpp:250->test.cpp:287]   --->   Operation 41 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 37, i32 40)" [test.cpp:253->test.cpp:287]   --->   Operation 42 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 33, i32 36)" [test.cpp:256->test.cpp:287]   --->   Operation 43 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 29, i32 32)" [test.cpp:259->test.cpp:287]   --->   Operation 44 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 25, i32 28)" [test.cpp:262->test.cpp:287]   --->   Operation 45 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 21, i32 24)" [test.cpp:265->test.cpp:287]   --->   Operation 46 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 17, i32 20)" [test.cpp:268->test.cpp:287]   --->   Operation 47 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 13, i32 16)" [test.cpp:271->test.cpp:287]   --->   Operation 48 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 9, i32 12)" [test.cpp:274->test.cpp:287]   --->   Operation 49 'partselect' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%d_chunk_V_14 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 5, i32 8)" [test.cpp:277->test.cpp:287]   --->   Operation 50 'partselect' 'd_chunk_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d_chunk_V_15 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 1, i32 4)" [test.cpp:280->test.cpp:287]   --->   Operation 51 'partselect' 'd_chunk_V_15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 52 [1/2] (1.33ns)   --->   "%call_ret1_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:236->test.cpp:287]   --->   Operation 52 'call' 'call_ret1_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%q_chunk_V_16 = extractvalue { i4, i2 } %call_ret1_i, 0" [test.cpp:236->test.cpp:287]   --->   Operation 53 'extractvalue' 'q_chunk_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i, 1" [test.cpp:236->test.cpp:287]   --->   Operation 54 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %q_chunk_V_16 to i3" [test.cpp:237->test.cpp:287]   --->   Operation 55 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 56 [2/2] (2.23ns)   --->   "%call_ret2_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:239->test.cpp:287]   --->   Operation 56 'call' 'call_ret2_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 57 [1/2] (1.33ns)   --->   "%call_ret2_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:239->test.cpp:287]   --->   Operation 57 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i, 0" [test.cpp:239->test.cpp:287]   --->   Operation 58 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i, 1" [test.cpp:239->test.cpp:287]   --->   Operation 59 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 60 [2/2] (2.23ns)   --->   "%call_ret3_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:242->test.cpp:287]   --->   Operation 60 'call' 'call_ret3_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 61 [1/2] (1.33ns)   --->   "%call_ret3_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:242->test.cpp:287]   --->   Operation 61 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i, 0" [test.cpp:242->test.cpp:287]   --->   Operation 62 'extractvalue' 'q_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i, 1" [test.cpp:242->test.cpp:287]   --->   Operation 63 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 64 [2/2] (2.23ns)   --->   "%call_ret4_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:245->test.cpp:287]   --->   Operation 64 'call' 'call_ret4_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 65 [1/2] (1.33ns)   --->   "%call_ret4_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:245->test.cpp:287]   --->   Operation 65 'call' 'call_ret4_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i, 0" [test.cpp:245->test.cpp:287]   --->   Operation 66 'extractvalue' 'q_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i, 1" [test.cpp:245->test.cpp:287]   --->   Operation 67 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.23>
ST_9 : Operation 68 [2/2] (2.23ns)   --->   "%call_ret5_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:248->test.cpp:287]   --->   Operation 68 'call' 'call_ret5_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 69 [1/2] (1.33ns)   --->   "%call_ret5_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:248->test.cpp:287]   --->   Operation 69 'call' 'call_ret5_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i, 0" [test.cpp:248->test.cpp:287]   --->   Operation 70 'extractvalue' 'q_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i, 1" [test.cpp:248->test.cpp:287]   --->   Operation 71 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.23>
ST_11 : Operation 72 [2/2] (2.23ns)   --->   "%call_ret6_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:251->test.cpp:287]   --->   Operation 72 'call' 'call_ret6_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 73 [1/2] (1.33ns)   --->   "%call_ret6_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:251->test.cpp:287]   --->   Operation 73 'call' 'call_ret6_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i, 0" [test.cpp:251->test.cpp:287]   --->   Operation 74 'extractvalue' 'q_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i, 1" [test.cpp:251->test.cpp:287]   --->   Operation 75 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.23>
ST_13 : Operation 76 [2/2] (2.23ns)   --->   "%call_ret7_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:254->test.cpp:287]   --->   Operation 76 'call' 'call_ret7_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 77 [1/2] (1.33ns)   --->   "%call_ret7_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:254->test.cpp:287]   --->   Operation 77 'call' 'call_ret7_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret7_i, 0" [test.cpp:254->test.cpp:287]   --->   Operation 78 'extractvalue' 'q_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i4, i2 } %call_ret7_i, 1" [test.cpp:254->test.cpp:287]   --->   Operation 79 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.23>
ST_15 : Operation 80 [2/2] (2.23ns)   --->   "%call_ret8_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:257->test.cpp:287]   --->   Operation 80 'call' 'call_ret8_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 81 [1/2] (1.33ns)   --->   "%call_ret8_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:257->test.cpp:287]   --->   Operation 81 'call' 'call_ret8_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_6 = extractvalue { i4, i2 } %call_ret8_i, 0" [test.cpp:257->test.cpp:287]   --->   Operation 82 'extractvalue' 'q_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i4, i2 } %call_ret8_i, 1" [test.cpp:257->test.cpp:287]   --->   Operation 83 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.23>
ST_17 : Operation 84 [2/2] (2.23ns)   --->   "%call_ret9_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:260->test.cpp:287]   --->   Operation 84 'call' 'call_ret9_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret9_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:260->test.cpp:287]   --->   Operation 85 'call' 'call_ret9_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%q_chunk_V_7 = extractvalue { i4, i2 } %call_ret9_i, 0" [test.cpp:260->test.cpp:287]   --->   Operation 86 'extractvalue' 'q_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i4, i2 } %call_ret9_i, 1" [test.cpp:260->test.cpp:287]   --->   Operation 87 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.23>
ST_19 : Operation 88 [2/2] (2.23ns)   --->   "%call_ret10_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:263->test.cpp:287]   --->   Operation 88 'call' 'call_ret10_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 89 [1/2] (1.33ns)   --->   "%call_ret10_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:263->test.cpp:287]   --->   Operation 89 'call' 'call_ret10_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%q_chunk_V_8 = extractvalue { i4, i2 } %call_ret10_i, 0" [test.cpp:263->test.cpp:287]   --->   Operation 90 'extractvalue' 'q_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i4, i2 } %call_ret10_i, 1" [test.cpp:263->test.cpp:287]   --->   Operation 91 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.23>
ST_21 : Operation 92 [2/2] (2.23ns)   --->   "%call_ret11_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:266->test.cpp:287]   --->   Operation 92 'call' 'call_ret11_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 93 [1/2] (1.33ns)   --->   "%call_ret11_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:266->test.cpp:287]   --->   Operation 93 'call' 'call_ret11_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_9 = extractvalue { i4, i2 } %call_ret11_i, 0" [test.cpp:266->test.cpp:287]   --->   Operation 94 'extractvalue' 'q_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_10 = extractvalue { i4, i2 } %call_ret11_i, 1" [test.cpp:266->test.cpp:287]   --->   Operation 95 'extractvalue' 'r_V_10' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.23>
ST_23 : Operation 96 [2/2] (2.23ns)   --->   "%call_ret12_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_10) nounwind" [test.cpp:269->test.cpp:287]   --->   Operation 96 'call' 'call_ret12_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.33>
ST_24 : Operation 97 [1/2] (1.33ns)   --->   "%call_ret12_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_10) nounwind" [test.cpp:269->test.cpp:287]   --->   Operation 97 'call' 'call_ret12_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%q_chunk_V_11 = extractvalue { i4, i2 } %call_ret12_i, 0" [test.cpp:269->test.cpp:287]   --->   Operation 98 'extractvalue' 'q_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_11 = extractvalue { i4, i2 } %call_ret12_i, 1" [test.cpp:269->test.cpp:287]   --->   Operation 99 'extractvalue' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.23>
ST_25 : Operation 100 [2/2] (2.23ns)   --->   "%call_ret13_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_11) nounwind" [test.cpp:272->test.cpp:287]   --->   Operation 100 'call' 'call_ret13_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.33>
ST_26 : Operation 101 [1/2] (1.33ns)   --->   "%call_ret13_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_11) nounwind" [test.cpp:272->test.cpp:287]   --->   Operation 101 'call' 'call_ret13_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 102 [1/1] (0.00ns)   --->   "%q_chunk_V_12 = extractvalue { i4, i2 } %call_ret13_i, 0" [test.cpp:272->test.cpp:287]   --->   Operation 102 'extractvalue' 'q_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i4, i2 } %call_ret13_i, 1" [test.cpp:272->test.cpp:287]   --->   Operation 103 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.23>
ST_27 : Operation 104 [2/2] (2.23ns)   --->   "%call_ret14_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_12) nounwind" [test.cpp:275->test.cpp:287]   --->   Operation 104 'call' 'call_ret14_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.33>
ST_28 : Operation 105 [1/2] (1.33ns)   --->   "%call_ret14_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_12) nounwind" [test.cpp:275->test.cpp:287]   --->   Operation 105 'call' 'call_ret14_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "%q_chunk_V_13 = extractvalue { i4, i2 } %call_ret14_i, 0" [test.cpp:275->test.cpp:287]   --->   Operation 106 'extractvalue' 'q_chunk_V_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i4, i2 } %call_ret14_i, 1" [test.cpp:275->test.cpp:287]   --->   Operation 107 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.23>
ST_29 : Operation 108 [2/2] (2.23ns)   --->   "%call_ret15_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_14, i2 %r_V_13) nounwind" [test.cpp:278->test.cpp:287]   --->   Operation 108 'call' 'call_ret15_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.33>
ST_30 : Operation 109 [1/2] (1.33ns)   --->   "%call_ret15_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_14, i2 %r_V_13) nounwind" [test.cpp:278->test.cpp:287]   --->   Operation 109 'call' 'call_ret15_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 110 [1/1] (0.00ns)   --->   "%q_chunk_V_14 = extractvalue { i4, i2 } %call_ret15_i, 0" [test.cpp:278->test.cpp:287]   --->   Operation 110 'extractvalue' 'q_chunk_V_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i4, i2 } %call_ret15_i, 1" [test.cpp:278->test.cpp:287]   --->   Operation 111 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 2.23>
ST_31 : Operation 112 [2/2] (2.23ns)   --->   "%call_ret_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_15, i2 %r_V_14) nounwind" [test.cpp:281->test.cpp:287]   --->   Operation 112 'call' 'call_ret_i' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.33>
ST_32 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !126"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !132"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div6_s) nounwind"   --->   Operation 115 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 116 [1/2] (1.33ns)   --->   "%call_ret_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_15, i2 %r_V_14) nounwind" [test.cpp:281->test.cpp:287]   --->   Operation 116 'call' 'call_ret_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 117 [1/1] (0.00ns)   --->   "%q_chunk_V_15 = extractvalue { i4, i2 } %call_ret_i, 0" [test.cpp:281->test.cpp:287]   --->   Operation 117 'extractvalue' 'q_chunk_V_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_s = call i63 @_ssdm_op_BitConcatenate.i63.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 %tmp, i4 %q_chunk_V, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5, i4 %q_chunk_V_6, i4 %q_chunk_V_7, i4 %q_chunk_V_8, i4 %q_chunk_V_9, i4 %q_chunk_V_11, i4 %q_chunk_V_12, i4 %q_chunk_V_13, i4 %q_chunk_V_14, i4 %q_chunk_V_15) nounwind" [test.cpp:282->test.cpp:287]   --->   Operation 118 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1 = zext i63 %p_Result_s to i64" [test.cpp:287]   --->   Operation 119 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 120 [1/1] (0.00ns)   --->   "ret i64 %tmp_1" [test.cpp:287]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read      (read          ) [ 000000000000000000000000000000000]
p_Result_i   (partselect    ) [ 000000000000000000000000000000000]
d_chunk_V    (zext          ) [ 001000000000000000000000000000000]
d_chunk_V_1  (partselect    ) [ 001110000000000000000000000000000]
d_chunk_V_2  (partselect    ) [ 001111100000000000000000000000000]
d_chunk_V_3  (partselect    ) [ 001111111000000000000000000000000]
d_chunk_V_4  (partselect    ) [ 001111111110000000000000000000000]
d_chunk_V_5  (partselect    ) [ 001111111111100000000000000000000]
d_chunk_V_6  (partselect    ) [ 001111111111111000000000000000000]
d_chunk_V_7  (partselect    ) [ 001111111111111110000000000000000]
d_chunk_V_8  (partselect    ) [ 001111111111111111100000000000000]
d_chunk_V_9  (partselect    ) [ 001111111111111111111000000000000]
d_chunk_V_10 (partselect    ) [ 001111111111111111111110000000000]
d_chunk_V_11 (partselect    ) [ 001111111111111111111111100000000]
d_chunk_V_12 (partselect    ) [ 001111111111111111111111111000000]
d_chunk_V_13 (partselect    ) [ 001111111111111111111111111110000]
d_chunk_V_14 (partselect    ) [ 001111111111111111111111111111100]
d_chunk_V_15 (partselect    ) [ 001111111111111111111111111111111]
call_ret1_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_16 (extractvalue  ) [ 000000000000000000000000000000000]
r_V          (extractvalue  ) [ 000110000000000000000000000000000]
tmp          (trunc         ) [ 000111111111111111111111111111111]
call_ret2_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V    (extractvalue  ) [ 000001111111111111111111111111111]
r_V_1        (extractvalue  ) [ 000001100000000000000000000000000]
call_ret3_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_1  (extractvalue  ) [ 000000011111111111111111111111111]
r_V_2        (extractvalue  ) [ 000000011000000000000000000000000]
call_ret4_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_2  (extractvalue  ) [ 000000000111111111111111111111111]
r_V_3        (extractvalue  ) [ 000000000110000000000000000000000]
call_ret5_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_3  (extractvalue  ) [ 000000000001111111111111111111111]
r_V_4        (extractvalue  ) [ 000000000001100000000000000000000]
call_ret6_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_4  (extractvalue  ) [ 000000000000011111111111111111111]
r_V_5        (extractvalue  ) [ 000000000000011000000000000000000]
call_ret7_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_5  (extractvalue  ) [ 000000000000000111111111111111111]
r_V_6        (extractvalue  ) [ 000000000000000110000000000000000]
call_ret8_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_6  (extractvalue  ) [ 000000000000000001111111111111111]
r_V_7        (extractvalue  ) [ 000000000000000001100000000000000]
call_ret9_i  (call          ) [ 000000000000000000000000000000000]
q_chunk_V_7  (extractvalue  ) [ 000000000000000000011111111111111]
r_V_8        (extractvalue  ) [ 000000000000000000011000000000000]
call_ret10_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_8  (extractvalue  ) [ 000000000000000000000111111111111]
r_V_9        (extractvalue  ) [ 000000000000000000000110000000000]
call_ret11_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_9  (extractvalue  ) [ 000000000000000000000001111111111]
r_V_10       (extractvalue  ) [ 000000000000000000000001100000000]
call_ret12_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_11 (extractvalue  ) [ 000000000000000000000000011111111]
r_V_11       (extractvalue  ) [ 000000000000000000000000011000000]
call_ret13_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_12 (extractvalue  ) [ 000000000000000000000000000111111]
r_V_12       (extractvalue  ) [ 000000000000000000000000000110000]
call_ret14_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_13 (extractvalue  ) [ 000000000000000000000000000001111]
r_V_13       (extractvalue  ) [ 000000000000000000000000000001100]
call_ret15_i (call          ) [ 000000000000000000000000000000000]
q_chunk_V_14 (extractvalue  ) [ 000000000000000000000000000000011]
r_V_14       (extractvalue  ) [ 000000000000000000000000000000011]
StgValue_113 (specbitsmap   ) [ 000000000000000000000000000000000]
StgValue_114 (specbitsmap   ) [ 000000000000000000000000000000000]
StgValue_115 (spectopmodule ) [ 000000000000000000000000000000000]
call_ret_i   (call          ) [ 000000000000000000000000000000000]
q_chunk_V_15 (extractvalue  ) [ 000000000000000000000000000000000]
p_Result_s   (bitconcatenate) [ 000000000000000000000000000000000]
tmp_1        (zext          ) [ 000000000000000000000000000000000]
StgValue_120 (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_long_div6_s"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="in_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_lut_div3_chunk_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="1" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="1" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="0" index="8" bw="1" slack="0"/>
<pin id="114" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i/1 call_ret2_i/3 call_ret3_i/5 call_ret4_i/7 call_ret5_i/9 call_ret6_i/11 call_ret7_i/13 call_ret8_i/15 call_ret9_i/17 call_ret10_i/19 call_ret11_i/21 call_ret12_i/23 call_ret13_i/25 call_ret14_i/27 call_ret15_i/29 call_ret_i/31 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_16/2 q_chunk_V/4 q_chunk_V_1/6 q_chunk_V_2/8 q_chunk_V_3/10 q_chunk_V_4/12 q_chunk_V_5/14 q_chunk_V_6/16 q_chunk_V_7/18 q_chunk_V_8/20 q_chunk_V_9/22 q_chunk_V_11/24 q_chunk_V_12/26 q_chunk_V_13/28 q_chunk_V_14/30 q_chunk_V_15/32 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/2 r_V_1/4 r_V_2/6 r_V_3/8 r_V_4/10 r_V_5/12 r_V_6/14 r_V_7/16 r_V_8/18 r_V_9/20 r_V_10/22 r_V_11/24 r_V_12/26 r_V_13/28 r_V_14/30 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_10 r_V_11 r_V_12 r_V_13 r_V_14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Result_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="d_chunk_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="d_chunk_V_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="d_chunk_V_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="0" index="3" bw="7" slack="0"/>
<pin id="166" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="d_chunk_V_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="d_chunk_V_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="d_chunk_V_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="0" index="3" bw="7" slack="0"/>
<pin id="196" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="d_chunk_V_6_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="d_chunk_V_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="d_chunk_V_8_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="d_chunk_V_9_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="4" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="d_chunk_V_10_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="4" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="d_chunk_V_11_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="4" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="d_chunk_V_12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="4" slack="24"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="d_chunk_V_13_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="5" slack="0"/>
<pin id="276" dir="1" index="4" bw="4" slack="26"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_13/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="d_chunk_V_14_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="4" slack="28"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_14/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="d_chunk_V_15_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="0" index="3" bw="4" slack="0"/>
<pin id="296" dir="1" index="4" bw="4" slack="30"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_15/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="63" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="30"/>
<pin id="308" dir="0" index="2" bw="4" slack="28"/>
<pin id="309" dir="0" index="3" bw="4" slack="26"/>
<pin id="310" dir="0" index="4" bw="4" slack="24"/>
<pin id="311" dir="0" index="5" bw="4" slack="22"/>
<pin id="312" dir="0" index="6" bw="4" slack="20"/>
<pin id="313" dir="0" index="7" bw="4" slack="18"/>
<pin id="314" dir="0" index="8" bw="4" slack="16"/>
<pin id="315" dir="0" index="9" bw="4" slack="14"/>
<pin id="316" dir="0" index="10" bw="4" slack="12"/>
<pin id="317" dir="0" index="11" bw="4" slack="10"/>
<pin id="318" dir="0" index="12" bw="4" slack="8"/>
<pin id="319" dir="0" index="13" bw="4" slack="6"/>
<pin id="320" dir="0" index="14" bw="4" slack="4"/>
<pin id="321" dir="0" index="15" bw="4" slack="2"/>
<pin id="322" dir="0" index="16" bw="4" slack="0"/>
<pin id="323" dir="1" index="17" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/32 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/32 "/>
</bind>
</comp>

<comp id="330" class="1005" name="d_chunk_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="d_chunk_V_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="2"/>
<pin id="337" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="d_chunk_V_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="4"/>
<pin id="342" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="d_chunk_V_3_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="6"/>
<pin id="347" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="d_chunk_V_4_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="8"/>
<pin id="352" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="355" class="1005" name="d_chunk_V_5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="10"/>
<pin id="357" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="d_chunk_V_6_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="12"/>
<pin id="362" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="d_chunk_V_7_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="14"/>
<pin id="367" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="370" class="1005" name="d_chunk_V_8_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="16"/>
<pin id="372" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="375" class="1005" name="d_chunk_V_9_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="18"/>
<pin id="377" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="380" class="1005" name="d_chunk_V_10_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="20"/>
<pin id="382" dir="1" index="1" bw="4" slack="20"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="385" class="1005" name="d_chunk_V_11_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="22"/>
<pin id="387" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="390" class="1005" name="d_chunk_V_12_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="24"/>
<pin id="392" dir="1" index="1" bw="4" slack="24"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="395" class="1005" name="d_chunk_V_13_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="26"/>
<pin id="397" dir="1" index="1" bw="4" slack="26"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="400" class="1005" name="d_chunk_V_14_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="28"/>
<pin id="402" dir="1" index="1" bw="4" slack="28"/>
</pin_list>
<bind>
<opset="d_chunk_V_14 "/>
</bind>
</comp>

<comp id="405" class="1005" name="d_chunk_V_15_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="30"/>
<pin id="407" dir="1" index="1" bw="4" slack="30"/>
</pin_list>
<bind>
<opset="d_chunk_V_15 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="30"/>
<pin id="412" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="415" class="1005" name="q_chunk_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="28"/>
<pin id="417" dir="1" index="1" bw="4" slack="28"/>
</pin_list>
<bind>
<opset="q_chunk_V "/>
</bind>
</comp>

<comp id="420" class="1005" name="q_chunk_V_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="26"/>
<pin id="422" dir="1" index="1" bw="4" slack="26"/>
</pin_list>
<bind>
<opset="q_chunk_V_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="q_chunk_V_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="24"/>
<pin id="427" dir="1" index="1" bw="4" slack="24"/>
</pin_list>
<bind>
<opset="q_chunk_V_2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="q_chunk_V_3_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="22"/>
<pin id="432" dir="1" index="1" bw="4" slack="22"/>
</pin_list>
<bind>
<opset="q_chunk_V_3 "/>
</bind>
</comp>

<comp id="435" class="1005" name="q_chunk_V_4_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="20"/>
<pin id="437" dir="1" index="1" bw="4" slack="20"/>
</pin_list>
<bind>
<opset="q_chunk_V_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="q_chunk_V_5_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="18"/>
<pin id="442" dir="1" index="1" bw="4" slack="18"/>
</pin_list>
<bind>
<opset="q_chunk_V_5 "/>
</bind>
</comp>

<comp id="445" class="1005" name="q_chunk_V_6_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="16"/>
<pin id="447" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="q_chunk_V_6 "/>
</bind>
</comp>

<comp id="450" class="1005" name="q_chunk_V_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="14"/>
<pin id="452" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="q_chunk_V_7 "/>
</bind>
</comp>

<comp id="455" class="1005" name="q_chunk_V_8_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="12"/>
<pin id="457" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="q_chunk_V_8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="q_chunk_V_9_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="10"/>
<pin id="462" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="q_chunk_V_9 "/>
</bind>
</comp>

<comp id="465" class="1005" name="q_chunk_V_11_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="8"/>
<pin id="467" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="q_chunk_V_11 "/>
</bind>
</comp>

<comp id="470" class="1005" name="q_chunk_V_12_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="6"/>
<pin id="472" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="q_chunk_V_12 "/>
</bind>
</comp>

<comp id="475" class="1005" name="q_chunk_V_13_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="4"/>
<pin id="477" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_13 "/>
</bind>
</comp>

<comp id="480" class="1005" name="q_chunk_V_14_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="2"/>
<pin id="482" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="126"><net_src comp="104" pin="9"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="104" pin="9"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="98" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="98" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="98" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="98" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="98" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="98" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="98" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="98" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="98" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="98" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="98" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="98" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="98" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="98" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="76" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="78" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="98" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="82" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="98" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="123" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="324"><net_src comp="96" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="325"><net_src comp="123" pin="1"/><net_sink comp="305" pin=16"/></net>

<net id="329"><net_src comp="305" pin="17"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="146" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="338"><net_src comp="151" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="343"><net_src comp="161" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="348"><net_src comp="171" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="353"><net_src comp="181" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="358"><net_src comp="191" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="363"><net_src comp="201" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="368"><net_src comp="211" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="373"><net_src comp="221" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="378"><net_src comp="231" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="383"><net_src comp="241" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="388"><net_src comp="251" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="393"><net_src comp="261" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="398"><net_src comp="271" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="403"><net_src comp="281" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="408"><net_src comp="291" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="413"><net_src comp="301" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="418"><net_src comp="123" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="423"><net_src comp="123" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="428"><net_src comp="123" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="433"><net_src comp="123" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="438"><net_src comp="123" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="443"><net_src comp="123" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="305" pin=7"/></net>

<net id="448"><net_src comp="123" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="305" pin=8"/></net>

<net id="453"><net_src comp="123" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="305" pin=9"/></net>

<net id="458"><net_src comp="123" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="305" pin=10"/></net>

<net id="463"><net_src comp="123" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="305" pin=11"/></net>

<net id="468"><net_src comp="123" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="305" pin=12"/></net>

<net id="473"><net_src comp="123" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="305" pin=13"/></net>

<net id="478"><net_src comp="123" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="305" pin=14"/></net>

<net id="483"><net_src comp="123" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="305" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_long_div6 : in_r | {1 }
	Port: operator_long_div6 : r0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: operator_long_div6 : r1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: operator_long_div6 : q0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: operator_long_div6 : q1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: operator_long_div6 : q2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: operator_long_div6 : q3 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret1_i : 2
	State 2
		q_chunk_V_16 : 1
		r_V : 1
		tmp : 2
	State 3
	State 4
		q_chunk_V : 1
		r_V_1 : 1
	State 5
	State 6
		q_chunk_V_1 : 1
		r_V_2 : 1
	State 7
	State 8
		q_chunk_V_2 : 1
		r_V_3 : 1
	State 9
	State 10
		q_chunk_V_3 : 1
		r_V_4 : 1
	State 11
	State 12
		q_chunk_V_4 : 1
		r_V_5 : 1
	State 13
	State 14
		q_chunk_V_5 : 1
		r_V_6 : 1
	State 15
	State 16
		q_chunk_V_6 : 1
		r_V_7 : 1
	State 17
	State 18
		q_chunk_V_7 : 1
		r_V_8 : 1
	State 19
	State 20
		q_chunk_V_8 : 1
		r_V_9 : 1
	State 21
	State 22
		q_chunk_V_9 : 1
		r_V_10 : 1
	State 23
	State 24
		q_chunk_V_11 : 1
		r_V_11 : 1
	State 25
	State 26
		q_chunk_V_12 : 1
		r_V_12 : 1
	State 27
	State 28
		q_chunk_V_13 : 1
		r_V_13 : 1
	State 29
	State 30
		q_chunk_V_14 : 1
		r_V_14 : 1
	State 31
	State 32
		q_chunk_V_15 : 1
		p_Result_s : 2
		tmp_1 : 3
		StgValue_120 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_104 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_98    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|         grp_fu_123        |    0    |    0    |    0    |
|          |         grp_fu_127        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_i_fu_136     |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_151    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_161    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_171    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_181    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_191    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_201    |    0    |    0    |    0    |
|partselect|     d_chunk_V_7_fu_211    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_221    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_231    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_241    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_251    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_261    |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_271    |    0    |    0    |    0    |
|          |    d_chunk_V_14_fu_281    |    0    |    0    |    0    |
|          |    d_chunk_V_15_fu_291    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      d_chunk_V_fu_146     |    0    |    0    |    0    |
|          |        tmp_1_fu_326       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_301        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_305     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|d_chunk_V_10_reg_380|    4   |
|d_chunk_V_11_reg_385|    4   |
|d_chunk_V_12_reg_390|    4   |
|d_chunk_V_13_reg_395|    4   |
|d_chunk_V_14_reg_400|    4   |
|d_chunk_V_15_reg_405|    4   |
| d_chunk_V_1_reg_335|    4   |
| d_chunk_V_2_reg_340|    4   |
| d_chunk_V_3_reg_345|    4   |
| d_chunk_V_4_reg_350|    4   |
| d_chunk_V_5_reg_355|    4   |
| d_chunk_V_6_reg_360|    4   |
| d_chunk_V_7_reg_365|    4   |
| d_chunk_V_8_reg_370|    4   |
| d_chunk_V_9_reg_375|    4   |
|  d_chunk_V_reg_330 |    4   |
|q_chunk_V_11_reg_465|    4   |
|q_chunk_V_12_reg_470|    4   |
|q_chunk_V_13_reg_475|    4   |
|q_chunk_V_14_reg_480|    4   |
| q_chunk_V_1_reg_420|    4   |
| q_chunk_V_2_reg_425|    4   |
| q_chunk_V_3_reg_430|    4   |
| q_chunk_V_4_reg_435|    4   |
| q_chunk_V_5_reg_440|    4   |
| q_chunk_V_6_reg_445|    4   |
| q_chunk_V_7_reg_450|    4   |
| q_chunk_V_8_reg_455|    4   |
| q_chunk_V_9_reg_460|    4   |
|  q_chunk_V_reg_415 |    4   |
|       reg_131      |    2   |
|     tmp_reg_410    |    3   |
+--------------------+--------+
|        Total       |   125  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_104 |  p1  |  17  |   4  |   68   ||    85   |
| grp_lut_div3_chunk_fu_104 |  p2  |   2  |   2  |    4   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   72   || 2.69437 ||    94   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   36   |   54   |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    2   |    -   |   94   |
|  Register |    -   |    -   |   125  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   167  |   154  |
+-----------+--------+--------+--------+--------+
