# 计算机组成原理  实验报告 

> 姓名：赵涛  
>
> 学号：PB20081605  
>
> 实验日期：2022-4-7

### 一、实验题目

​	Lab2 寄存器堆与存储器及其应用



### 二、实验目的：

1. 掌握寄存器堆（Register File）和存储器的功能、时序及其应用
2. 熟练掌握数据通路和控制器的设计和描述方法



### 三、实验平台：

- Vivado
- FPGAOL平台



### 四、实验过程：

#### 寄存器堆（Register File）：

​		1. 在新建的VIvado项目中添加设计文件，设计32 * 32寄存器堆， 编写代码如下所示：

```verilog
module register_file #(parameter WIDTH = 32)
    (input clk,
    input [4:0] ra0, ra1, wa,
    input we,
    input [WIDTH - 1:0] wd,
    output [WIDTH - 1:0] rd0, rd1
    );

    reg [WIDTH - 1:0] regfile [31:0];

    assign rd0 = regfile[ra0];
    assign rd1 = regfile[ra1];

    always @(posedge clk) begin
        if(we)  regfile[wa] <= wd;
    end

endmodule
```



​		2. 新建仿真文件，写入如下代码，进行仿真：

```verilog
module register_file_sim();
    reg clk;
    reg [4:0] ra0, ra1, wa;
    reg we;
    reg [31:0] wd;
    wire [31:0] rd0, rd1;

    register_file register_file(clk, ra0, ra1, wa, we, wd, rd0, rd1);

    initial begin
        forever begin
            clk = 0; #1;
            clk = ~clk; #1;
        end
    end

    initial begin
        forever begin
            we = 0; #6;
            we = 1; #4;
        end
    end

    initial begin
        ra0 = 5'h00; wd = 32'h00000002; wa = 5'h00; #10;
        ra1 = 5'h00; wd = 32'h00000004; wa = 5'h01; #10;
        ra0 = 5'h01; wd = 32'h00000006; wa = 5'h02; #10;
        ra1 = 5'h02; wd = 32'h00000008; wa = 5'h03; #10;
        ra0 = 5'h03; wd = 32'h0000000a; wa = 5'h04; #10;
        ra1 = 5'h04; wd = 32'h0000000c; wa = 5'h05; #10;
        ra0 = 5'h05; wd = 32'h0000000e; wa = 5'h06; #10;
        ra1 = 5'h06; wd = 32'h00000010; wa = 5'h07; #10;
        $finish;
    end

endmodule
```

​		3.观察仿真结果，检查结果的正确性。

​		

#### RAM存储器：

1. 在新建的Vivado项目中按照实验讲义要求生成ip核。
2. 新建一个.coe文件，写入以下代码，对两个存储器进行相同的初始化。

```coe
memory_initialization_radix = 16;
memory_initialization_vector =
12 23 34 45
56 67 78 89
9a ab bc cd
de ef f0 01;
```

​	3.新建仿真文件，分别编写如下代码，对两个存储器进行仿真：

​	**分布式存储器仿真文件：**

```verilog
`timescale 1ns / 1ps

module RAM_dis_sim();

	reg clk;
	reg [3:0] a;
	reg [7:0] d;
	reg we;
	wire [7:0] spo;

	dist_mem_gen_0 your_instance_name (
		.a(a),      // input wire [3 : 0] a
	  	.d(d),      // input wire [7 : 0] d
  		.clk(clk),  // input wire clk
	  	.we(we),    // input wire we
  		.spo(spo)  // output wire [7 : 0] spo
	);

	initial begin
		clk = 0;
		forever begin
			#2;
			clk = ~clk;
		end
	end

	initial begin
		a = 4'h0; #1;
		a = 4'h1; #1;
		a = 4'h2; #1;
		a = 4'h3; #1;
		a = 4'h4; #1;
		a = 4'h5; #1;
		a = 4'h6; #1;
		a = 4'h7; #1;
		a = 4'h8; #1;
		a = 4'h9; #1;
		a = 4'ha; #1;
		a = 4'hb; #1;
		a = 4'hc; #1;
		a = 4'hd; #1;
		a = 4'he; #1;
		a = 4'hf; #1;

		we = 1;
		a = 4'h0; d = 8'h00; #1;
		a = 4'h1; d = 8'h10; #1;
		a = 4'h2; d = 8'h20; #1;
		a = 4'h3; d = 8'h30; #1;
		a = 4'h4; d = 8'h40; #1;
		a = 4'h5; d = 8'h50; #1;
		a = 4'h6; d = 8'h60; #1;
		a = 4'h7; d = 8'h70; #1;
		a = 4'h8; d = 8'h80; #1;
		a = 4'h9; d = 8'h90; #1;
		a = 4'ha; d = 8'ha0; #1;
		a = 4'hb; d = 8'hb0; #1;
		a = 4'hc; d = 8'hc0; #1;
		a = 4'hd; d = 8'hd0; #1;
		a = 4'he; d = 8'he0; #1;
		a = 4'hf; d = 8'hf0; #1;

		we = 0;
		a = 4'h0; #1;
		a = 4'h1; #1;
		a = 4'h2; #1;
		a = 4'h3; #1;
		a = 4'h4; #1;
		a = 4'h5; #1;
		a = 4'h6; #1;
		a = 4'h7; #1;
		a = 4'h8; #1;
		a = 4'h9; #1;
		a = 4'ha; #1;
		a = 4'hb; #1;
		a = 4'hc; #1;
		a = 4'hd; #1;
		a = 4'he; #1;
		a = 4'hf; #1;
		$finish;
	end

endmodule
```

​	

**块式存储器仿真文件：**

```verilog
`timescale 1ns / 1ps

module RAM_block_sim();

	reg clka;
    reg ena;
	reg wea;
	reg [3:0] addra;
	reg [7:0] dina;
    wire [7:0] douta;

	blk_mem_gen_0 blk_mem_gen_0 (
  		.clka(clka),    // input wire clka
  		.ena(ena),      // input wire ena
  		.wea(wea),      // input wire [0 : 0] wea
  		.addra(addra),  // input wire [3 : 0] addra
  		.dina(dina),    // input wire [7 : 0] dina
  		.douta(douta)  // output wire [7 : 0] douta
	);

	initial begin
		clka = 0;
		forever begin
			#2;
			clka = ~clka;
		end
	end

	initial begin
		wea = 0;
		ena = 1;

		addra = 4'h0; dina = 8'h00; #1;
		addra = 4'h1; dina = 8'h10; #1;
		addra = 4'h2; dina = 8'h20; #1;
		addra = 4'h3; dina = 8'h30; #1;
		addra = 4'h4; dina = 8'h40; #1;
		addra = 4'h5; dina = 8'h50; #1;
		addra = 4'h6; dina = 8'h60; #1;
		addra = 4'h7; dina = 8'h70; #1;
		addra = 4'h8; dina = 8'h80; #1;
		addra = 4'h9; dina = 8'h90; #1;
		addra = 4'ha; dina = 8'ha0; #1;
		addra = 4'hb; dina = 8'hb0; #1;
		addra = 4'hc; dina = 8'hc0; #1;
		addra = 4'hd; dina = 8'hd0; #1;
		addra = 4'he; dina = 8'he0; #1;
		addra = 4'hf; dina = 8'hf0; #1;

		wea = 1;
		//ena = 0;
		addra = 4'h0; dina = 8'h00; #1;
		addra = 4'h1; dina = 8'h10; #1;
		addra = 4'h2; dina = 8'h20; #1;
		addra = 4'h3; dina = 8'h30; #1;
		addra = 4'h4; dina = 8'h40; #1;
		addra = 4'h5; dina = 8'h50; #1;
		addra = 4'h6; dina = 8'h60; #1;
		addra = 4'h7; dina = 8'h70; #1;
		addra = 4'h8; dina = 8'h80; #1;
		addra = 4'h9; dina = 8'h90; #1;
		addra = 4'ha; dina = 8'ha0; #1;
		addra = 4'hb; dina = 8'hb0; #1;
		addra = 4'hc; dina = 8'hc0; #1;
		addra = 4'hd; dina = 8'hd0; #1;
		addra = 4'he; dina = 8'he0; #1;
		addra = 4'hf; dina = 8'hf0; #1;

		wea = 0;
		ena = 1;
		addra = 4'h0; dina = 8'h00; #4;
		addra = 4'h1; dina = 8'h10; #4;
		addra = 4'h2; dina = 8'h20; #4;
		addra = 4'h3; dina = 8'h30; #4;
		addra = 4'h4; dina = 8'h40; #4;
		addra = 4'h5; dina = 8'h50; #4;
		addra = 4'h6; dina = 8'h60; #4;
		addra = 4'h7; dina = 8'h70; #4;
		addra = 4'h8; dina = 8'h80; #4;
		addra = 4'h9; dina = 8'h90; #4;
		addra = 4'ha; dina = 8'ha0; #4;
		addra = 4'hb; dina = 8'hb0; #4;
		addra = 4'hc; dina = 8'hc0; #4;
		addra = 4'hd; dina = 8'hd0; #4;
		addra = 4'he; dina = 8'he0; #4;
		addra = 4'hf; dina = 8'hf0; #4;


        $finish;
	end

endmodule
```

​	4.观察仿真结果，得出相应结论。



#### FIFO队列

​			1. 在新建的Vivado项目中添加设计文件，编写代码如下所示：

```verilog
`timescale 1ns / 1ps

module FIFO #(parameter WIDTH = 4)
(
    input clk, rst,    //时钟（上升沿有效）、同步复位（高电平有效）
    input enq, 		//入队列使能，高电平有效
    input [3:0] in,	//入队列数据
    input deq,		//出队列使能，高电平有效
    output [3:0] out, 	//出队列数据
    output reg [2:0] an,	//数码管选择
    output reg [3:0] seg,	//数码管数据
    output full, empty
    );

    wire [2:0] ra0, wa;
    reg [2:0] ra1;
    wire we;
    wire [WIDTH - 1:0] wd;
    wire [WIDTH - 1:0] rd0, rd1;
    wire [7:0] valid;

    LCU LCU(clk, rst, enq, in, deq, out, ra0, wa, we, wd, rd0, valid, full, empty);
    register_file RF(clk, ra0, ra1, wa, we, wd, rd0, rd1);

    //分时复用数码管
    initial begin
        ra1 = 0;
        an = 0;
        seg = 0;
    end

    reg [6:0] cnt;
    always @(posedge clk) begin
        if(rst)
            cnt <= 7'h00;
        else if(cnt >= 99)
            cnt <= 7'h00;
        else
            cnt <= cnt + 7'h01;
    end
    wire pulse_1mhz;
    assign pulse_1mhz = (cnt == 7'h01);

    always @(posedge clk) begin
        if(pulse_1mhz)
            ra1 <= ra1 + 1;
        else
            ra1 <= ra1;
        if(valid == 8'h00)
        begin
            an = 3'h0;
            seg = 4'h0;
        end
        else
        begin
            if(valid[ra1])
            begin
                an <= ra1;
                seg <= rd1;
            end
            else
                an <= an;  
        end
    end
endmodule


// 8 * 4 寄存器堆
module register_file #(parameter WIDTH = 4)
    (input clk,
    input [2:0] ra0, ra1, wa,
    input we,
    input [WIDTH - 1:0] wd,
    output [WIDTH - 1:0] rd0, rd1
    );

    reg [WIDTH - 1:0] regfile [7:0];

    initial begin
        regfile[0] = 4'h0;
        regfile[1] = 4'h0;
        regfile[2] = 4'h0;
        regfile[3] = 4'h0;
        regfile[4] = 4'h0;
        regfile[5] = 4'h0;
        regfile[6] = 4'h0;
        regfile[7] = 4'h0;
    end

    assign rd0 = regfile[ra0];
    assign rd1 = regfile[ra1];

    always @(posedge clk) begin
        if(we)  regfile[wa] <= wd;
    end
endmodule

module LCU (
    input clk, rst,    //时钟（上升沿有效）、同步复位（高电平有效）
    input enq, 		//入队列使能，高电平有效
    input [3:0] in,	//入队列数据
    input deq,		//出队列使能，高电平有效
    output [3:0] out,	//出队列数据
    output reg [2:0] ra0, wa,
    output reg we,
    output reg [3:0] wd,
    input [3:0] rd0,
    output reg [7:0] valid,
    output reg full, empty
);

    reg [2:0] head, tail;

    //enq信号取边沿
    wire enq_redge;  //取边沿后的数据
    reg enq_r1,enq_r2; 
    always@(posedge clk) 
        enq_r1 <= enq; 
    always@(posedge clk) 
        enq_r2 <= enq_r1; 
    assign enq_redge = enq_r1 & (~enq_r2);

    //deq信号取边沿
    wire deq_redge;  //取边沿后的数据
    reg deq_r1,deq_r2; 
    always@(posedge clk) 
        deq_r1 <= deq; 
    always@(posedge clk) 
        deq_r2 <= deq_r1; 
    assign deq_redge = deq_r1 & (~deq_r2);

    reg [1:0] curr_state;
    reg [1:0] next_state;

    assign out = (valid[0]) ? 4'h0 : rd0;
//    assign ra0 = tail;
    //有限状态机第一部分
    always @(*) 
    begin
        case(curr_state)
            2'b00 : 
            begin
                if(enq_redge & !full)
                    next_state = 2'b01;
                else if(deq_redge & !empty)
                    next_state = 2'b10;
                else
                    next_state = 2'b00;
            end
            2'b01:next_state = 2'b00;
            2'b10:next_state = 2'b00;
            default:next_state = 2'b00;
        endcase
    end

    //有限状态机第二阶段
    always @(posedge clk or posedge rst) 
    begin
        if(rst)
            curr_state <= 2'b00;
        else
            curr_state <= next_state;
    end


    //有限状态机第三阶段
    always @(posedge clk or posedge rst) begin
        if(rst)
        begin
            head <= 3'h0;
            tail <= 3'h0;
            full <= 0;
            empty <= 1;
            valid <= 8'h00;
        end
        else
        begin
            case(curr_state)
                2'b01:
                begin
                    empty = 0;
                    we = 1;
                    wa = head;
                    wd = in;
                    valid[head] = 1;
                    head = head + 1;
                    if(head == tail)
                        full = 1;
                end
                2'b10:
                begin
                    //out = rd0;
                    ra0 = tail;
                    full = 0;
                    // we = 1;
                    // wa = tail;
                    // wd = 4'h0;
                    valid[tail] = 0;
                    tail = tail + 1;
                    if(head == tail)
                        empty = 1;
                end
            endcase     
        end
    end
endmodule
```

​	

​		2.新建仿真文件，编写如下代码，进行仿真(未进行时钟降频的情况下）：

```verilog
`timescale 1ns / 1ps

module FIFO_sim();
    reg clk, rst;    //时钟（上升沿有效）、同步复位（高电平有效）
    reg enq; 		//入队列使能，高电平有效
    reg [3:0] in;	//入队列数据
    reg deq;		//出队列使能，高电平有效
    wire [3:0] out; 	//出队列数据
    wire [2:0] an;	//数码管选择
    wire [3:0] seg;	//数码管数据
    wire full, empty;

    FIFO FIFO(clk, rst, enq, in, deq, out, an, seg, full, empty);

    initial begin
        forever begin
            clk = 1; #1;
            clk = 0; #1;
        end
    end

    initial begin
        in = 1; rst = 1; #1;
        rst = 0; #19;
        in = 2; #10;
        in = 3; #10;
        in = 4; #10;
        in = 5; #10;
        in = 6; #10;
        in = 7; #10;
        in = 8; #10;
        in = 9; #10;
        in = 10; #10;
        in = 11; #10;
        in = 12; #10;
        in = 13; #10;
        in = 14; #10;
        in = 15; #10;
    end

    initial begin
        deq = 0;
        enq = 0; # 10;
        repeat (10) begin
            enq = 1; #4;
            enq = 0; #6;
        end
        repeat (10) begin
            deq = 1; #4;
            deq = 0; #6;
        end
        $finish;
    end
endmodule
```



​		3. 添加约束文件，下载测试。



### **五**、实验结果：

#### 寄存器堆（Register File）：

​		仿真结果如下图所示：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\寄存器堆仿真结果.png" alt="寄存器堆仿真结果" style="zoom:33%;" />

​		经检查，数据的读与写均无误。



#### RAM存储器：

​	**分布式存储器仿真结果**：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\分布式存储器仿真结果.png" alt="分布式存储器仿真结果" style="zoom:33%;" />

​	**结果分析：**

​		由图中0到15ns的仿真结果可知，分布式存储器的输出结果的变化不只在clk信号的上升沿或者下降沿发生变化，故分布式存储器的读是异步的。图中15到30ns对存储器进行了写，30到45ns再次将存储器里的内容结果输出，观察信号可知，只有在clk信号上升沿，数据才成功写入，故分布式存储器的写是同步的。



​	**块式存储器仿真结果**

​	前半部分：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\块式存储器仿真结果前半部分.png" alt="块式存储器仿真结果前半部分" style="zoom:33%;" />

​	后半部分：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\块式存储器仿真结果后半部分.png" alt="块式存储器仿真结果后半部分" style="zoom:33%;" />



​	**结果分析**

​	由图中0到15ns的仿真结果可知，分布式存储器的输出结果的只在clk信号的上升沿发生变化，故分布式存储器的读是同步的。图中15到30ns对存储器进行了写，30到90ns再次将存储器里的内容结果输出，观察信号可知，只有在clk信号上升沿，数据才成功写入，故分布式存储器的写是同步的，同时该存储器为write first mode。

​	经检验，上述结果无误。



#### 利用寄存器堆实现FIFO队列：

​	**仿真结果**

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO仿真（未降频）.png" alt="FIFO仿真（未降频）" style="zoom:25%;" />



​	**下载测试结果：**

​		一个数据入队：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO_2.png" alt="FIFO_2" style="zoom:25%;" />

​			第二个数据入队：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO_3.png" alt="FIFO_3" style="zoom:25%;" />

​		

​		队列满了：

​								<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO_4.png" alt="FIFO_4" style="zoom:25%;" />

​		

​				部分数据出队：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO_5.png" alt="FIFO_5" style="zoom:25%;" />

​				

​			继续输入数据，循环队列的实现：

<img src="D:\OneDrive - USTC\2022spring\COD\Lab\Lab2\截图\FIFO_6.png" alt="FIFO_6" style="zoom:25%;" />





### **心得体会：**

```markdown
	1. 在本次实验中，复习巩固了verilog的语法，利用vivado仿真，以及在FPGA测试bit文件的方法。
	2. 在改bug的过程中，锻炼了自己的观察以及调试能力。
	3. 学习掌握了寄存器堆（Register File）和存储器的功能、时序及其应用。
	4. 学习掌握了数据通路和控制器的设计和描述方法。
```



​		

​		