+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_SP_OV_TIMER_CLK_0 |               clk_fpga_0 |                  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                             SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[0]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                             SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                             SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[2]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                           SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                           SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                                SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/rstc_reg/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |                                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/det_reg/D|
| clk_out1_SP_OV_TIMER_CLK_0 |clk_out1_SP_OV_TIMER_CLK_0 |SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/detected_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
