{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 31 00:57:48 2018 " "Info: Processing started: Tue Jul 31 00:57:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Telemetry_link -c Telemetry_link --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Telemetry_link -c Telemetry_link --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rx_master_clk " "Info: Assuming node \"rx_master_clk\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "tx_master_clk " "Info: Assuming node \"tx_master_clk\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" as buffer" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst\" as buffer" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rx_master_clk register telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 register telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 71.15 MHz 14.054 ns Internal " "Info: Clock \"rx_master_clk\" has Internal fmax of 71.15 MHz between source register \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0\" and destination register \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf\" (period= 14.054 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.712 ns + Longest register register " "Info: + Longest register to register delay is 0.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 1 REG LCFF_X49_Y25_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y25_N31; Fanout = 3; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.149 ns) 0.628 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf~feeder 2 COMB LCCOMB_X48_Y25_N30 1 " "Info: 2: + IC(0.479 ns) + CELL(0.149 ns) = 0.628 ns; Loc. = LCCOMB_X48_Y25_N30; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.712 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 3 REG LCFF_X48_Y25_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.712 ns; Loc. = LCFF_X48_Y25_N31; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.72 % ) " "Info: Total cell delay = 0.233 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.479 ns ( 67.28 % ) " "Info: Total interconnect delay = 0.479 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.712 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.479ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.101 ns - Smallest " "Info: - Smallest clock skew is -6.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk destination 2.998 ns + Shortest register " "Info: + Shortest clock path from clock \"rx_master_clk\" to destination register is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rx_master_clk 1 CLK PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.537 ns) 2.998 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 2 REG LCFF_X48_Y25_N31 2 " "Info: 2: + IC(1.502 ns) + CELL(0.537 ns) = 2.998 ns; Loc. = LCFF_X48_Y25_N31; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 49.90 % ) " "Info: Total cell delay = 1.496 ns ( 49.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 50.10 % ) " "Info: Total interconnect delay = 1.502 ns ( 50.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.502ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk source 9.099 ns - Longest register " "Info: - Longest clock path from clock \"rx_master_clk\" to source register is 9.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rx_master_clk 1 CLK PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.787 ns) 3.207 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0 2 REG LCFF_X47_Y27_N11 2 " "Info: 2: + IC(1.461 ns) + CELL(0.787 ns) = 3.207 ns; Loc. = LCFF_X47_Y27_N11; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.787 ns) 4.277 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0 3 REG LCFF_X47_Y27_N31 2 " "Info: 3: + IC(0.283 ns) + CELL(0.787 ns) = 4.277 ns; Loc. = LCFF_X47_Y27_N31; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.787 ns) 5.485 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0 4 REG LCFF_X48_Y27_N1 2 " "Info: 4: + IC(0.421 ns) + CELL(0.787 ns) = 5.485 ns; Loc. = LCFF_X48_Y27_N1; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 6.557 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0 5 REG LCFF_X48_Y27_N25 2 " "Info: 5: + IC(0.285 ns) + CELL(0.787 ns) = 6.557 ns; Loc. = LCFF_X48_Y27_N25; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.787 ns) 8.277 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0 6 REG LCFF_X49_Y25_N1 2 " "Info: 6: + IC(0.933 ns) + CELL(0.787 ns) = 8.277 ns; Loc. = LCFF_X49_Y25_N1; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.537 ns) 9.099 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 7 REG LCFF_X49_Y25_N31 3 " "Info: 7: + IC(0.285 ns) + CELL(0.537 ns) = 9.099 ns; Loc. = LCFF_X49_Y25_N31; Fanout = 3; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.431 ns ( 59.69 % ) " "Info: Total cell delay = 5.431 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.668 ns ( 40.31 % ) " "Info: Total interconnect delay = 3.668 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.461ns 0.283ns 0.421ns 0.285ns 0.933ns 0.285ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.502ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.461ns 0.283ns 0.421ns 0.285ns 0.933ns 0.285ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.712 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.479ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.502ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.461ns 0.283ns 0.421ns 0.285ns 0.933ns 0.285ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\] register telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\] 107.62 MHz 9.292 ns Internal " "Info: Clock \"reset\" has Internal fmax of 107.62 MHz between source register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\]\" and destination register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\]\" (period= 9.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.643 ns + Longest register register " "Info: + Longest register to register delay is 4.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\] 1 REG DSPMULT_X28_Y23_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X28_Y23_N1; Fanout = 12; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] } "NODE_NAME" } } { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.003 ns) 2.003 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul0\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_mult1~DATAOUT2 2 COMB DSPMULT_X28_Y23_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(2.003 ns) = 2.003 ns; Loc. = DSPMULT_X28_Y23_N1; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul0\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_mult1~DATAOUT2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 } "NODE_NAME" } } { "db/mult_dus.tdf" "" { Text "C:/My_Projects/Telemetry/db/mult_dus.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 2.227 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul0\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_out2~DATAOUT2 3 COMB DSPOUT_X28_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 2.227 ns; Loc. = DSPOUT_X28_Y23_N3; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul0\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_out2~DATAOUT2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 } "NODE_NAME" } } { "db/mult_dus.tdf" "" { Text "C:/My_Projects/Telemetry/db/mult_dus.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.414 ns) 3.280 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[2\]~20 4 COMB LCCOMB_X29_Y23_N4 2 " "Info: 4: + IC(0.639 ns) + CELL(0.414 ns) = 3.280 ns; Loc. = LCCOMB_X29_Y23_N4; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[2\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.351 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[3\]~22 5 COMB LCCOMB_X29_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.351 ns; Loc. = LCCOMB_X29_Y23_N6; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[3\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.422 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[4\]~24 6 COMB LCCOMB_X29_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.422 ns; Loc. = LCCOMB_X29_Y23_N8; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[4\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.493 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[5\]~26 7 COMB LCCOMB_X29_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.493 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[5\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.564 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[6\]~28 8 COMB LCCOMB_X29_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.564 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[6\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.723 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[7\]~30 9 COMB LCCOMB_X29_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 3.723 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[7\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.794 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[8\]~32 10 COMB LCCOMB_X29_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.794 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[8\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.865 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[9\]~34 11 COMB LCCOMB_X29_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.865 ns; Loc. = LCCOMB_X29_Y23_N18; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[9\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.936 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[10\]~36 12 COMB LCCOMB_X29_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.936 ns; Loc. = LCCOMB_X29_Y23_N20; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[10\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.007 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[11\]~38 13 COMB LCCOMB_X29_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.007 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[11\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.078 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[12\]~40 14 COMB LCCOMB_X29_Y23_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.078 ns; Loc. = LCCOMB_X29_Y23_N24; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[12\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.149 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[13\]~42 15 COMB LCCOMB_X29_Y23_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.149 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[13\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.559 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\]~43 16 COMB LCCOMB_X29_Y23_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 4.559 ns; Loc. = LCCOMB_X29_Y23_N28; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.643 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\] 17 REG LCFF_X29_Y23_N29 2 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 4.643 ns; Loc. = LCFF_X29_Y23_N29; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.004 ns ( 86.24 % ) " "Info: Total cell delay = 4.004 ns ( 86.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 13.76 % ) " "Info: Total interconnect delay = 0.639 ns ( 13.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] {} } { 0.000ns 0.000ns 0.000ns 0.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.003ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.039 ns - Smallest " "Info: - Smallest clock skew is -0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 8.203 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 8.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.271 ns) 2.825 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.271 ns) = 2.825 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.619 ns) + CELL(0.000 ns) 6.444 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G9 63 " "Info: 3: + IC(3.619 ns) + CELL(0.000 ns) = 6.444 ns; Loc. = CLKCTRL_G9; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 8.203 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\] 4 REG LCFF_X29_Y23_N29 2 " "Info: 4: + IC(1.222 ns) + CELL(0.537 ns) = 8.203 ns; Loc. = LCFF_X29_Y23_N29; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc0\|temp_sum\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 21.91 % ) " "Info: Total cell delay = 1.797 ns ( 21.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.406 ns ( 78.09 % ) " "Info: Total interconnect delay = 6.406 ns ( 78.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.203 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.203 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.222ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 8.242 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.271 ns) 2.825 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.271 ns) = 2.825 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.619 ns) + CELL(0.000 ns) 6.444 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G9 63 " "Info: 3: + IC(3.619 ns) + CELL(0.000 ns) = 6.444 ns; Loc. = CLKCTRL_G9; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.643 ns) 8.242 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\] 4 REG DSPMULT_X28_Y23_N1 12 " "Info: 4: + IC(1.155 ns) + CELL(0.643 ns) = 8.242 ns; Loc. = DSPMULT_X28_Y23_N1; Fanout = 12; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom0\|amp_bits\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] } "NODE_NAME" } } { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 23.09 % ) " "Info: Total cell delay = 1.903 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 76.91 % ) " "Info: Total interconnect delay = 6.339 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.155ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.203 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.203 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.222ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.155ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1~DATAOUT2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul0|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2~DATAOUT2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[2]~20 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[3]~22 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[4]~24 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[5]~26 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[6]~28 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[7]~30 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[8]~32 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[9]~34 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[10]~36 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[11]~38 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[12]~40 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[13]~42 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14]~43 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] {} } { 0.000ns 0.000ns 0.000ns 0.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.003ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.203 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.203 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc0|temp_sum[14] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.222ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom0|amp_bits[0] {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.155ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "tx_master_clk register telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 register telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 69.37 MHz 14.416 ns Internal " "Info: Clock \"tx_master_clk\" has Internal fmax of 69.37 MHz between source register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0\" and destination register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf\" (period= 14.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.812 ns + Longest register register " "Info: + Longest register to register delay is 0.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 1 REG LCFF_X34_Y29_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y29_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.366 ns) 0.812 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 2 REG LCFF_X35_Y29_N1 1 " "Info: 2: + IC(0.446 ns) + CELL(0.366 ns) = 0.812 ns; Loc. = LCFF_X35_Y29_N1; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 45.07 % ) " "Info: Total cell delay = 0.366 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns ( 54.93 % ) " "Info: Total interconnect delay = 0.446 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.812 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.446ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.182 ns - Smallest " "Info: - Smallest clock skew is -6.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk destination 4.580 ns + Shortest register " "Info: + Shortest clock path from clock \"tx_master_clk\" to destination register is 4.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns tx_master_clk 1 CLK PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.787 ns) 3.612 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 2 REG LCFF_X34_Y29_N15 2 " "Info: 2: + IC(1.866 ns) + CELL(0.787 ns) = 3.612 ns; Loc. = LCFF_X34_Y29_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.537 ns) 4.580 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 3 REG LCFF_X35_Y29_N1 1 " "Info: 3: + IC(0.431 ns) + CELL(0.537 ns) = 4.580 ns; Loc. = LCFF_X35_Y29_N1; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 49.85 % ) " "Info: Total cell delay = 2.283 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 50.15 % ) " "Info: Total interconnect delay = 2.297 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.580 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.580 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 1.866ns 0.431ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk source 10.762 ns - Longest register " "Info: - Longest clock path from clock \"tx_master_clk\" to source register is 10.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns tx_master_clk 1 CLK PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0 2 REG LCFF_X27_Y29_N1 2 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X27_Y29_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.731 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0 3 REG LCFF_X27_Y29_N19 2 " "Info: 3: + IC(0.285 ns) + CELL(0.787 ns) = 4.731 ns; Loc. = LCFF_X27_Y29_N19; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.787 ns) 6.439 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0 4 REG LCFF_X32_Y29_N1 2 " "Info: 4: + IC(0.921 ns) + CELL(0.787 ns) = 6.439 ns; Loc. = LCFF_X32_Y29_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.511 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0 5 REG LCFF_X32_Y29_N15 2 " "Info: 5: + IC(0.285 ns) + CELL(0.787 ns) = 7.511 ns; Loc. = LCFF_X32_Y29_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 8.720 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0 6 REG LCFF_X33_Y29_N1 2 " "Info: 6: + IC(0.422 ns) + CELL(0.787 ns) = 8.720 ns; Loc. = LCFF_X33_Y29_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 9.792 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0 7 REG LCFF_X33_Y29_N15 3 " "Info: 7: + IC(0.285 ns) + CELL(0.787 ns) = 9.792 ns; Loc. = LCFF_X33_Y29_N15; Fanout = 3; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.537 ns) 10.762 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 8 REG LCFF_X34_Y29_N31 2 " "Info: 8: + IC(0.433 ns) + CELL(0.537 ns) = 10.762 ns; Loc. = LCFF_X34_Y29_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.218 ns ( 57.78 % ) " "Info: Total cell delay = 6.218 ns ( 57.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.544 ns ( 42.22 % ) " "Info: Total interconnect delay = 4.544 ns ( 42.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 1.913ns 0.285ns 0.921ns 0.285ns 0.422ns 0.285ns 0.433ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.580 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.580 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 1.866ns 0.431ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 1.913ns 0.285ns 0.921ns 0.285ns 0.422ns 0.285ns 0.433ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.812 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.446ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.580 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.580 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 1.866ns 0.431ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 1.913ns 0.285ns 0.921ns 0.285ns 0.422ns 0.285ns 0.433ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rx_master_clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"rx_master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst rx_master_clk 3.614 ns " "Info: Found hold time violation between source  pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" and destination pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" for clock \"rx_master_clk\" (Hold time is 3.614 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.132 ns + Largest " "Info: + Largest clock skew is 4.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk destination 7.993 ns + Longest register " "Info: + Longest clock path from clock \"rx_master_clk\" to destination register is 7.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rx_master_clk 1 CLK PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.150 ns) 2.587 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.478 ns) + CELL(0.150 ns) = 2.587 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.619 ns) + CELL(0.000 ns) 6.206 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G9 63 " "Info: 3: + IC(3.619 ns) + CELL(0.000 ns) = 6.206 ns; Loc. = CLKCTRL_G9; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 7.993 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X48_Y23_N21 1 " "Info: 4: + IC(1.250 ns) + CELL(0.537 ns) = 7.993 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 20.59 % ) " "Info: Total cell delay = 1.646 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.347 ns ( 79.41 % ) " "Info: Total interconnect delay = 6.347 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.478ns 3.619ns 1.250ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk source 3.861 ns - Shortest register " "Info: - Shortest clock path from clock \"rx_master_clk\" to source register is 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rx_master_clk 1 CLK PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.150 ns) 2.587 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.478 ns) + CELL(0.150 ns) = 2.587 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.537 ns) 3.861 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 3 REG LCFF_X48_Y23_N1 1 " "Info: 3: + IC(0.737 ns) + CELL(0.537 ns) = 3.861 ns; Loc. = LCFF_X48_Y23_N1; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 42.63 % ) " "Info: Total cell delay = 1.646 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 57.37 % ) " "Info: Total interconnect delay = 2.215 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.478ns 0.737ns } { 0.000ns 0.959ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.478ns 3.619ns 1.250ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.478ns 0.737ns } { 0.000ns 0.959ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns - Shortest register register " "Info: - Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 1 REG LCFF_X48_Y23_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y23_N1; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 0.450 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 2 COMB LCCOMB_X48_Y23_N20 2 " "Info: 2: + IC(0.300 ns) + CELL(0.150 ns) = 0.450 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.534 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 3 REG LCFF_X48_Y23_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.534 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.82 % ) " "Info: Total cell delay = 0.234 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.18 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.478ns 3.619ns 1.250ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.478ns 0.737ns } { 0.000ns 0.959ns 0.150ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst reset 3.614 ns " "Info: Found hold time violation between source  pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" and destination pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" for clock \"reset\" (Hold time is 3.614 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.132 ns + Largest " "Info: + Largest clock skew is 4.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 8.231 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 8.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.271 ns) 2.825 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.271 ns) = 2.825 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.619 ns) + CELL(0.000 ns) 6.444 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G9 63 " "Info: 3: + IC(3.619 ns) + CELL(0.000 ns) = 6.444 ns; Loc. = CLKCTRL_G9; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 8.231 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X48_Y23_N21 1 " "Info: 4: + IC(1.250 ns) + CELL(0.537 ns) = 8.231 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 21.83 % ) " "Info: Total cell delay = 1.797 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.434 ns ( 78.17 % ) " "Info: Total interconnect delay = 6.434 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.250ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.099 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 4.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.271 ns) 2.825 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.271 ns) = 2.825 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.537 ns) 4.099 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 3 REG LCFF_X48_Y23_N1 1 " "Info: 3: + IC(0.737 ns) + CELL(0.537 ns) = 4.099 ns; Loc. = LCFF_X48_Y23_N1; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 43.84 % ) " "Info: Total cell delay = 1.797 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 56.16 % ) " "Info: Total interconnect delay = 2.302 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.565ns 0.737ns } { 0.000ns 0.989ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.250ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.565ns 0.737ns } { 0.000ns 0.989ns 0.271ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns - Shortest register register " "Info: - Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 1 REG LCFF_X48_Y23_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y23_N1; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 0.450 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 2 COMB LCCOMB_X48_Y23_N20 2 " "Info: 2: + IC(0.300 ns) + CELL(0.150 ns) = 0.450 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.534 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 3 REG LCFF_X48_Y23_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.534 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.82 % ) " "Info: Total cell delay = 0.234 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.18 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.250ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.565ns 0.737ns } { 0.000ns 0.989ns 0.271ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "tx_master_clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"tx_master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x tx_master_clk 1.34 ns " "Info: Found hold time violation between source  pin or register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf\" and destination pin or register \"telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x\" for clock \"tx_master_clk\" (Hold time is 1.34 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.038 ns + Largest " "Info: + Largest clock skew is 3.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk destination 6.400 ns + Longest register " "Info: + Longest clock path from clock \"tx_master_clk\" to destination register is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns tx_master_clk 1 CLK PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.150 ns) 3.035 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x 2 COMB LCCOMB_X27_Y29_N12 1 " "Info: 2: + IC(1.926 ns) + CELL(0.150 ns) = 3.035 ns; Loc. = LCCOMB_X27_Y29_N12; Fanout = 1; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.000 ns) 4.621 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x~clkctrl 3 COMB CLKCTRL_G0 21 " "Info: 3: + IC(1.586 ns) + CELL(0.000 ns) = 4.621 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.537 ns) 6.400 ns telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x 4 REG LCFF_X30_Y25_N11 1 " "Info: 4: + IC(1.242 ns) + CELL(0.537 ns) = 6.400 ns; Loc. = LCFF_X30_Y25_N11; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 25.72 % ) " "Info: Total cell delay = 1.646 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 74.28 % ) " "Info: Total interconnect delay = 4.754 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 1.926ns 1.586ns 1.242ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk source 3.362 ns - Shortest register " "Info: - Shortest clock path from clock \"tx_master_clk\" to source register is 3.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns tx_master_clk 1 CLK PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.537 ns) 3.362 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 2 REG LCFF_X34_Y29_N15 2 " "Info: 2: + IC(1.866 ns) + CELL(0.537 ns) = 3.362 ns; Loc. = LCFF_X34_Y29_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 44.50 % ) " "Info: Total cell delay = 1.496 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.866 ns ( 55.50 % ) " "Info: Total interconnect delay = 1.866 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 1.926ns 1.586ns 1.242ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.714 ns - Shortest register register " "Info: - Shortest register to register delay is 1.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 1 REG LCFF_X34_Y29_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y29_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.275 ns) 1.630 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x 2 COMB LCCOMB_X30_Y25_N10 3 " "Info: 2: + IC(1.355 ns) + CELL(0.275 ns) = 1.630 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 3; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.714 ns telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x 3 REG LCFF_X30_Y25_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.714 ns; Loc. = LCFF_X30_Y25_N11; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 20.95 % ) " "Info: Total cell delay = 0.359 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 79.05 % ) " "Info: Total interconnect delay = 1.355 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.714 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 1.355ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 1.926ns 1.586ns 1.242ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.714 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 1.355ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf data_in reset 3.413 ns register " "Info: tsu for register \"telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf\" (data pin = \"data_in\", clock pin = \"reset\") is 3.413 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.854 ns + Longest pin register " "Info: + Longest pin to register delay is 6.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns data_in 1 PIN PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A12; Fanout = 1; PIN Node = 'data_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.275 ns) 6.770 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf~0 2 COMB LCCOMB_X35_Y29_N28 1 " "Info: 2: + IC(5.645 ns) + CELL(0.275 ns) = 6.770 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 1; COMB Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.854 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf 3 REG LCFF_X35_Y29_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.854 ns; Loc. = LCFF_X35_Y29_N29; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 17.64 % ) " "Info: Total cell delay = 1.209 ns ( 17.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 82.36 % ) " "Info: Total interconnect delay = 5.645 ns ( 82.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { data_in {} data_in~combout {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 5.645ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.405 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 3.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.150 ns) 2.635 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x 2 COMB LCCOMB_X35_Y29_N0 2 " "Info: 2: + IC(1.496 ns) + CELL(0.150 ns) = 2.635 ns; Loc. = LCCOMB_X35_Y29_N0; Fanout = 2; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.537 ns) 3.405 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf 3 REG LCFF_X35_Y29_N29 1 " "Info: 3: + IC(0.233 ns) + CELL(0.537 ns) = 3.405 ns; Loc. = LCFF_X35_Y29_N29; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 49.22 % ) " "Info: Total cell delay = 1.676 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.729 ns ( 50.78 % ) " "Info: Total interconnect delay = 1.729 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.405 ns" { reset {} reset~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 1.496ns 0.233ns } { 0.000ns 0.989ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { data_in {} data_in~combout {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 5.645ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.405 ns" { reset {} reset~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 1.496ns 0.233ns } { 0.000ns 0.989ns 0.150ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rx_master_clk data_out telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 16.194 ns register " "Info: tco from clock \"rx_master_clk\" to destination pin \"data_out\" through register \"telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2\" is 16.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk source 9.383 ns + Longest register " "Info: + Longest clock path from clock \"rx_master_clk\" to source register is 9.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rx_master_clk 1 CLK PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.787 ns) 3.248 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 2 REG LCFF_X48_Y25_N31 2 " "Info: 2: + IC(1.502 ns) + CELL(0.787 ns) = 3.248 ns; Loc. = LCFF_X48_Y25_N31; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 4.561 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x 3 COMB LCCOMB_X48_Y23_N4 5 " "Info: 3: + IC(1.163 ns) + CELL(0.150 ns) = 4.561 ns; Loc. = LCCOMB_X48_Y23_N4; Fanout = 5; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(0.000 ns) 7.609 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x~clkctrl 4 COMB CLKCTRL_G13 2 " "Info: 4: + IC(3.048 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 9.383 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 5 REG LCFF_X47_Y25_N3 1 " "Info: 5: + IC(1.237 ns) + CELL(0.537 ns) = 9.383 ns; Loc. = LCFF_X47_Y25_N3; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.433 ns ( 25.93 % ) " "Info: Total cell delay = 2.433 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.950 ns ( 74.07 % ) " "Info: Total interconnect delay = 6.950 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} } { 0.000ns 0.000ns 1.502ns 1.163ns 3.048ns 1.237ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.561 ns + Longest register pin " "Info: + Longest register to pin delay is 6.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 1 REG LCFF_X47_Y25_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N3; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.438 ns) 1.241 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0 2 COMB LCCOMB_X47_Y27_N26 1 " "Info: 2: + IC(0.803 ns) + CELL(0.438 ns) = 1.241 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(2.788 ns) 6.561 ns data_out 3 PIN PIN_AH15 0 " "Info: 3: + IC(2.532 ns) + CELL(2.788 ns) = 6.561 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'data_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 49.17 % ) " "Info: Total cell delay = 3.226 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.335 ns ( 50.83 % ) " "Info: Total interconnect delay = 3.335 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.561 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.561 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.803ns 2.532ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} } { 0.000ns 0.000ns 1.502ns 1.163ns 3.048ns 1.237ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.561 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.561 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.803ns 2.532ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset data_out 8.339 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"data_out\" is 8.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.271 ns) 3.019 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0 2 COMB LCCOMB_X47_Y27_N26 1 " "Info: 2: + IC(1.759 ns) + CELL(0.271 ns) = 3.019 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { reset telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(2.788 ns) 8.339 ns data_out 3 PIN PIN_AH15 0 " "Info: 3: + IC(2.532 ns) + CELL(2.788 ns) = 8.339 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'data_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 48.54 % ) " "Info: Total cell delay = 4.048 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.291 ns ( 51.46 % ) " "Info: Total interconnect delay = 4.291 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.339 ns" { reset telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.339 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.000ns 1.759ns 2.532ns } { 0.000ns 0.989ns 0.271ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst reset reset 5.055 ns register " "Info: th for register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" (data pin = \"reset\", clock pin = \"reset\") is 5.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 8.231 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 8.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.271 ns) 2.825 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X47_Y27_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.271 ns) = 2.825 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.619 ns) + CELL(0.000 ns) 6.444 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G9 63 " "Info: 3: + IC(3.619 ns) + CELL(0.000 ns) = 6.444 ns; Loc. = CLKCTRL_G9; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 8.231 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X48_Y23_N21 1 " "Info: 4: + IC(1.250 ns) + CELL(0.537 ns) = 8.231 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 21.83 % ) " "Info: Total cell delay = 1.797 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.434 ns ( 78.17 % ) " "Info: Total interconnect delay = 6.434 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.250ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.442 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 CLK PIN_T2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 25; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.271 ns) 2.819 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x 2 COMB LCCOMB_X48_Y23_N4 5 " "Info: 2: + IC(1.559 ns) + CELL(0.271 ns) = 2.819 ns; Loc. = LCCOMB_X48_Y23_N4; Fanout = 5; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.358 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 3 COMB LCCOMB_X48_Y23_N20 2 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.358 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.442 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X48_Y23_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.442 ns; Loc. = LCFF_X48_Y23_N21; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 47.04 % ) " "Info: Total cell delay = 1.619 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 52.96 % ) " "Info: Total interconnect delay = 1.823 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.442 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.559ns 0.264ns 0.000ns } { 0.000ns 0.989ns 0.271ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.565ns 3.619ns 1.250ns } { 0.000ns 0.989ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.442 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.559ns 0.264ns 0.000ns } { 0.000ns 0.989ns 0.271ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 31 00:57:48 2018 " "Info: Processing ended: Tue Jul 31 00:57:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
