
MPU_6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000662c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08006740  08006740  00016740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b9c  08006b9c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006b9c  08006b9c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b9c  08006b9c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b9c  08006b9c  00016b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ba0  08006ba0  00016ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200001dc  08006d80  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08006d80  00020314  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7e2  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f46  00000000  00000000  0002d9e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  0002f930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e68  00000000  00000000  00030838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a4b  00000000  00000000  000316a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fde6  00000000  00000000  0004a0eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dec6  00000000  00000000  00059ed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e7d97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d8  00000000  00000000  000e7de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006724 	.word	0x08006724

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006724 	.word	0x08006724

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b30:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b34:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d013      	beq.n	8000b68 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b44:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000b48:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d00b      	beq.n	8000b68 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b50:	e000      	b.n	8000b54 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b52:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b54:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d0f9      	beq.n	8000b52 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b5e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b68:	687b      	ldr	r3, [r7, #4]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr

08000b74 <_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
	int i;
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 50);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	2332      	movs	r3, #50	; 0x32
 8000b86:	68b9      	ldr	r1, [r7, #8]
 8000b88:	480c      	ldr	r0, [pc, #48]	; (8000bbc <_write+0x48>)
 8000b8a:	f002 fe96 	bl	80038ba <HAL_UART_Transmit>
	for (i = 0; i < len; i++) {
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
 8000b92:	e009      	b.n	8000ba8 <_write+0x34>
		ITM_SendChar(*ptr++);
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	1c5a      	adds	r2, r3, #1
 8000b98:	60ba      	str	r2, [r7, #8]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ffc3 	bl	8000b28 <ITM_SendChar>
	for (i = 0; i < len; i++) {
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	697a      	ldr	r2, [r7, #20]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	dbf1      	blt.n	8000b94 <_write+0x20>
	}
	return len;
 8000bb0:	687b      	ldr	r3, [r7, #4]
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3718      	adds	r7, #24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	2000024c 	.word	0x2000024c

08000bc0 <MPU6050_Init>:

float Ax, Ay, Az, Gx, Gy, Gz;


void MPU6050_Init (void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8000bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bca:	9302      	str	r3, [sp, #8]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	1dfb      	adds	r3, r7, #7
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	2275      	movs	r2, #117	; 0x75
 8000bd8:	21d0      	movs	r1, #208	; 0xd0
 8000bda:	4823      	ldr	r0, [pc, #140]	; (8000c68 <MPU6050_Init+0xa8>)
 8000bdc:	f001 f9ca 	bl	8001f74 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	2b68      	cmp	r3, #104	; 0x68
 8000be4:	d13b      	bne.n	8000c5e <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8000bea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bee:	9302      	str	r3, [sp, #8]
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	9301      	str	r3, [sp, #4]
 8000bf4:	1dbb      	adds	r3, r7, #6
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	226b      	movs	r2, #107	; 0x6b
 8000bfc:	21d0      	movs	r1, #208	; 0xd0
 8000bfe:	481a      	ldr	r0, [pc, #104]	; (8000c68 <MPU6050_Init+0xa8>)
 8000c00:	f001 f8be 	bl	8001d80 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8000c04:	2307      	movs	r3, #7
 8000c06:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8000c08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c0c:	9302      	str	r3, [sp, #8]
 8000c0e:	2301      	movs	r3, #1
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	1dbb      	adds	r3, r7, #6
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	2301      	movs	r3, #1
 8000c18:	2219      	movs	r2, #25
 8000c1a:	21d0      	movs	r1, #208	; 0xd0
 8000c1c:	4812      	ldr	r0, [pc, #72]	; (8000c68 <MPU6050_Init+0xa8>)
 8000c1e:	f001 f8af 	bl	8001d80 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
		Data = 0x00;
 8000c22:	2300      	movs	r3, #0
 8000c24:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8000c26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c2a:	9302      	str	r3, [sp, #8]
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	9301      	str	r3, [sp, #4]
 8000c30:	1dbb      	adds	r3, r7, #6
 8000c32:	9300      	str	r3, [sp, #0]
 8000c34:	2301      	movs	r3, #1
 8000c36:	221c      	movs	r2, #28
 8000c38:	21d0      	movs	r1, #208	; 0xd0
 8000c3a:	480b      	ldr	r0, [pc, #44]	; (8000c68 <MPU6050_Init+0xa8>)
 8000c3c:	f001 f8a0 	bl	8001d80 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
		Data = 0x00;
 8000c40:	2300      	movs	r3, #0
 8000c42:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8000c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c48:	9302      	str	r3, [sp, #8]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	9301      	str	r3, [sp, #4]
 8000c4e:	1dbb      	adds	r3, r7, #6
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	2301      	movs	r3, #1
 8000c54:	221b      	movs	r2, #27
 8000c56:	21d0      	movs	r1, #208	; 0xd0
 8000c58:	4803      	ldr	r0, [pc, #12]	; (8000c68 <MPU6050_Init+0xa8>)
 8000c5a:	f001 f891 	bl	8001d80 <HAL_I2C_Mem_Write>
	}

}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200001f8 	.word	0x200001f8

08000c6c <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8000c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c76:	9302      	str	r3, [sp, #8]
 8000c78:	2306      	movs	r3, #6
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2301      	movs	r3, #1
 8000c82:	223b      	movs	r2, #59	; 0x3b
 8000c84:	21d0      	movs	r1, #208	; 0xd0
 8000c86:	482f      	ldr	r0, [pc, #188]	; (8000d44 <MPU6050_Read_Accel+0xd8>)
 8000c88:	f001 f974 	bl	8001f74 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000c8c:	783b      	ldrb	r3, [r7, #0]
 8000c8e:	021b      	lsls	r3, r3, #8
 8000c90:	b21a      	sxth	r2, r3
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	b21b      	sxth	r3, r3
 8000c96:	4313      	orrs	r3, r2
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	; (8000d48 <MPU6050_Read_Accel+0xdc>)
 8000c9c:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000c9e:	78bb      	ldrb	r3, [r7, #2]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	b21a      	sxth	r2, r3
 8000cac:	4b27      	ldr	r3, [pc, #156]	; (8000d4c <MPU6050_Read_Accel+0xe0>)
 8000cae:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000cb0:	793b      	ldrb	r3, [r7, #4]
 8000cb2:	021b      	lsls	r3, r3, #8
 8000cb4:	b21a      	sxth	r2, r3
 8000cb6:	797b      	ldrb	r3, [r7, #5]
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b21a      	sxth	r2, r3
 8000cbe:	4b24      	ldr	r3, [pc, #144]	; (8000d50 <MPU6050_Read_Accel+0xe4>)
 8000cc0:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8000cc2:	4b21      	ldr	r3, [pc, #132]	; (8000d48 <MPU6050_Read_Accel+0xdc>)
 8000cc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fb9b 	bl	8000404 <__aeabi_i2d>
 8000cce:	f04f 0200 	mov.w	r2, #0
 8000cd2:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <MPU6050_Read_Accel+0xe8>)
 8000cd4:	f7ff fd2a 	bl	800072c <__aeabi_ddiv>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4610      	mov	r0, r2
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f7ff fed2 	bl	8000a88 <__aeabi_d2f>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a1c      	ldr	r2, [pc, #112]	; (8000d58 <MPU6050_Read_Accel+0xec>)
 8000ce8:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 8000cea:	4b18      	ldr	r3, [pc, #96]	; (8000d4c <MPU6050_Read_Accel+0xe0>)
 8000cec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fb87 	bl	8000404 <__aeabi_i2d>
 8000cf6:	f04f 0200 	mov.w	r2, #0
 8000cfa:	4b16      	ldr	r3, [pc, #88]	; (8000d54 <MPU6050_Read_Accel+0xe8>)
 8000cfc:	f7ff fd16 	bl	800072c <__aeabi_ddiv>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4610      	mov	r0, r2
 8000d06:	4619      	mov	r1, r3
 8000d08:	f7ff febe 	bl	8000a88 <__aeabi_d2f>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	4a13      	ldr	r2, [pc, #76]	; (8000d5c <MPU6050_Read_Accel+0xf0>)
 8000d10:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <MPU6050_Read_Accel+0xe4>)
 8000d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fb73 	bl	8000404 <__aeabi_i2d>
 8000d1e:	f04f 0200 	mov.w	r2, #0
 8000d22:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <MPU6050_Read_Accel+0xe8>)
 8000d24:	f7ff fd02 	bl	800072c <__aeabi_ddiv>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	4619      	mov	r1, r3
 8000d30:	f7ff feaa 	bl	8000a88 <__aeabi_d2f>
 8000d34:	4603      	mov	r3, r0
 8000d36:	4a0a      	ldr	r2, [pc, #40]	; (8000d60 <MPU6050_Read_Accel+0xf4>)
 8000d38:	6013      	str	r3, [r2, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200001f8 	.word	0x200001f8
 8000d48:	20000290 	.word	0x20000290
 8000d4c:	20000292 	.word	0x20000292
 8000d50:	20000294 	.word	0x20000294
 8000d54:	40d00000 	.word	0x40d00000
 8000d58:	2000029c 	.word	0x2000029c
 8000d5c:	200002a0 	.word	0x200002a0
 8000d60:	200002a4 	.word	0x200002a4
 8000d64:	00000000 	.word	0x00000000

08000d68 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8000d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d72:	9302      	str	r3, [sp, #8]
 8000d74:	2306      	movs	r3, #6
 8000d76:	9301      	str	r3, [sp, #4]
 8000d78:	463b      	mov	r3, r7
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	2243      	movs	r2, #67	; 0x43
 8000d80:	21d0      	movs	r1, #208	; 0xd0
 8000d82:	4831      	ldr	r0, [pc, #196]	; (8000e48 <MPU6050_Read_Gyro+0xe0>)
 8000d84:	f001 f8f6 	bl	8001f74 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000d88:	783b      	ldrb	r3, [r7, #0]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	787b      	ldrb	r3, [r7, #1]
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	4313      	orrs	r3, r2
 8000d94:	b21a      	sxth	r2, r3
 8000d96:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <MPU6050_Read_Gyro+0xe4>)
 8000d98:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000d9a:	78bb      	ldrb	r3, [r7, #2]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b21a      	sxth	r2, r3
 8000da0:	78fb      	ldrb	r3, [r7, #3]
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	4313      	orrs	r3, r2
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	4b29      	ldr	r3, [pc, #164]	; (8000e50 <MPU6050_Read_Gyro+0xe8>)
 8000daa:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000dac:	793b      	ldrb	r3, [r7, #4]
 8000dae:	021b      	lsls	r3, r3, #8
 8000db0:	b21a      	sxth	r2, r3
 8000db2:	797b      	ldrb	r3, [r7, #5]
 8000db4:	b21b      	sxth	r3, r3
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b21a      	sxth	r2, r3
 8000dba:	4b26      	ldr	r3, [pc, #152]	; (8000e54 <MPU6050_Read_Gyro+0xec>)
 8000dbc:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 8000dbe:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <MPU6050_Read_Gyro+0xe4>)
 8000dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fb1d 	bl	8000404 <__aeabi_i2d>
 8000dca:	a31d      	add	r3, pc, #116	; (adr r3, 8000e40 <MPU6050_Read_Gyro+0xd8>)
 8000dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dd0:	f7ff fcac 	bl	800072c <__aeabi_ddiv>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	4610      	mov	r0, r2
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f7ff fe54 	bl	8000a88 <__aeabi_d2f>
 8000de0:	4603      	mov	r3, r0
 8000de2:	4a1d      	ldr	r2, [pc, #116]	; (8000e58 <MPU6050_Read_Gyro+0xf0>)
 8000de4:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/131.0;
 8000de6:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <MPU6050_Read_Gyro+0xe8>)
 8000de8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff fb09 	bl	8000404 <__aeabi_i2d>
 8000df2:	a313      	add	r3, pc, #76	; (adr r3, 8000e40 <MPU6050_Read_Gyro+0xd8>)
 8000df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000df8:	f7ff fc98 	bl	800072c <__aeabi_ddiv>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	460b      	mov	r3, r1
 8000e00:	4610      	mov	r0, r2
 8000e02:	4619      	mov	r1, r3
 8000e04:	f7ff fe40 	bl	8000a88 <__aeabi_d2f>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4a14      	ldr	r2, [pc, #80]	; (8000e5c <MPU6050_Read_Gyro+0xf4>)
 8000e0c:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/131.0;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <MPU6050_Read_Gyro+0xec>)
 8000e10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff faf5 	bl	8000404 <__aeabi_i2d>
 8000e1a:	a309      	add	r3, pc, #36	; (adr r3, 8000e40 <MPU6050_Read_Gyro+0xd8>)
 8000e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e20:	f7ff fc84 	bl	800072c <__aeabi_ddiv>
 8000e24:	4602      	mov	r2, r0
 8000e26:	460b      	mov	r3, r1
 8000e28:	4610      	mov	r0, r2
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f7ff fe2c 	bl	8000a88 <__aeabi_d2f>
 8000e30:	4603      	mov	r3, r0
 8000e32:	4a0b      	ldr	r2, [pc, #44]	; (8000e60 <MPU6050_Read_Gyro+0xf8>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	00000000 	.word	0x00000000
 8000e44:	40606000 	.word	0x40606000
 8000e48:	200001f8 	.word	0x200001f8
 8000e4c:	20000296 	.word	0x20000296
 8000e50:	20000298 	.word	0x20000298
 8000e54:	2000029a 	.word	0x2000029a
 8000e58:	200002a8 	.word	0x200002a8
 8000e5c:	200002ac 	.word	0x200002ac
 8000e60:	200002b0 	.word	0x200002b0

08000e64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e68:	f000 fb8c 	bl	8001584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6c:	f000 f86a 	bl	8000f44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e70:	f000 f906 	bl	8001080 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e74:	f000 f8ac 	bl	8000fd0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000e78:	f000 f8d8 	bl	800102c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init();
 8000e7c:	f7ff fea0 	bl	8000bc0 <MPU6050_Init>
	//char buf[4];
	printf("Hello world! \r\n");
 8000e80:	4823      	ldr	r0, [pc, #140]	; (8000f10 <main+0xac>)
 8000e82:	f003 fb9d 	bl	80045c0 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Read_Accel();
 8000e86:	f7ff fef1 	bl	8000c6c <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro();
 8000e8a:	f7ff ff6d 	bl	8000d68 <MPU6050_Read_Gyro>

	  printf("Ax= %lf\r\n",Ax);
 8000e8e:	4b21      	ldr	r3, [pc, #132]	; (8000f14 <main+0xb0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fac8 	bl	8000428 <__aeabi_f2d>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	481e      	ldr	r0, [pc, #120]	; (8000f18 <main+0xb4>)
 8000e9e:	f003 fb09 	bl	80044b4 <iprintf>
	  printf("Ay= %lf\r\n",Ay);
 8000ea2:	4b1e      	ldr	r3, [pc, #120]	; (8000f1c <main+0xb8>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fabe 	bl	8000428 <__aeabi_f2d>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	481b      	ldr	r0, [pc, #108]	; (8000f20 <main+0xbc>)
 8000eb2:	f003 faff 	bl	80044b4 <iprintf>
	  printf("Az= %lf\r\n",Az);
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <main+0xc0>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fab4 	bl	8000428 <__aeabi_f2d>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	4818      	ldr	r0, [pc, #96]	; (8000f28 <main+0xc4>)
 8000ec6:	f003 faf5 	bl	80044b4 <iprintf>
	  printf("Gx= %lf\r\n",Gx);
 8000eca:	4b18      	ldr	r3, [pc, #96]	; (8000f2c <main+0xc8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff faaa 	bl	8000428 <__aeabi_f2d>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4815      	ldr	r0, [pc, #84]	; (8000f30 <main+0xcc>)
 8000eda:	f003 faeb 	bl	80044b4 <iprintf>
	  printf("Gy= %lf\r\n",Gy);
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <main+0xd0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff faa0 	bl	8000428 <__aeabi_f2d>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	460b      	mov	r3, r1
 8000eec:	4812      	ldr	r0, [pc, #72]	; (8000f38 <main+0xd4>)
 8000eee:	f003 fae1 	bl	80044b4 <iprintf>
	  printf("Gz= %lf\r\n",Gz);
 8000ef2:	4b12      	ldr	r3, [pc, #72]	; (8000f3c <main+0xd8>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fa96 	bl	8000428 <__aeabi_f2d>
 8000efc:	4602      	mov	r2, r0
 8000efe:	460b      	mov	r3, r1
 8000f00:	480f      	ldr	r0, [pc, #60]	; (8000f40 <main+0xdc>)
 8000f02:	f003 fad7 	bl	80044b4 <iprintf>

	  HAL_Delay (250);  // wait for a while
 8000f06:	20fa      	movs	r0, #250	; 0xfa
 8000f08:	f000 fb6e 	bl	80015e8 <HAL_Delay>
	  MPU6050_Read_Accel();
 8000f0c:	e7bb      	b.n	8000e86 <main+0x22>
 8000f0e:	bf00      	nop
 8000f10:	08006740 	.word	0x08006740
 8000f14:	2000029c 	.word	0x2000029c
 8000f18:	08006750 	.word	0x08006750
 8000f1c:	200002a0 	.word	0x200002a0
 8000f20:	0800675c 	.word	0x0800675c
 8000f24:	200002a4 	.word	0x200002a4
 8000f28:	08006768 	.word	0x08006768
 8000f2c:	200002a8 	.word	0x200002a8
 8000f30:	08006774 	.word	0x08006774
 8000f34:	200002ac 	.word	0x200002ac
 8000f38:	08006780 	.word	0x08006780
 8000f3c:	200002b0 	.word	0x200002b0
 8000f40:	0800678c 	.word	0x0800678c

08000f44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b090      	sub	sp, #64	; 0x40
 8000f48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4a:	f107 0318 	add.w	r3, r7, #24
 8000f4e:	2228      	movs	r2, #40	; 0x28
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f002 fe46 	bl	8003be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
 8000f64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f74:	2301      	movs	r3, #1
 8000f76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f82:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f88:	f107 0318 	add.w	r3, r7, #24
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f001 fdb3 	bl	8002af8 <HAL_RCC_OscConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f98:	f000 f8b2 	bl	8001100 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f002 f820 	bl	8002ffc <HAL_RCC_ClockConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000fc2:	f000 f89d 	bl	8001100 <Error_Handler>
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	3740      	adds	r7, #64	; 0x40
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <MX_I2C1_Init+0x50>)
 8000fd6:	4a13      	ldr	r2, [pc, #76]	; (8001024 <MX_I2C1_Init+0x54>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <MX_I2C1_Init+0x50>)
 8000fdc:	4a12      	ldr	r2, [pc, #72]	; (8001028 <MX_I2C1_Init+0x58>)
 8000fde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <MX_I2C1_Init+0x50>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <MX_I2C1_Init+0x50>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <MX_I2C1_Init+0x50>)
 8000fee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ff2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <MX_I2C1_Init+0x50>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <MX_I2C1_Init+0x50>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001000:	4b07      	ldr	r3, [pc, #28]	; (8001020 <MX_I2C1_Init+0x50>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <MX_I2C1_Init+0x50>)
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800100c:	4804      	ldr	r0, [pc, #16]	; (8001020 <MX_I2C1_Init+0x50>)
 800100e:	f000 fd73 	bl	8001af8 <HAL_I2C_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001018:	f000 f872 	bl	8001100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200001f8 	.word	0x200001f8
 8001024:	40005400 	.word	0x40005400
 8001028:	00061a80 	.word	0x00061a80

0800102c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001032:	4a12      	ldr	r2, [pc, #72]	; (800107c <MX_USART3_UART_Init+0x50>)
 8001034:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001038:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800103c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001046:	2200      	movs	r2, #0
 8001048:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 800104c:	2200      	movs	r2, #0
 800104e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001052:	220c      	movs	r2, #12
 8001054:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001058:	2200      	movs	r2, #0
 800105a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 800105e:	2200      	movs	r2, #0
 8001060:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001062:	4805      	ldr	r0, [pc, #20]	; (8001078 <MX_USART3_UART_Init+0x4c>)
 8001064:	f002 fbdc 	bl	8003820 <HAL_UART_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800106e:	f000 f847 	bl	8001100 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000024c 	.word	0x2000024c
 800107c:	40004800 	.word	0x40004800

08001080 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_GPIO_Init+0x58>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	4a13      	ldr	r2, [pc, #76]	; (80010d8 <MX_GPIO_Init+0x58>)
 800108c:	f043 0320 	orr.w	r3, r3, #32
 8001090:	6193      	str	r3, [r2, #24]
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_GPIO_Init+0x58>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	f003 0320 	and.w	r3, r3, #32
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	4a0d      	ldr	r2, [pc, #52]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010a4:	f043 0308 	orr.w	r3, r3, #8
 80010a8:	6193      	str	r3, [r2, #24]
 80010aa:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	f003 0308 	and.w	r3, r3, #8
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010bc:	f043 0304 	orr.w	r3, r3, #4
 80010c0:	6193      	str	r3, [r2, #24]
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <MX_GPIO_Init+0x58>)
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	f003 0304 	and.w	r3, r3, #4
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	40021000 	.word	0x40021000

080010dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a04      	ldr	r2, [pc, #16]	; (80010fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d101      	bne.n	80010f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ee:	f000 fa5f 	bl	80015b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40000800 	.word	0x40000800

08001100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001104:	b672      	cpsid	i
}
 8001106:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001108:	e7fe      	b.n	8001108 <Error_Handler+0x8>
	...

0800110c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_MspInit+0x5c>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	4a14      	ldr	r2, [pc, #80]	; (8001168 <HAL_MspInit+0x5c>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6193      	str	r3, [r2, #24]
 800111e:	4b12      	ldr	r3, [pc, #72]	; (8001168 <HAL_MspInit+0x5c>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <HAL_MspInit+0x5c>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4a0e      	ldr	r2, [pc, #56]	; (8001168 <HAL_MspInit+0x5c>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001134:	61d3      	str	r3, [r2, #28]
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <HAL_MspInit+0x5c>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <HAL_MspInit+0x60>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	4a04      	ldr	r2, [pc, #16]	; (800116c <HAL_MspInit+0x60>)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800115e:	bf00      	nop
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000
 800116c:	40010000 	.word	0x40010000

08001170 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 0310 	add.w	r3, r7, #16
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a15      	ldr	r2, [pc, #84]	; (80011e0 <HAL_I2C_MspInit+0x70>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d123      	bne.n	80011d8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001190:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a13      	ldr	r2, [pc, #76]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 8001196:	f043 0308 	orr.w	r3, r3, #8
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0308 	and.w	r3, r3, #8
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011a8:	23c0      	movs	r3, #192	; 0xc0
 80011aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ac:	2312      	movs	r3, #18
 80011ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b0:	2303      	movs	r3, #3
 80011b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b4:	f107 0310 	add.w	r3, r7, #16
 80011b8:	4619      	mov	r1, r3
 80011ba:	480b      	ldr	r0, [pc, #44]	; (80011e8 <HAL_I2C_MspInit+0x78>)
 80011bc:	f000 fb18 	bl	80017f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011c0:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	4a07      	ldr	r2, [pc, #28]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 80011c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011ca:	61d3      	str	r3, [r2, #28]
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <HAL_I2C_MspInit+0x74>)
 80011ce:	69db      	ldr	r3, [r3, #28]
 80011d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011d8:	bf00      	nop
 80011da:	3720      	adds	r7, #32
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40005400 	.word	0x40005400
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40010c00 	.word	0x40010c00

080011ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <HAL_UART_MspInit+0x8c>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d131      	bne.n	8001270 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <HAL_UART_MspInit+0x90>)
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	4a1a      	ldr	r2, [pc, #104]	; (800127c <HAL_UART_MspInit+0x90>)
 8001212:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001216:	61d3      	str	r3, [r2, #28]
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <HAL_UART_MspInit+0x90>)
 800121a:	69db      	ldr	r3, [r3, #28]
 800121c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	4b15      	ldr	r3, [pc, #84]	; (800127c <HAL_UART_MspInit+0x90>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a14      	ldr	r2, [pc, #80]	; (800127c <HAL_UART_MspInit+0x90>)
 800122a:	f043 0308 	orr.w	r3, r3, #8
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <HAL_UART_MspInit+0x90>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800123c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001240:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001242:	2302      	movs	r3, #2
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001246:	2303      	movs	r3, #3
 8001248:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	4619      	mov	r1, r3
 8001250:	480b      	ldr	r0, [pc, #44]	; (8001280 <HAL_UART_MspInit+0x94>)
 8001252:	f000 facd 	bl	80017f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001256:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800125a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	4619      	mov	r1, r3
 800126a:	4805      	ldr	r0, [pc, #20]	; (8001280 <HAL_UART_MspInit+0x94>)
 800126c:	f000 fac0 	bl	80017f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001270:	bf00      	nop
 8001272:	3720      	adds	r7, #32
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40004800 	.word	0x40004800
 800127c:	40021000 	.word	0x40021000
 8001280:	40010c00 	.word	0x40010c00

08001284 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08e      	sub	sp, #56	; 0x38
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001290:	2300      	movs	r3, #0
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <HAL_InitTick+0xe8>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	4a33      	ldr	r2, [pc, #204]	; (800136c <HAL_InitTick+0xe8>)
 80012a0:	f043 0304 	orr.w	r3, r3, #4
 80012a4:	61d3      	str	r3, [r2, #28]
 80012a6:	4b31      	ldr	r3, [pc, #196]	; (800136c <HAL_InitTick+0xe8>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	f003 0304 	and.w	r3, r3, #4
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012b2:	f107 0210 	add.w	r2, r7, #16
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f002 f817 	bl	80032f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012c2:	6a3b      	ldr	r3, [r7, #32]
 80012c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d103      	bne.n	80012d4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012cc:	f001 ffe8 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 80012d0:	6378      	str	r0, [r7, #52]	; 0x34
 80012d2:	e004      	b.n	80012de <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012d4:	f001 ffe4 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 80012d8:	4603      	mov	r3, r0
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e0:	4a23      	ldr	r2, [pc, #140]	; (8001370 <HAL_InitTick+0xec>)
 80012e2:	fba2 2303 	umull	r2, r3, r2, r3
 80012e6:	0c9b      	lsrs	r3, r3, #18
 80012e8:	3b01      	subs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80012ec:	4b21      	ldr	r3, [pc, #132]	; (8001374 <HAL_InitTick+0xf0>)
 80012ee:	4a22      	ldr	r2, [pc, #136]	; (8001378 <HAL_InitTick+0xf4>)
 80012f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80012f2:	4b20      	ldr	r3, [pc, #128]	; (8001374 <HAL_InitTick+0xf0>)
 80012f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012f8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80012fa:	4a1e      	ldr	r2, [pc, #120]	; (8001374 <HAL_InitTick+0xf0>)
 80012fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fe:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001300:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <HAL_InitTick+0xf0>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001306:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <HAL_InitTick+0xf0>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <HAL_InitTick+0xf0>)
 800130e:	2200      	movs	r2, #0
 8001310:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001312:	4818      	ldr	r0, [pc, #96]	; (8001374 <HAL_InitTick+0xf0>)
 8001314:	f002 f83a 	bl	800338c <HAL_TIM_Base_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800131e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001322:	2b00      	cmp	r3, #0
 8001324:	d11b      	bne.n	800135e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001326:	4813      	ldr	r0, [pc, #76]	; (8001374 <HAL_InitTick+0xf0>)
 8001328:	f002 f888 	bl	800343c <HAL_TIM_Base_Start_IT>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001332:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001336:	2b00      	cmp	r3, #0
 8001338:	d111      	bne.n	800135e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800133a:	201e      	movs	r0, #30
 800133c:	f000 fa49 	bl	80017d2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b0f      	cmp	r3, #15
 8001344:	d808      	bhi.n	8001358 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001346:	2200      	movs	r2, #0
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	201e      	movs	r0, #30
 800134c:	f000 fa25 	bl	800179a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001350:	4a0a      	ldr	r2, [pc, #40]	; (800137c <HAL_InitTick+0xf8>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6013      	str	r3, [r2, #0]
 8001356:	e002      	b.n	800135e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800135e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001362:	4618      	mov	r0, r3
 8001364:	3738      	adds	r7, #56	; 0x38
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40021000 	.word	0x40021000
 8001370:	431bde83 	.word	0x431bde83
 8001374:	200002b4 	.word	0x200002b4
 8001378:	40000800 	.word	0x40000800
 800137c:	20000004 	.word	0x20000004

08001380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001384:	e7fe      	b.n	8001384 <NMI_Handler+0x4>

08001386 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800138a:	e7fe      	b.n	800138a <HardFault_Handler+0x4>

0800138c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001390:	e7fe      	b.n	8001390 <MemManage_Handler+0x4>

08001392 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001396:	e7fe      	b.n	8001396 <BusFault_Handler+0x4>

08001398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800139c:	e7fe      	b.n	800139c <UsageFault_Handler+0x4>

0800139e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr

080013aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr

080013b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr

080013c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
	...

080013d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <TIM4_IRQHandler+0x10>)
 80013d6:	f002 f883 	bl	80034e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200002b4 	.word	0x200002b4

080013e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
	return 1;
 80013e8:	2301      	movs	r3, #1
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr

080013f2 <_kill>:

int _kill(int pid, int sig)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80013fc:	f002 fbc8 	bl	8003b90 <__errno>
 8001400:	4603      	mov	r3, r0
 8001402:	2216      	movs	r2, #22
 8001404:	601a      	str	r2, [r3, #0]
	return -1;
 8001406:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <_exit>:

void _exit (int status)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800141a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ffe7 	bl	80013f2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001424:	e7fe      	b.n	8001424 <_exit+0x12>

08001426 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	60f8      	str	r0, [r7, #12]
 800142e:	60b9      	str	r1, [r7, #8]
 8001430:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001432:	2300      	movs	r3, #0
 8001434:	617b      	str	r3, [r7, #20]
 8001436:	e00a      	b.n	800144e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001438:	f3af 8000 	nop.w
 800143c:	4601      	mov	r1, r0
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	1c5a      	adds	r2, r3, #1
 8001442:	60ba      	str	r2, [r7, #8]
 8001444:	b2ca      	uxtb	r2, r1
 8001446:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	3301      	adds	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	697a      	ldr	r2, [r7, #20]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	429a      	cmp	r2, r3
 8001454:	dbf0      	blt.n	8001438 <_read+0x12>
	}

return len;
 8001456:	687b      	ldr	r3, [r7, #4]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	return -1;
 8001468:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001476:	b480      	push	{r7}
 8001478:	b083      	sub	sp, #12
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001486:	605a      	str	r2, [r3, #4]
	return 0;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <_isatty>:

int _isatty(int file)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
	return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f002 fb4e 	bl	8003b90 <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20005000 	.word	0x20005000
 8001520:	00000400 	.word	0x00000400
 8001524:	200002fc 	.word	0x200002fc
 8001528:	20000318 	.word	0x20000318

0800152c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001538:	480c      	ldr	r0, [pc, #48]	; (800156c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800153a:	490d      	ldr	r1, [pc, #52]	; (8001570 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800153c:	4a0d      	ldr	r2, [pc, #52]	; (8001574 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001540:	e002      	b.n	8001548 <LoopCopyDataInit>

08001542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001546:	3304      	adds	r3, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800154c:	d3f9      	bcc.n	8001542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800154e:	4a0a      	ldr	r2, [pc, #40]	; (8001578 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001550:	4c0a      	ldr	r4, [pc, #40]	; (800157c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001554:	e001      	b.n	800155a <LoopFillZerobss>

08001556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001558:	3204      	adds	r2, #4

0800155a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800155c:	d3fb      	bcc.n	8001556 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800155e:	f7ff ffe5 	bl	800152c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001562:	f002 fb1b 	bl	8003b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001566:	f7ff fc7d 	bl	8000e64 <main>
  bx lr
 800156a:	4770      	bx	lr
  ldr r0, =_sdata
 800156c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001570:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001574:	08006ba4 	.word	0x08006ba4
  ldr r2, =_sbss
 8001578:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800157c:	20000314 	.word	0x20000314

08001580 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001580:	e7fe      	b.n	8001580 <ADC1_2_IRQHandler>
	...

08001584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001588:	4b08      	ldr	r3, [pc, #32]	; (80015ac <HAL_Init+0x28>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a07      	ldr	r2, [pc, #28]	; (80015ac <HAL_Init+0x28>)
 800158e:	f043 0310 	orr.w	r3, r3, #16
 8001592:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001594:	2003      	movs	r0, #3
 8001596:	f000 f8f5 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159a:	200f      	movs	r0, #15
 800159c:	f7ff fe72 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a0:	f7ff fdb4 	bl	800110c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40022000 	.word	0x40022000

080015b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <HAL_IncTick+0x1c>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <HAL_IncTick+0x20>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	4a03      	ldr	r2, [pc, #12]	; (80015d0 <HAL_IncTick+0x20>)
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	20000008 	.word	0x20000008
 80015d0:	20000300 	.word	0x20000300

080015d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return uwTick;
 80015d8:	4b02      	ldr	r3, [pc, #8]	; (80015e4 <HAL_GetTick+0x10>)
 80015da:	681b      	ldr	r3, [r3, #0]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	20000300 	.word	0x20000300

080015e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015f0:	f7ff fff0 	bl	80015d4 <HAL_GetTick>
 80015f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001600:	d005      	beq.n	800160e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001602:	4b0a      	ldr	r3, [pc, #40]	; (800162c <HAL_Delay+0x44>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	461a      	mov	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4413      	add	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800160e:	bf00      	nop
 8001610:	f7ff ffe0 	bl	80015d4 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	429a      	cmp	r2, r3
 800161e:	d8f7      	bhi.n	8001610 <HAL_Delay+0x28>
  {
  }
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000008 	.word	0x20000008

08001630 <__NVIC_SetPriorityGrouping>:
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800164c:	4013      	ands	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001662:	4a04      	ldr	r2, [pc, #16]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	60d3      	str	r3, [r2, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_GetPriorityGrouping>:
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <__NVIC_GetPriorityGrouping+0x18>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	f003 0307 	and.w	r3, r3, #7
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_EnableIRQ>:
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	db0b      	blt.n	80016be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	f003 021f 	and.w	r2, r3, #31
 80016ac:	4906      	ldr	r1, [pc, #24]	; (80016c8 <__NVIC_EnableIRQ+0x34>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	2001      	movs	r0, #1
 80016b6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr
 80016c8:	e000e100 	.word	0xe000e100

080016cc <__NVIC_SetPriority>:
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	6039      	str	r1, [r7, #0]
 80016d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	db0a      	blt.n	80016f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	490c      	ldr	r1, [pc, #48]	; (8001718 <__NVIC_SetPriority+0x4c>)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	0112      	lsls	r2, r2, #4
 80016ec:	b2d2      	uxtb	r2, r2
 80016ee:	440b      	add	r3, r1
 80016f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80016f4:	e00a      	b.n	800170c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	b2da      	uxtb	r2, r3
 80016fa:	4908      	ldr	r1, [pc, #32]	; (800171c <__NVIC_SetPriority+0x50>)
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	3b04      	subs	r3, #4
 8001704:	0112      	lsls	r2, r2, #4
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	440b      	add	r3, r1
 800170a:	761a      	strb	r2, [r3, #24]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <NVIC_EncodePriority>:
{
 8001720:	b480      	push	{r7}
 8001722:	b089      	sub	sp, #36	; 0x24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	f1c3 0307 	rsb	r3, r3, #7
 800173a:	2b04      	cmp	r3, #4
 800173c:	bf28      	it	cs
 800173e:	2304      	movcs	r3, #4
 8001740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	3304      	adds	r3, #4
 8001746:	2b06      	cmp	r3, #6
 8001748:	d902      	bls.n	8001750 <NVIC_EncodePriority+0x30>
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3b03      	subs	r3, #3
 800174e:	e000      	b.n	8001752 <NVIC_EncodePriority+0x32>
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001754:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43da      	mvns	r2, r3
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	401a      	ands	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001768:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	fa01 f303 	lsl.w	r3, r1, r3
 8001772:	43d9      	mvns	r1, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001778:	4313      	orrs	r3, r2
}
 800177a:	4618      	mov	r0, r3
 800177c:	3724      	adds	r7, #36	; 0x24
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff4f 	bl	8001630 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ac:	f7ff ff64 	bl	8001678 <__NVIC_GetPriorityGrouping>
 80017b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	6978      	ldr	r0, [r7, #20]
 80017b8:	f7ff ffb2 	bl	8001720 <NVIC_EncodePriority>
 80017bc:	4602      	mov	r2, r0
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff81 	bl	80016cc <__NVIC_SetPriority>
}
 80017ca:	bf00      	nop
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	4603      	mov	r3, r0
 80017da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff57 	bl	8001694 <__NVIC_EnableIRQ>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b08b      	sub	sp, #44	; 0x2c
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017fe:	2300      	movs	r3, #0
 8001800:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001802:	e169      	b.n	8001ad8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001804:	2201      	movs	r2, #1
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	69fa      	ldr	r2, [r7, #28]
 8001814:	4013      	ands	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	429a      	cmp	r2, r3
 800181e:	f040 8158 	bne.w	8001ad2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a9a      	ldr	r2, [pc, #616]	; (8001a90 <HAL_GPIO_Init+0x2a0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d05e      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 800182c:	4a98      	ldr	r2, [pc, #608]	; (8001a90 <HAL_GPIO_Init+0x2a0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d875      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001832:	4a98      	ldr	r2, [pc, #608]	; (8001a94 <HAL_GPIO_Init+0x2a4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d058      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001838:	4a96      	ldr	r2, [pc, #600]	; (8001a94 <HAL_GPIO_Init+0x2a4>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d86f      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800183e:	4a96      	ldr	r2, [pc, #600]	; (8001a98 <HAL_GPIO_Init+0x2a8>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d052      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001844:	4a94      	ldr	r2, [pc, #592]	; (8001a98 <HAL_GPIO_Init+0x2a8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d869      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800184a:	4a94      	ldr	r2, [pc, #592]	; (8001a9c <HAL_GPIO_Init+0x2ac>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d04c      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 8001850:	4a92      	ldr	r2, [pc, #584]	; (8001a9c <HAL_GPIO_Init+0x2ac>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d863      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001856:	4a92      	ldr	r2, [pc, #584]	; (8001aa0 <HAL_GPIO_Init+0x2b0>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d046      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
 800185c:	4a90      	ldr	r2, [pc, #576]	; (8001aa0 <HAL_GPIO_Init+0x2b0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d85d      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 8001862:	2b12      	cmp	r3, #18
 8001864:	d82a      	bhi.n	80018bc <HAL_GPIO_Init+0xcc>
 8001866:	2b12      	cmp	r3, #18
 8001868:	d859      	bhi.n	800191e <HAL_GPIO_Init+0x12e>
 800186a:	a201      	add	r2, pc, #4	; (adr r2, 8001870 <HAL_GPIO_Init+0x80>)
 800186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001870:	080018eb 	.word	0x080018eb
 8001874:	080018c5 	.word	0x080018c5
 8001878:	080018d7 	.word	0x080018d7
 800187c:	08001919 	.word	0x08001919
 8001880:	0800191f 	.word	0x0800191f
 8001884:	0800191f 	.word	0x0800191f
 8001888:	0800191f 	.word	0x0800191f
 800188c:	0800191f 	.word	0x0800191f
 8001890:	0800191f 	.word	0x0800191f
 8001894:	0800191f 	.word	0x0800191f
 8001898:	0800191f 	.word	0x0800191f
 800189c:	0800191f 	.word	0x0800191f
 80018a0:	0800191f 	.word	0x0800191f
 80018a4:	0800191f 	.word	0x0800191f
 80018a8:	0800191f 	.word	0x0800191f
 80018ac:	0800191f 	.word	0x0800191f
 80018b0:	0800191f 	.word	0x0800191f
 80018b4:	080018cd 	.word	0x080018cd
 80018b8:	080018e1 	.word	0x080018e1
 80018bc:	4a79      	ldr	r2, [pc, #484]	; (8001aa4 <HAL_GPIO_Init+0x2b4>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018c2:	e02c      	b.n	800191e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	623b      	str	r3, [r7, #32]
          break;
 80018ca:	e029      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	3304      	adds	r3, #4
 80018d2:	623b      	str	r3, [r7, #32]
          break;
 80018d4:	e024      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	3308      	adds	r3, #8
 80018dc:	623b      	str	r3, [r7, #32]
          break;
 80018de:	e01f      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	330c      	adds	r3, #12
 80018e6:	623b      	str	r3, [r7, #32]
          break;
 80018e8:	e01a      	b.n	8001920 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d102      	bne.n	80018f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018f2:	2304      	movs	r3, #4
 80018f4:	623b      	str	r3, [r7, #32]
          break;
 80018f6:	e013      	b.n	8001920 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d105      	bne.n	800190c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001900:	2308      	movs	r3, #8
 8001902:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	611a      	str	r2, [r3, #16]
          break;
 800190a:	e009      	b.n	8001920 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800190c:	2308      	movs	r3, #8
 800190e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69fa      	ldr	r2, [r7, #28]
 8001914:	615a      	str	r2, [r3, #20]
          break;
 8001916:	e003      	b.n	8001920 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
          break;
 800191c:	e000      	b.n	8001920 <HAL_GPIO_Init+0x130>
          break;
 800191e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	2bff      	cmp	r3, #255	; 0xff
 8001924:	d801      	bhi.n	800192a <HAL_GPIO_Init+0x13a>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	e001      	b.n	800192e <HAL_GPIO_Init+0x13e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3304      	adds	r3, #4
 800192e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	2bff      	cmp	r3, #255	; 0xff
 8001934:	d802      	bhi.n	800193c <HAL_GPIO_Init+0x14c>
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	e002      	b.n	8001942 <HAL_GPIO_Init+0x152>
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	3b08      	subs	r3, #8
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	210f      	movs	r1, #15
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	401a      	ands	r2, r3
 8001954:	6a39      	ldr	r1, [r7, #32]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	fa01 f303 	lsl.w	r3, r1, r3
 800195c:	431a      	orrs	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 80b1 	beq.w	8001ad2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001970:	4b4d      	ldr	r3, [pc, #308]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a4c      	ldr	r2, [pc, #304]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b4a      	ldr	r3, [pc, #296]	; (8001aa8 <HAL_GPIO_Init+0x2b8>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001988:	4a48      	ldr	r2, [pc, #288]	; (8001aac <HAL_GPIO_Init+0x2bc>)
 800198a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	3302      	adds	r3, #2
 8001990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001994:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	220f      	movs	r2, #15
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	4013      	ands	r3, r2
 80019aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a40      	ldr	r2, [pc, #256]	; (8001ab0 <HAL_GPIO_Init+0x2c0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d013      	beq.n	80019dc <HAL_GPIO_Init+0x1ec>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a3f      	ldr	r2, [pc, #252]	; (8001ab4 <HAL_GPIO_Init+0x2c4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d00d      	beq.n	80019d8 <HAL_GPIO_Init+0x1e8>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a3e      	ldr	r2, [pc, #248]	; (8001ab8 <HAL_GPIO_Init+0x2c8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d007      	beq.n	80019d4 <HAL_GPIO_Init+0x1e4>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a3d      	ldr	r2, [pc, #244]	; (8001abc <HAL_GPIO_Init+0x2cc>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d101      	bne.n	80019d0 <HAL_GPIO_Init+0x1e0>
 80019cc:	2303      	movs	r3, #3
 80019ce:	e006      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d0:	2304      	movs	r3, #4
 80019d2:	e004      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e002      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019d8:	2301      	movs	r3, #1
 80019da:	e000      	b.n	80019de <HAL_GPIO_Init+0x1ee>
 80019dc:	2300      	movs	r3, #0
 80019de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e0:	f002 0203 	and.w	r2, r2, #3
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	4093      	lsls	r3, r2
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ee:	492f      	ldr	r1, [pc, #188]	; (8001aac <HAL_GPIO_Init+0x2bc>)
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	089b      	lsrs	r3, r3, #2
 80019f4:	3302      	adds	r3, #2
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a08:	4b2d      	ldr	r3, [pc, #180]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	492c      	ldr	r1, [pc, #176]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
 8001a14:	e006      	b.n	8001a24 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a16:	4b2a      	ldr	r3, [pc, #168]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	4928      	ldr	r1, [pc, #160]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a30:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	4922      	ldr	r1, [pc, #136]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a3e:	4b20      	ldr	r3, [pc, #128]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	491e      	ldr	r1, [pc, #120]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d006      	beq.n	8001a66 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	4918      	ldr	r1, [pc, #96]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	608b      	str	r3, [r1, #8]
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	4914      	ldr	r1, [pc, #80]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d021      	beq.n	8001ac4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	490e      	ldr	r1, [pc, #56]	; (8001ac0 <HAL_GPIO_Init+0x2d0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	60cb      	str	r3, [r1, #12]
 8001a8c:	e021      	b.n	8001ad2 <HAL_GPIO_Init+0x2e2>
 8001a8e:	bf00      	nop
 8001a90:	10320000 	.word	0x10320000
 8001a94:	10310000 	.word	0x10310000
 8001a98:	10220000 	.word	0x10220000
 8001a9c:	10210000 	.word	0x10210000
 8001aa0:	10120000 	.word	0x10120000
 8001aa4:	10110000 	.word	0x10110000
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40010000 	.word	0x40010000
 8001ab0:	40010800 	.word	0x40010800
 8001ab4:	40010c00 	.word	0x40010c00
 8001ab8:	40011000 	.word	0x40011000
 8001abc:	40011400 	.word	0x40011400
 8001ac0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_GPIO_Init+0x304>)
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	4909      	ldr	r1, [pc, #36]	; (8001af4 <HAL_GPIO_Init+0x304>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f47f ae8e 	bne.w	8001804 <HAL_GPIO_Init+0x14>
  }
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	372c      	adds	r7, #44	; 0x2c
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	40010400 	.word	0x40010400

08001af8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e12b      	b.n	8001d62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d106      	bne.n	8001b24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff fb26 	bl	8001170 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2224      	movs	r2, #36	; 0x24
 8001b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b4a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b5a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b5c:	f001 fba0 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8001b60:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4a81      	ldr	r2, [pc, #516]	; (8001d6c <HAL_I2C_Init+0x274>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d807      	bhi.n	8001b7c <HAL_I2C_Init+0x84>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4a80      	ldr	r2, [pc, #512]	; (8001d70 <HAL_I2C_Init+0x278>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	bf94      	ite	ls
 8001b74:	2301      	movls	r3, #1
 8001b76:	2300      	movhi	r3, #0
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	e006      	b.n	8001b8a <HAL_I2C_Init+0x92>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4a7d      	ldr	r2, [pc, #500]	; (8001d74 <HAL_I2C_Init+0x27c>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	bf94      	ite	ls
 8001b84:	2301      	movls	r3, #1
 8001b86:	2300      	movhi	r3, #0
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e0e7      	b.n	8001d62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4a78      	ldr	r2, [pc, #480]	; (8001d78 <HAL_I2C_Init+0x280>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	0c9b      	lsrs	r3, r3, #18
 8001b9c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	68ba      	ldr	r2, [r7, #8]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4a6a      	ldr	r2, [pc, #424]	; (8001d6c <HAL_I2C_Init+0x274>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d802      	bhi.n	8001bcc <HAL_I2C_Init+0xd4>
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	e009      	b.n	8001be0 <HAL_I2C_Init+0xe8>
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001bd2:	fb02 f303 	mul.w	r3, r2, r3
 8001bd6:	4a69      	ldr	r2, [pc, #420]	; (8001d7c <HAL_I2C_Init+0x284>)
 8001bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bdc:	099b      	lsrs	r3, r3, #6
 8001bde:	3301      	adds	r3, #1
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	430b      	orrs	r3, r1
 8001be6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001bf2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	495c      	ldr	r1, [pc, #368]	; (8001d6c <HAL_I2C_Init+0x274>)
 8001bfc:	428b      	cmp	r3, r1
 8001bfe:	d819      	bhi.n	8001c34 <HAL_I2C_Init+0x13c>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	1e59      	subs	r1, r3, #1
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c0e:	1c59      	adds	r1, r3, #1
 8001c10:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001c14:	400b      	ands	r3, r1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00a      	beq.n	8001c30 <HAL_I2C_Init+0x138>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	1e59      	subs	r1, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c28:	3301      	adds	r3, #1
 8001c2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c2e:	e051      	b.n	8001cd4 <HAL_I2C_Init+0x1dc>
 8001c30:	2304      	movs	r3, #4
 8001c32:	e04f      	b.n	8001cd4 <HAL_I2C_Init+0x1dc>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d111      	bne.n	8001c60 <HAL_I2C_Init+0x168>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1e58      	subs	r0, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6859      	ldr	r1, [r3, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	440b      	add	r3, r1
 8001c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c4e:	3301      	adds	r3, #1
 8001c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	bf0c      	ite	eq
 8001c58:	2301      	moveq	r3, #1
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	e012      	b.n	8001c86 <HAL_I2C_Init+0x18e>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	1e58      	subs	r0, r3, #1
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6859      	ldr	r1, [r3, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	0099      	lsls	r1, r3, #2
 8001c70:	440b      	add	r3, r1
 8001c72:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c76:	3301      	adds	r3, #1
 8001c78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf0c      	ite	eq
 8001c80:	2301      	moveq	r3, #1
 8001c82:	2300      	movne	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_I2C_Init+0x196>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e022      	b.n	8001cd4 <HAL_I2C_Init+0x1dc>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d10e      	bne.n	8001cb4 <HAL_I2C_Init+0x1bc>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	1e58      	subs	r0, r3, #1
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6859      	ldr	r1, [r3, #4]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	440b      	add	r3, r1
 8001ca4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ca8:	3301      	adds	r3, #1
 8001caa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cb2:	e00f      	b.n	8001cd4 <HAL_I2C_Init+0x1dc>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1e58      	subs	r0, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6859      	ldr	r1, [r3, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	0099      	lsls	r1, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cca:	3301      	adds	r3, #1
 8001ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	6809      	ldr	r1, [r1, #0]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001d02:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	6911      	ldr	r1, [r2, #16]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	68d2      	ldr	r2, [r2, #12]
 8001d0e:	4311      	orrs	r1, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	430b      	orrs	r3, r1
 8001d16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695a      	ldr	r2, [r3, #20]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f042 0201 	orr.w	r2, r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	000186a0 	.word	0x000186a0
 8001d70:	001e847f 	.word	0x001e847f
 8001d74:	003d08ff 	.word	0x003d08ff
 8001d78:	431bde83 	.word	0x431bde83
 8001d7c:	10624dd3 	.word	0x10624dd3

08001d80 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4608      	mov	r0, r1
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4603      	mov	r3, r0
 8001d90:	817b      	strh	r3, [r7, #10]
 8001d92:	460b      	mov	r3, r1
 8001d94:	813b      	strh	r3, [r7, #8]
 8001d96:	4613      	mov	r3, r2
 8001d98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d9a:	f7ff fc1b 	bl	80015d4 <HAL_GetTick>
 8001d9e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b20      	cmp	r3, #32
 8001daa:	f040 80d9 	bne.w	8001f60 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2319      	movs	r3, #25
 8001db4:	2201      	movs	r2, #1
 8001db6:	496d      	ldr	r1, [pc, #436]	; (8001f6c <HAL_I2C_Mem_Write+0x1ec>)
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 fcc1 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e0cc      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d101      	bne.n	8001dd6 <HAL_I2C_Mem_Write+0x56>
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	e0c5      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d007      	beq.n	8001dfc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2221      	movs	r2, #33	; 0x21
 8001e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2240      	movs	r2, #64	; 0x40
 8001e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6a3a      	ldr	r2, [r7, #32]
 8001e26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4a4d      	ldr	r2, [pc, #308]	; (8001f70 <HAL_I2C_Mem_Write+0x1f0>)
 8001e3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e3e:	88f8      	ldrh	r0, [r7, #6]
 8001e40:	893a      	ldrh	r2, [r7, #8]
 8001e42:	8979      	ldrh	r1, [r7, #10]
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	9301      	str	r3, [sp, #4]
 8001e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 faf8 	bl	8002444 <I2C_RequestMemoryWrite>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d052      	beq.n	8001f00 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e081      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f000 fd42 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00d      	beq.n	8001e8a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	d107      	bne.n	8001e86 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e84:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e06b      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	781a      	ldrb	r2, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b04      	cmp	r3, #4
 8001ec6:	d11b      	bne.n	8001f00 <HAL_I2C_Mem_Write+0x180>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d017      	beq.n	8001f00 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed4:	781a      	ldrb	r2, [r3, #0]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1aa      	bne.n	8001e5e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	f000 fd2e 	bl	800296e <I2C_WaitOnBTFFlagUntilTimeout>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00d      	beq.n	8001f34 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	d107      	bne.n	8001f30 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f2e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e016      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2220      	movs	r2, #32
 8001f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	e000      	b.n	8001f62 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001f60:	2302      	movs	r3, #2
  }
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	00100002 	.word	0x00100002
 8001f70:	ffff0000 	.word	0xffff0000

08001f74 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08c      	sub	sp, #48	; 0x30
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	4608      	mov	r0, r1
 8001f7e:	4611      	mov	r1, r2
 8001f80:	461a      	mov	r2, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	817b      	strh	r3, [r7, #10]
 8001f86:	460b      	mov	r3, r1
 8001f88:	813b      	strh	r3, [r7, #8]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f92:	f7ff fb1f 	bl	80015d4 <HAL_GetTick>
 8001f96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b20      	cmp	r3, #32
 8001fa2:	f040 8244 	bne.w	800242e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2319      	movs	r3, #25
 8001fac:	2201      	movs	r2, #1
 8001fae:	4982      	ldr	r1, [pc, #520]	; (80021b8 <HAL_I2C_Mem_Read+0x244>)
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f000 fbc5 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e237      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d101      	bne.n	8001fce <HAL_I2C_Mem_Read+0x5a>
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e230      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d007      	beq.n	8001ff4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002002:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2222      	movs	r2, #34	; 0x22
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2240      	movs	r2, #64	; 0x40
 8002010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800201e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002024:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800202a:	b29a      	uxth	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4a62      	ldr	r2, [pc, #392]	; (80021bc <HAL_I2C_Mem_Read+0x248>)
 8002034:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002036:	88f8      	ldrh	r0, [r7, #6]
 8002038:	893a      	ldrh	r2, [r7, #8]
 800203a:	8979      	ldrh	r1, [r7, #10]
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	4603      	mov	r3, r0
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 fa92 	bl	8002570 <I2C_RequestMemoryRead>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e1ec      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205a:	2b00      	cmp	r3, #0
 800205c:	d113      	bne.n	8002086 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800205e:	2300      	movs	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	61fb      	str	r3, [r7, #28]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	61fb      	str	r3, [r7, #28]
 8002072:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	e1c0      	b.n	8002408 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208a:	2b01      	cmp	r3, #1
 800208c:	d11e      	bne.n	80020cc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800209c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800209e:	b672      	cpsid	i
}
 80020a0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	61bb      	str	r3, [r7, #24]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80020c8:	b662      	cpsie	i
}
 80020ca:	e035      	b.n	8002138 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d11e      	bne.n	8002112 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80020e4:	b672      	cpsid	i
}
 80020e6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800210c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800210e:	b662      	cpsie	i
}
 8002110:	e012      	b.n	8002138 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002120:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695b      	ldr	r3, [r3, #20]
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002138:	e166      	b.n	8002408 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213e:	2b03      	cmp	r3, #3
 8002140:	f200 811f 	bhi.w	8002382 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002148:	2b01      	cmp	r3, #1
 800214a:	d123      	bne.n	8002194 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800214c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800214e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f000 fc4d 	bl	80029f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e167      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	691a      	ldr	r2, [r3, #16]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002172:	1c5a      	adds	r2, r3, #1
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217c:	3b01      	subs	r3, #1
 800217e:	b29a      	uxth	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002188:	b29b      	uxth	r3, r3
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002192:	e139      	b.n	8002408 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002198:	2b02      	cmp	r3, #2
 800219a:	d152      	bne.n	8002242 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800219c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a2:	2200      	movs	r2, #0
 80021a4:	4906      	ldr	r1, [pc, #24]	; (80021c0 <HAL_I2C_Mem_Read+0x24c>)
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 faca 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d008      	beq.n	80021c4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e13c      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
 80021b6:	bf00      	nop
 80021b8:	00100002 	.word	0x00100002
 80021bc:	ffff0000 	.word	0xffff0000
 80021c0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80021c4:	b672      	cpsid	i
}
 80021c6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002200:	b29b      	uxth	r3, r3
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800220a:	b662      	cpsie	i
}
 800220c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222a:	3b01      	subs	r3, #1
 800222c:	b29a      	uxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002236:	b29b      	uxth	r3, r3
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002240:	e0e2      	b.n	8002408 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002248:	2200      	movs	r2, #0
 800224a:	497b      	ldr	r1, [pc, #492]	; (8002438 <HAL_I2C_Mem_Read+0x4c4>)
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 fa77 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0e9      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800226a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800226c:	b672      	cpsid	i
}
 800226e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002298:	b29b      	uxth	r3, r3
 800229a:	3b01      	subs	r3, #1
 800229c:	b29a      	uxth	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80022a2:	4b66      	ldr	r3, [pc, #408]	; (800243c <HAL_I2C_Mem_Read+0x4c8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	08db      	lsrs	r3, r3, #3
 80022a8:	4a65      	ldr	r2, [pc, #404]	; (8002440 <HAL_I2C_Mem_Read+0x4cc>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	0a1a      	lsrs	r2, r3, #8
 80022b0:	4613      	mov	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	00da      	lsls	r2, r3, #3
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	3b01      	subs	r3, #1
 80022c0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d118      	bne.n	80022fa <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2220      	movs	r2, #32
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f043 0220 	orr.w	r2, r3, #32
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80022ea:	b662      	cpsie	i
}
 80022ec:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e09a      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b04      	cmp	r3, #4
 8002306:	d1d9      	bne.n	80022bc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002316:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232a:	1c5a      	adds	r2, r3, #1
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002334:	3b01      	subs	r3, #1
 8002336:	b29a      	uxth	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002340:	b29b      	uxth	r3, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	b29a      	uxth	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800234a:	b662      	cpsie	i
}
 800234c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002380:	e042      	b.n	8002408 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002384:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 fb32 	bl	80029f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e04c      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b2:	3b01      	subs	r3, #1
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023be:	b29b      	uxth	r3, r3
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d118      	bne.n	8002408 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	691a      	ldr	r2, [r3, #16]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fe:	b29b      	uxth	r3, r3
 8002400:	3b01      	subs	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800240c:	2b00      	cmp	r3, #0
 800240e:	f47f ae94 	bne.w	800213a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2220      	movs	r2, #32
 8002416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	e000      	b.n	8002430 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800242e:	2302      	movs	r3, #2
  }
}
 8002430:	4618      	mov	r0, r3
 8002432:	3728      	adds	r7, #40	; 0x28
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	00010004 	.word	0x00010004
 800243c:	20000000 	.word	0x20000000
 8002440:	14f8b589 	.word	0x14f8b589

08002444 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af02      	add	r7, sp, #8
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	4608      	mov	r0, r1
 800244e:	4611      	mov	r1, r2
 8002450:	461a      	mov	r2, r3
 8002452:	4603      	mov	r3, r0
 8002454:	817b      	strh	r3, [r7, #10]
 8002456:	460b      	mov	r3, r1
 8002458:	813b      	strh	r3, [r7, #8]
 800245a:	4613      	mov	r3, r2
 800245c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800246c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	2200      	movs	r2, #0
 8002476:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f000 f960 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00d      	beq.n	80024a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002490:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002494:	d103      	bne.n	800249e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f44f 7200 	mov.w	r2, #512	; 0x200
 800249c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e05f      	b.n	8002562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024a2:	897b      	ldrh	r3, [r7, #10]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	461a      	mov	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80024b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b4:	6a3a      	ldr	r2, [r7, #32]
 80024b6:	492d      	ldr	r1, [pc, #180]	; (800256c <I2C_RequestMemoryWrite+0x128>)
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f998 	bl	80027ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e04c      	b.n	8002562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	617b      	str	r3, [r7, #20]
 80024dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e0:	6a39      	ldr	r1, [r7, #32]
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 fa02 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00d      	beq.n	800250a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d107      	bne.n	8002506 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002504:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e02b      	b.n	8002562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d105      	bne.n	800251c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002510:	893b      	ldrh	r3, [r7, #8]
 8002512:	b2da      	uxtb	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	611a      	str	r2, [r3, #16]
 800251a:	e021      	b.n	8002560 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800251c:	893b      	ldrh	r3, [r7, #8]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	b29b      	uxth	r3, r3
 8002522:	b2da      	uxtb	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800252a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800252c:	6a39      	ldr	r1, [r7, #32]
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 f9dc 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00d      	beq.n	8002556 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	2b04      	cmp	r3, #4
 8002540:	d107      	bne.n	8002552 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002550:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e005      	b.n	8002562 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002556:	893b      	ldrh	r3, [r7, #8]
 8002558:	b2da      	uxtb	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	00010002 	.word	0x00010002

08002570 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b088      	sub	sp, #32
 8002574:	af02      	add	r7, sp, #8
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	4608      	mov	r0, r1
 800257a:	4611      	mov	r1, r2
 800257c:	461a      	mov	r2, r3
 800257e:	4603      	mov	r3, r0
 8002580:	817b      	strh	r3, [r7, #10]
 8002582:	460b      	mov	r3, r1
 8002584:	813b      	strh	r3, [r7, #8]
 8002586:	4613      	mov	r3, r2
 8002588:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002598:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	6a3b      	ldr	r3, [r7, #32]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f8c2 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00d      	beq.n	80025de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025d0:	d103      	bne.n	80025da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e0aa      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025de:	897b      	ldrh	r3, [r7, #10]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	461a      	mov	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	6a3a      	ldr	r2, [r7, #32]
 80025f2:	4952      	ldr	r1, [pc, #328]	; (800273c <I2C_RequestMemoryRead+0x1cc>)
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	f000 f8fa 	bl	80027ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e097      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800261a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800261c:	6a39      	ldr	r1, [r7, #32]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f964 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00d      	beq.n	8002646 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	2b04      	cmp	r3, #4
 8002630:	d107      	bne.n	8002642 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002640:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e076      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d105      	bne.n	8002658 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800264c:	893b      	ldrh	r3, [r7, #8]
 800264e:	b2da      	uxtb	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	611a      	str	r2, [r3, #16]
 8002656:	e021      	b.n	800269c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002658:	893b      	ldrh	r3, [r7, #8]
 800265a:	0a1b      	lsrs	r3, r3, #8
 800265c:	b29b      	uxth	r3, r3
 800265e:	b2da      	uxtb	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002668:	6a39      	ldr	r1, [r7, #32]
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 f93e 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00d      	beq.n	8002692 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	2b04      	cmp	r3, #4
 800267c:	d107      	bne.n	800268e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800268c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e050      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002692:	893b      	ldrh	r3, [r7, #8]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800269c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800269e:	6a39      	ldr	r1, [r7, #32]
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f923 	bl	80028ec <I2C_WaitOnTXEFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00d      	beq.n	80026c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d107      	bne.n	80026c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e035      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	6a3b      	ldr	r3, [r7, #32]
 80026de:	2200      	movs	r2, #0
 80026e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 f82b 	bl	8002740 <I2C_WaitOnFlagUntilTimeout>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00d      	beq.n	800270c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026fe:	d103      	bne.n	8002708 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002706:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e013      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800270c:	897b      	ldrh	r3, [r7, #10]
 800270e:	b2db      	uxtb	r3, r3
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	b2da      	uxtb	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271e:	6a3a      	ldr	r2, [r7, #32]
 8002720:	4906      	ldr	r1, [pc, #24]	; (800273c <I2C_RequestMemoryRead+0x1cc>)
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 f863 	bl	80027ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	00010002 	.word	0x00010002

08002740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	4613      	mov	r3, r2
 800274e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002750:	e025      	b.n	800279e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002758:	d021      	beq.n	800279e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800275a:	f7fe ff3b 	bl	80015d4 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d302      	bcc.n	8002770 <I2C_WaitOnFlagUntilTimeout+0x30>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d116      	bne.n	800279e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2220      	movs	r2, #32
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f043 0220 	orr.w	r2, r3, #32
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e023      	b.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	0c1b      	lsrs	r3, r3, #16
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d10d      	bne.n	80027c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	43da      	mvns	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4013      	ands	r3, r2
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	bf0c      	ite	eq
 80027ba:	2301      	moveq	r3, #1
 80027bc:	2300      	movne	r3, #0
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	461a      	mov	r2, r3
 80027c2:	e00c      	b.n	80027de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	43da      	mvns	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4013      	ands	r3, r2
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	bf0c      	ite	eq
 80027d6:	2301      	moveq	r3, #1
 80027d8:	2300      	movne	r3, #0
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	461a      	mov	r2, r3
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d0b6      	beq.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b084      	sub	sp, #16
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
 80027fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027fc:	e051      	b.n	80028a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280c:	d123      	bne.n	8002856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800281c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002826:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2220      	movs	r2, #32
 8002832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	f043 0204 	orr.w	r2, r3, #4
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e046      	b.n	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800285c:	d021      	beq.n	80028a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800285e:	f7fe feb9 	bl	80015d4 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	429a      	cmp	r2, r3
 800286c:	d302      	bcc.n	8002874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d116      	bne.n	80028a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2220      	movs	r2, #32
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f043 0220 	orr.w	r2, r3, #32
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e020      	b.n	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	0c1b      	lsrs	r3, r3, #16
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d10c      	bne.n	80028c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	43da      	mvns	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	4013      	ands	r3, r2
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	bf14      	ite	ne
 80028be:	2301      	movne	r3, #1
 80028c0:	2300      	moveq	r3, #0
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	e00b      	b.n	80028de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	43da      	mvns	r2, r3
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	4013      	ands	r3, r2
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf14      	ite	ne
 80028d8:	2301      	movne	r3, #1
 80028da:	2300      	moveq	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d18d      	bne.n	80027fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028f8:	e02d      	b.n	8002956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f8ce 	bl	8002a9c <I2C_IsAcknowledgeFailed>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e02d      	b.n	8002966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002910:	d021      	beq.n	8002956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002912:	f7fe fe5f 	bl	80015d4 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	429a      	cmp	r2, r3
 8002920:	d302      	bcc.n	8002928 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d116      	bne.n	8002956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f043 0220 	orr.w	r2, r3, #32
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e007      	b.n	8002966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002960:	2b80      	cmp	r3, #128	; 0x80
 8002962:	d1ca      	bne.n	80028fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b084      	sub	sp, #16
 8002972:	af00      	add	r7, sp, #0
 8002974:	60f8      	str	r0, [r7, #12]
 8002976:	60b9      	str	r1, [r7, #8]
 8002978:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800297a:	e02d      	b.n	80029d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 f88d 	bl	8002a9c <I2C_IsAcknowledgeFailed>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e02d      	b.n	80029e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002992:	d021      	beq.n	80029d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002994:	f7fe fe1e 	bl	80015d4 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d302      	bcc.n	80029aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d116      	bne.n	80029d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f043 0220 	orr.w	r2, r3, #32
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e007      	b.n	80029e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	f003 0304 	and.w	r3, r3, #4
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d1ca      	bne.n	800297c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029fc:	e042      	b.n	8002a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b10      	cmp	r3, #16
 8002a0a:	d119      	bne.n	8002a40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0210 	mvn.w	r2, #16
 8002a14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e029      	b.n	8002a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a40:	f7fe fdc8 	bl	80015d4 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d302      	bcc.n	8002a56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d116      	bne.n	8002a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2220      	movs	r2, #32
 8002a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f043 0220 	orr.w	r2, r3, #32
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e007      	b.n	8002a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a8e:	2b40      	cmp	r3, #64	; 0x40
 8002a90:	d1b5      	bne.n	80029fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab2:	d11b      	bne.n	8002aec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002abc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad8:	f043 0204 	orr.w	r2, r3, #4
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e272      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 8087 	beq.w	8002c26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b18:	4b92      	ldr	r3, [pc, #584]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 030c 	and.w	r3, r3, #12
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d00c      	beq.n	8002b3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b24:	4b8f      	ldr	r3, [pc, #572]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d112      	bne.n	8002b56 <HAL_RCC_OscConfig+0x5e>
 8002b30:	4b8c      	ldr	r3, [pc, #560]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b3c:	d10b      	bne.n	8002b56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3e:	4b89      	ldr	r3, [pc, #548]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d06c      	beq.n	8002c24 <HAL_RCC_OscConfig+0x12c>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d168      	bne.n	8002c24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e24c      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b5e:	d106      	bne.n	8002b6e <HAL_RCC_OscConfig+0x76>
 8002b60:	4b80      	ldr	r3, [pc, #512]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a7f      	ldr	r2, [pc, #508]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	e02e      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10c      	bne.n	8002b90 <HAL_RCC_OscConfig+0x98>
 8002b76:	4b7b      	ldr	r3, [pc, #492]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a7a      	ldr	r2, [pc, #488]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	4b78      	ldr	r3, [pc, #480]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a77      	ldr	r2, [pc, #476]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	e01d      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b98:	d10c      	bne.n	8002bb4 <HAL_RCC_OscConfig+0xbc>
 8002b9a:	4b72      	ldr	r3, [pc, #456]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a71      	ldr	r2, [pc, #452]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	4b6f      	ldr	r3, [pc, #444]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a6e      	ldr	r2, [pc, #440]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	e00b      	b.n	8002bcc <HAL_RCC_OscConfig+0xd4>
 8002bb4:	4b6b      	ldr	r3, [pc, #428]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a6a      	ldr	r2, [pc, #424]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bbe:	6013      	str	r3, [r2, #0]
 8002bc0:	4b68      	ldr	r3, [pc, #416]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a67      	ldr	r2, [pc, #412]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d013      	beq.n	8002bfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fcfe 	bl	80015d4 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bdc:	f7fe fcfa 	bl	80015d4 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b64      	cmp	r3, #100	; 0x64
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e200      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bee:	4b5d      	ldr	r3, [pc, #372]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f0      	beq.n	8002bdc <HAL_RCC_OscConfig+0xe4>
 8002bfa:	e014      	b.n	8002c26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfc:	f7fe fcea 	bl	80015d4 <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c04:	f7fe fce6 	bl	80015d4 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b64      	cmp	r3, #100	; 0x64
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e1ec      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c16:	4b53      	ldr	r3, [pc, #332]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f0      	bne.n	8002c04 <HAL_RCC_OscConfig+0x10c>
 8002c22:	e000      	b.n	8002c26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d063      	beq.n	8002cfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c32:	4b4c      	ldr	r3, [pc, #304]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c3e:	4b49      	ldr	r3, [pc, #292]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d11c      	bne.n	8002c84 <HAL_RCC_OscConfig+0x18c>
 8002c4a:	4b46      	ldr	r3, [pc, #280]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d116      	bne.n	8002c84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c56:	4b43      	ldr	r3, [pc, #268]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d005      	beq.n	8002c6e <HAL_RCC_OscConfig+0x176>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d001      	beq.n	8002c6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e1c0      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6e:	4b3d      	ldr	r3, [pc, #244]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	4939      	ldr	r1, [pc, #228]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c82:	e03a      	b.n	8002cfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d020      	beq.n	8002cce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c8c:	4b36      	ldr	r3, [pc, #216]	; (8002d68 <HAL_RCC_OscConfig+0x270>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c92:	f7fe fc9f 	bl	80015d4 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9a:	f7fe fc9b 	bl	80015d4 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e1a1      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cac:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	4927      	ldr	r1, [pc, #156]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	600b      	str	r3, [r1, #0]
 8002ccc:	e015      	b.n	8002cfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cce:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <HAL_RCC_OscConfig+0x270>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd4:	f7fe fc7e 	bl	80015d4 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cdc:	f7fe fc7a 	bl	80015d4 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e180      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cee:	4b1d      	ldr	r3, [pc, #116]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f0      	bne.n	8002cdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d03a      	beq.n	8002d7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d019      	beq.n	8002d42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d0e:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d14:	f7fe fc5e 	bl	80015d4 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1c:	f7fe fc5a 	bl	80015d4 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e160      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2e:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d3a:	2001      	movs	r0, #1
 8002d3c:	f000 fb08 	bl	8003350 <RCC_Delay>
 8002d40:	e01c      	b.n	8002d7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d48:	f7fe fc44 	bl	80015d4 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d4e:	e00f      	b.n	8002d70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d50:	f7fe fc40 	bl	80015d4 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d908      	bls.n	8002d70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e146      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000
 8002d68:	42420000 	.word	0x42420000
 8002d6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d70:	4b92      	ldr	r3, [pc, #584]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1e9      	bne.n	8002d50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f000 80a6 	beq.w	8002ed6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d8e:	4b8b      	ldr	r3, [pc, #556]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10d      	bne.n	8002db6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d9a:	4b88      	ldr	r3, [pc, #544]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	4a87      	ldr	r2, [pc, #540]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da4:	61d3      	str	r3, [r2, #28]
 8002da6:	4b85      	ldr	r3, [pc, #532]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002db2:	2301      	movs	r3, #1
 8002db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db6:	4b82      	ldr	r3, [pc, #520]	; (8002fc0 <HAL_RCC_OscConfig+0x4c8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d118      	bne.n	8002df4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc2:	4b7f      	ldr	r3, [pc, #508]	; (8002fc0 <HAL_RCC_OscConfig+0x4c8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a7e      	ldr	r2, [pc, #504]	; (8002fc0 <HAL_RCC_OscConfig+0x4c8>)
 8002dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dce:	f7fe fc01 	bl	80015d4 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd6:	f7fe fbfd 	bl	80015d4 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b64      	cmp	r3, #100	; 0x64
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e103      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	4b75      	ldr	r3, [pc, #468]	; (8002fc0 <HAL_RCC_OscConfig+0x4c8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0f0      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x312>
 8002dfc:	4b6f      	ldr	r3, [pc, #444]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	4a6e      	ldr	r2, [pc, #440]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6213      	str	r3, [r2, #32]
 8002e08:	e02d      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x334>
 8002e12:	4b6a      	ldr	r3, [pc, #424]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4a69      	ldr	r2, [pc, #420]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6213      	str	r3, [r2, #32]
 8002e1e:	4b67      	ldr	r3, [pc, #412]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a66      	ldr	r2, [pc, #408]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6213      	str	r3, [r2, #32]
 8002e2a:	e01c      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d10c      	bne.n	8002e4e <HAL_RCC_OscConfig+0x356>
 8002e34:	4b61      	ldr	r3, [pc, #388]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	4a60      	ldr	r2, [pc, #384]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	6213      	str	r3, [r2, #32]
 8002e40:	4b5e      	ldr	r3, [pc, #376]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	4a5d      	ldr	r2, [pc, #372]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6213      	str	r3, [r2, #32]
 8002e4c:	e00b      	b.n	8002e66 <HAL_RCC_OscConfig+0x36e>
 8002e4e:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4a5a      	ldr	r2, [pc, #360]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6213      	str	r3, [r2, #32]
 8002e5a:	4b58      	ldr	r3, [pc, #352]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	4a57      	ldr	r2, [pc, #348]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	f023 0304 	bic.w	r3, r3, #4
 8002e64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d015      	beq.n	8002e9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6e:	f7fe fbb1 	bl	80015d4 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e76:	f7fe fbad 	bl	80015d4 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e0b1      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e8c:	4b4b      	ldr	r3, [pc, #300]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ee      	beq.n	8002e76 <HAL_RCC_OscConfig+0x37e>
 8002e98:	e014      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9a:	f7fe fb9b 	bl	80015d4 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fe fb97 	bl	80015d4 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e09b      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb8:	4b40      	ldr	r3, [pc, #256]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1ee      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ec4:	7dfb      	ldrb	r3, [r7, #23]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d105      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eca:	4b3c      	ldr	r3, [pc, #240]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	4a3b      	ldr	r2, [pc, #236]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ed4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8087 	beq.w	8002fee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee0:	4b36      	ldr	r3, [pc, #216]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d061      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d146      	bne.n	8002f82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef4:	4b33      	ldr	r3, [pc, #204]	; (8002fc4 <HAL_RCC_OscConfig+0x4cc>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efa:	f7fe fb6b 	bl	80015d4 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f02:	f7fe fb67 	bl	80015d4 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e06d      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f14:	4b29      	ldr	r3, [pc, #164]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1f0      	bne.n	8002f02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f28:	d108      	bne.n	8002f3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f2a:	4b24      	ldr	r3, [pc, #144]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	4921      	ldr	r1, [pc, #132]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f3c:	4b1f      	ldr	r3, [pc, #124]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a19      	ldr	r1, [r3, #32]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	491b      	ldr	r1, [pc, #108]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <HAL_RCC_OscConfig+0x4cc>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fb3b 	bl	80015d4 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fe fb37 	bl	80015d4 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e03d      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f74:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0x46a>
 8002f80:	e035      	b.n	8002fee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_RCC_OscConfig+0x4cc>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f88:	f7fe fb24 	bl	80015d4 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f90:	f7fe fb20 	bl	80015d4 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e026      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa2:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0x498>
 8002fae:	e01e      	b.n	8002fee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d107      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e019      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40007000 	.word	0x40007000
 8002fc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <HAL_RCC_OscConfig+0x500>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d106      	bne.n	8002fea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d001      	beq.n	8002fee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40021000 	.word	0x40021000

08002ffc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0d0      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003010:	4b6a      	ldr	r3, [pc, #424]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d910      	bls.n	8003040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4b67      	ldr	r3, [pc, #412]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f023 0207 	bic.w	r2, r3, #7
 8003026:	4965      	ldr	r1, [pc, #404]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302e:	4b63      	ldr	r3, [pc, #396]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d001      	beq.n	8003040 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0b8      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d020      	beq.n	800308e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003058:	4b59      	ldr	r3, [pc, #356]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4a58      	ldr	r2, [pc, #352]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003062:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003070:	4b53      	ldr	r3, [pc, #332]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	4a52      	ldr	r2, [pc, #328]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003076:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800307a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800307c:	4b50      	ldr	r3, [pc, #320]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	494d      	ldr	r1, [pc, #308]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	4313      	orrs	r3, r2
 800308c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d040      	beq.n	800311c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d107      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a2:	4b47      	ldr	r3, [pc, #284]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d115      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e07f      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d107      	bne.n	80030ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ba:	4b41      	ldr	r3, [pc, #260]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d109      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e073      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ca:	4b3d      	ldr	r3, [pc, #244]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e06b      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030da:	4b39      	ldr	r3, [pc, #228]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f023 0203 	bic.w	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	4936      	ldr	r1, [pc, #216]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030ec:	f7fe fa72 	bl	80015d4 <HAL_GetTick>
 80030f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	e00a      	b.n	800310a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f4:	f7fe fa6e 	bl	80015d4 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003102:	4293      	cmp	r3, r2
 8003104:	d901      	bls.n	800310a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e053      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310a:	4b2d      	ldr	r3, [pc, #180]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f003 020c 	and.w	r2, r3, #12
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	429a      	cmp	r2, r3
 800311a:	d1eb      	bne.n	80030f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800311c:	4b27      	ldr	r3, [pc, #156]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	429a      	cmp	r2, r3
 8003128:	d210      	bcs.n	800314c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312a:	4b24      	ldr	r3, [pc, #144]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 0207 	bic.w	r2, r3, #7
 8003132:	4922      	ldr	r1, [pc, #136]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	4313      	orrs	r3, r2
 8003138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d001      	beq.n	800314c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e032      	b.n	80031b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d008      	beq.n	800316a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003158:	4b19      	ldr	r3, [pc, #100]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4916      	ldr	r1, [pc, #88]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	4313      	orrs	r3, r2
 8003168:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003176:	4b12      	ldr	r3, [pc, #72]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	490e      	ldr	r1, [pc, #56]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800318a:	f000 f821 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 800318e:	4602      	mov	r2, r0
 8003190:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	091b      	lsrs	r3, r3, #4
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	490a      	ldr	r1, [pc, #40]	; (80031c4 <HAL_RCC_ClockConfig+0x1c8>)
 800319c:	5ccb      	ldrb	r3, [r1, r3]
 800319e:	fa22 f303 	lsr.w	r3, r2, r3
 80031a2:	4a09      	ldr	r2, [pc, #36]	; (80031c8 <HAL_RCC_ClockConfig+0x1cc>)
 80031a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031a6:	4b09      	ldr	r3, [pc, #36]	; (80031cc <HAL_RCC_ClockConfig+0x1d0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe f86a 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40022000 	.word	0x40022000
 80031c0:	40021000 	.word	0x40021000
 80031c4:	080067a8 	.word	0x080067a8
 80031c8:	20000000 	.word	0x20000000
 80031cc:	20000004 	.word	0x20000004

080031d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d0:	b490      	push	{r4, r7}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031d6:	4b29      	ldr	r3, [pc, #164]	; (800327c <HAL_RCC_GetSysClockFreq+0xac>)
 80031d8:	1d3c      	adds	r4, r7, #4
 80031da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031e0:	f240 2301 	movw	r3, #513	; 0x201
 80031e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
 80031ea:	2300      	movs	r3, #0
 80031ec:	61bb      	str	r3, [r7, #24]
 80031ee:	2300      	movs	r3, #0
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031fa:	4b21      	ldr	r3, [pc, #132]	; (8003280 <HAL_RCC_GetSysClockFreq+0xb0>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b04      	cmp	r3, #4
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x40>
 800320a:	2b08      	cmp	r3, #8
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x46>
 800320e:	e02b      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003210:	4b1c      	ldr	r3, [pc, #112]	; (8003284 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003212:	623b      	str	r3, [r7, #32]
      break;
 8003214:	e02b      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	0c9b      	lsrs	r3, r3, #18
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	3328      	adds	r3, #40	; 0x28
 8003220:	443b      	add	r3, r7
 8003222:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003226:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d012      	beq.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003232:	4b13      	ldr	r3, [pc, #76]	; (8003280 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	0c5b      	lsrs	r3, r3, #17
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	3328      	adds	r3, #40	; 0x28
 800323e:	443b      	add	r3, r7
 8003240:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003244:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	4a0e      	ldr	r2, [pc, #56]	; (8003284 <HAL_RCC_GetSysClockFreq+0xb4>)
 800324a:	fb03 f202 	mul.w	r2, r3, r2
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	fbb2 f3f3 	udiv	r3, r2, r3
 8003254:	627b      	str	r3, [r7, #36]	; 0x24
 8003256:	e004      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	4a0b      	ldr	r2, [pc, #44]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 800325c:	fb02 f303 	mul.w	r3, r2, r3
 8003260:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	623b      	str	r3, [r7, #32]
      break;
 8003266:	e002      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003268:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_RCC_GetSysClockFreq+0xb4>)
 800326a:	623b      	str	r3, [r7, #32]
      break;
 800326c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800326e:	6a3b      	ldr	r3, [r7, #32]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3728      	adds	r7, #40	; 0x28
 8003274:	46bd      	mov	sp, r7
 8003276:	bc90      	pop	{r4, r7}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	08006798 	.word	0x08006798
 8003280:	40021000 	.word	0x40021000
 8003284:	007a1200 	.word	0x007a1200
 8003288:	003d0900 	.word	0x003d0900

0800328c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003290:	4b02      	ldr	r3, [pc, #8]	; (800329c <HAL_RCC_GetHCLKFreq+0x10>)
 8003292:	681b      	ldr	r3, [r3, #0]
}
 8003294:	4618      	mov	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr
 800329c:	20000000 	.word	0x20000000

080032a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032a4:	f7ff fff2 	bl	800328c <HAL_RCC_GetHCLKFreq>
 80032a8:	4602      	mov	r2, r0
 80032aa:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	4903      	ldr	r1, [pc, #12]	; (80032c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b6:	5ccb      	ldrb	r3, [r1, r3]
 80032b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032bc:	4618      	mov	r0, r3
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40021000 	.word	0x40021000
 80032c4:	080067b8 	.word	0x080067b8

080032c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032cc:	f7ff ffde 	bl	800328c <HAL_RCC_GetHCLKFreq>
 80032d0:	4602      	mov	r2, r0
 80032d2:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	0adb      	lsrs	r3, r3, #11
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	4903      	ldr	r1, [pc, #12]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80032de:	5ccb      	ldrb	r3, [r1, r3]
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000
 80032ec:	080067b8 	.word	0x080067b8

080032f0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	220f      	movs	r2, #15
 80032fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003300:	4b11      	ldr	r3, [pc, #68]	; (8003348 <HAL_RCC_GetClockConfig+0x58>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0203 	and.w	r2, r3, #3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800330c:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <HAL_RCC_GetClockConfig+0x58>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_RCC_GetClockConfig+0x58>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003324:	4b08      	ldr	r3, [pc, #32]	; (8003348 <HAL_RCC_GetClockConfig+0x58>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	08db      	lsrs	r3, r3, #3
 800332a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003332:	4b06      	ldr	r3, [pc, #24]	; (800334c <HAL_RCC_GetClockConfig+0x5c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0207 	and.w	r2, r3, #7
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr
 8003348:	40021000 	.word	0x40021000
 800334c:	40022000 	.word	0x40022000

08003350 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003358:	4b0a      	ldr	r3, [pc, #40]	; (8003384 <RCC_Delay+0x34>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a0a      	ldr	r2, [pc, #40]	; (8003388 <RCC_Delay+0x38>)
 800335e:	fba2 2303 	umull	r2, r3, r2, r3
 8003362:	0a5b      	lsrs	r3, r3, #9
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	fb02 f303 	mul.w	r3, r2, r3
 800336a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800336c:	bf00      	nop
  }
  while (Delay --);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1e5a      	subs	r2, r3, #1
 8003372:	60fa      	str	r2, [r7, #12]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1f9      	bne.n	800336c <RCC_Delay+0x1c>
}
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr
 8003384:	20000000 	.word	0x20000000
 8003388:	10624dd3 	.word	0x10624dd3

0800338c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e041      	b.n	8003422 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 f839 	bl	800342a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3304      	adds	r3, #4
 80033c8:	4619      	mov	r1, r3
 80033ca:	4610      	mov	r0, r2
 80033cc:	f000 f9b4 	bl	8003738 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800342a:	b480      	push	{r7}
 800342c:	b083      	sub	sp, #12
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr

0800343c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b01      	cmp	r3, #1
 800344e:	d001      	beq.n	8003454 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e03a      	b.n	80034ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a18      	ldr	r2, [pc, #96]	; (80034d4 <HAL_TIM_Base_Start_IT+0x98>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00e      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x58>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800347e:	d009      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x58>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a14      	ldr	r2, [pc, #80]	; (80034d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d004      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x58>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a13      	ldr	r2, [pc, #76]	; (80034dc <HAL_TIM_Base_Start_IT+0xa0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d111      	bne.n	80034b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2b06      	cmp	r3, #6
 80034a4:	d010      	beq.n	80034c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b6:	e007      	b.n	80034c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr
 80034d4:	40012c00 	.word	0x40012c00
 80034d8:	40000400 	.word	0x40000400
 80034dc:	40000800 	.word	0x40000800

080034e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d122      	bne.n	800353c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b02      	cmp	r3, #2
 8003502:	d11b      	bne.n	800353c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0202 	mvn.w	r2, #2
 800350c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f8ed 	bl	8003702 <HAL_TIM_IC_CaptureCallback>
 8003528:	e005      	b.n	8003536 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f8e0 	bl	80036f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f8ef 	bl	8003714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b04      	cmp	r3, #4
 8003548:	d122      	bne.n	8003590 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b04      	cmp	r3, #4
 8003556:	d11b      	bne.n	8003590 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0204 	mvn.w	r2, #4
 8003560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2202      	movs	r2, #2
 8003566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f8c3 	bl	8003702 <HAL_TIM_IC_CaptureCallback>
 800357c:	e005      	b.n	800358a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f8b6 	bl	80036f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f8c5 	bl	8003714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f003 0308 	and.w	r3, r3, #8
 800359a:	2b08      	cmp	r3, #8
 800359c:	d122      	bne.n	80035e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d11b      	bne.n	80035e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f06f 0208 	mvn.w	r2, #8
 80035b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2204      	movs	r2, #4
 80035ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	f003 0303 	and.w	r3, r3, #3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f899 	bl	8003702 <HAL_TIM_IC_CaptureCallback>
 80035d0:	e005      	b.n	80035de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f88c 	bl	80036f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f000 f89b 	bl	8003714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f003 0310 	and.w	r3, r3, #16
 80035ee:	2b10      	cmp	r3, #16
 80035f0:	d122      	bne.n	8003638 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	d11b      	bne.n	8003638 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0210 	mvn.w	r2, #16
 8003608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2208      	movs	r2, #8
 800360e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f86f 	bl	8003702 <HAL_TIM_IC_CaptureCallback>
 8003624:	e005      	b.n	8003632 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f862 	bl	80036f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f871 	bl	8003714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b01      	cmp	r3, #1
 8003644:	d10e      	bne.n	8003664 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d107      	bne.n	8003664 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f06f 0201 	mvn.w	r2, #1
 800365c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7fd fd3c 	bl	80010dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366e:	2b80      	cmp	r3, #128	; 0x80
 8003670:	d10e      	bne.n	8003690 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367c:	2b80      	cmp	r3, #128	; 0x80
 800367e:	d107      	bne.n	8003690 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f8bf 	bl	800380e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369a:	2b40      	cmp	r3, #64	; 0x40
 800369c:	d10e      	bne.n	80036bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a8:	2b40      	cmp	r3, #64	; 0x40
 80036aa:	d107      	bne.n	80036bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f835 	bl	8003726 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	d10e      	bne.n	80036e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f003 0320 	and.w	r3, r3, #32
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d107      	bne.n	80036e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f06f 0220 	mvn.w	r2, #32
 80036e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f88a 	bl	80037fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036e8:	bf00      	nop
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr

08003702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a29      	ldr	r2, [pc, #164]	; (80037f0 <TIM_Base_SetConfig+0xb8>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00b      	beq.n	8003768 <TIM_Base_SetConfig+0x30>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003756:	d007      	beq.n	8003768 <TIM_Base_SetConfig+0x30>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a26      	ldr	r2, [pc, #152]	; (80037f4 <TIM_Base_SetConfig+0xbc>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d003      	beq.n	8003768 <TIM_Base_SetConfig+0x30>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a25      	ldr	r2, [pc, #148]	; (80037f8 <TIM_Base_SetConfig+0xc0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d108      	bne.n	800377a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800376e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a1c      	ldr	r2, [pc, #112]	; (80037f0 <TIM_Base_SetConfig+0xb8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00b      	beq.n	800379a <TIM_Base_SetConfig+0x62>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003788:	d007      	beq.n	800379a <TIM_Base_SetConfig+0x62>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <TIM_Base_SetConfig+0xbc>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d003      	beq.n	800379a <TIM_Base_SetConfig+0x62>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a18      	ldr	r2, [pc, #96]	; (80037f8 <TIM_Base_SetConfig+0xc0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d108      	bne.n	80037ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a07      	ldr	r2, [pc, #28]	; (80037f0 <TIM_Base_SetConfig+0xb8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d103      	bne.n	80037e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	615a      	str	r2, [r3, #20]
}
 80037e6:	bf00      	nop
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40000400 	.word	0x40000400
 80037f8:	40000800 	.word	0x40000800

080037fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr

0800380e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr

08003820 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e03f      	b.n	80038b2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d106      	bne.n	800384c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fd fcd0 	bl	80011ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2224      	movs	r2, #36	; 0x24
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003862:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f905 	bl	8003a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003878:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695a      	ldr	r2, [r3, #20]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003888:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003898:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2220      	movs	r2, #32
 80038ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b08a      	sub	sp, #40	; 0x28
 80038be:	af02      	add	r7, sp, #8
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	603b      	str	r3, [r7, #0]
 80038c6:	4613      	mov	r3, r2
 80038c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b20      	cmp	r3, #32
 80038d8:	d17c      	bne.n	80039d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <HAL_UART_Transmit+0x2c>
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e075      	b.n	80039d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_UART_Transmit+0x3e>
 80038f4:	2302      	movs	r3, #2
 80038f6:	e06e      	b.n	80039d6 <HAL_UART_Transmit+0x11c>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2221      	movs	r2, #33	; 0x21
 800390a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800390e:	f7fd fe61 	bl	80015d4 <HAL_GetTick>
 8003912:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	88fa      	ldrh	r2, [r7, #6]
 8003918:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	88fa      	ldrh	r2, [r7, #6]
 800391e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003928:	d108      	bne.n	800393c <HAL_UART_Transmit+0x82>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d104      	bne.n	800393c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003932:	2300      	movs	r3, #0
 8003934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	61bb      	str	r3, [r7, #24]
 800393a:	e003      	b.n	8003944 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003940:	2300      	movs	r3, #0
 8003942:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800394c:	e02a      	b.n	80039a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2200      	movs	r2, #0
 8003956:	2180      	movs	r1, #128	; 0x80
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f840 	bl	80039de <UART_WaitOnFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e036      	b.n	80039d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10b      	bne.n	8003986 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800397c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	3302      	adds	r3, #2
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e007      	b.n	8003996 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	781a      	ldrb	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	3301      	adds	r3, #1
 8003994:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1cf      	bne.n	800394e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2200      	movs	r2, #0
 80039b6:	2140      	movs	r1, #64	; 0x40
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 f810 	bl	80039de <UART_WaitOnFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e006      	b.n	80039d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80039d0:	2300      	movs	r3, #0
 80039d2:	e000      	b.n	80039d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80039d4:	2302      	movs	r3, #2
  }
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3720      	adds	r7, #32
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b084      	sub	sp, #16
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	60f8      	str	r0, [r7, #12]
 80039e6:	60b9      	str	r1, [r7, #8]
 80039e8:	603b      	str	r3, [r7, #0]
 80039ea:	4613      	mov	r3, r2
 80039ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ee:	e02c      	b.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f6:	d028      	beq.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d007      	beq.n	8003a0e <UART_WaitOnFlagUntilTimeout+0x30>
 80039fe:	f7fd fde9 	bl	80015d4 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d21d      	bcs.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68da      	ldr	r2, [r3, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a1c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695a      	ldr	r2, [r3, #20]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e00f      	b.n	8003a6a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4013      	ands	r3, r2
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	bf0c      	ite	eq
 8003a5a:	2301      	moveq	r3, #1
 8003a5c:	2300      	movne	r3, #0
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	461a      	mov	r2, r3
 8003a62:	79fb      	ldrb	r3, [r7, #7]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d0c3      	beq.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68da      	ldr	r2, [r3, #12]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003aae:	f023 030c 	bic.w	r3, r3, #12
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6812      	ldr	r2, [r2, #0]
 8003ab6:	68b9      	ldr	r1, [r7, #8]
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	699a      	ldr	r2, [r3, #24]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a2c      	ldr	r2, [pc, #176]	; (8003b88 <UART_SetConfig+0x114>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d103      	bne.n	8003ae4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003adc:	f7ff fbf4 	bl	80032c8 <HAL_RCC_GetPCLK2Freq>
 8003ae0:	60f8      	str	r0, [r7, #12]
 8003ae2:	e002      	b.n	8003aea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ae4:	f7ff fbdc 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8003ae8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	009a      	lsls	r2, r3, #2
 8003af4:	441a      	add	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b00:	4a22      	ldr	r2, [pc, #136]	; (8003b8c <UART_SetConfig+0x118>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	0119      	lsls	r1, r3, #4
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4413      	add	r3, r2
 8003b12:	009a      	lsls	r2, r3, #2
 8003b14:	441a      	add	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b20:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <UART_SetConfig+0x118>)
 8003b22:	fba3 0302 	umull	r0, r3, r3, r2
 8003b26:	095b      	lsrs	r3, r3, #5
 8003b28:	2064      	movs	r0, #100	; 0x64
 8003b2a:	fb00 f303 	mul.w	r3, r0, r3
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	011b      	lsls	r3, r3, #4
 8003b32:	3332      	adds	r3, #50	; 0x32
 8003b34:	4a15      	ldr	r2, [pc, #84]	; (8003b8c <UART_SetConfig+0x118>)
 8003b36:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b40:	4419      	add	r1, r3
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	009a      	lsls	r2, r3, #2
 8003b4c:	441a      	add	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <UART_SetConfig+0x118>)
 8003b5a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b5e:	095b      	lsrs	r3, r3, #5
 8003b60:	2064      	movs	r0, #100	; 0x64
 8003b62:	fb00 f303 	mul.w	r3, r0, r3
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	011b      	lsls	r3, r3, #4
 8003b6a:	3332      	adds	r3, #50	; 0x32
 8003b6c:	4a07      	ldr	r2, [pc, #28]	; (8003b8c <UART_SetConfig+0x118>)
 8003b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b72:	095b      	lsrs	r3, r3, #5
 8003b74:	f003 020f 	and.w	r2, r3, #15
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	440a      	add	r2, r1
 8003b7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b80:	bf00      	nop
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40013800 	.word	0x40013800
 8003b8c:	51eb851f 	.word	0x51eb851f

08003b90 <__errno>:
 8003b90:	4b01      	ldr	r3, [pc, #4]	; (8003b98 <__errno+0x8>)
 8003b92:	6818      	ldr	r0, [r3, #0]
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	2000000c 	.word	0x2000000c

08003b9c <__libc_init_array>:
 8003b9c:	b570      	push	{r4, r5, r6, lr}
 8003b9e:	2600      	movs	r6, #0
 8003ba0:	4d0c      	ldr	r5, [pc, #48]	; (8003bd4 <__libc_init_array+0x38>)
 8003ba2:	4c0d      	ldr	r4, [pc, #52]	; (8003bd8 <__libc_init_array+0x3c>)
 8003ba4:	1b64      	subs	r4, r4, r5
 8003ba6:	10a4      	asrs	r4, r4, #2
 8003ba8:	42a6      	cmp	r6, r4
 8003baa:	d109      	bne.n	8003bc0 <__libc_init_array+0x24>
 8003bac:	f002 fdba 	bl	8006724 <_init>
 8003bb0:	2600      	movs	r6, #0
 8003bb2:	4d0a      	ldr	r5, [pc, #40]	; (8003bdc <__libc_init_array+0x40>)
 8003bb4:	4c0a      	ldr	r4, [pc, #40]	; (8003be0 <__libc_init_array+0x44>)
 8003bb6:	1b64      	subs	r4, r4, r5
 8003bb8:	10a4      	asrs	r4, r4, #2
 8003bba:	42a6      	cmp	r6, r4
 8003bbc:	d105      	bne.n	8003bca <__libc_init_array+0x2e>
 8003bbe:	bd70      	pop	{r4, r5, r6, pc}
 8003bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bc4:	4798      	blx	r3
 8003bc6:	3601      	adds	r6, #1
 8003bc8:	e7ee      	b.n	8003ba8 <__libc_init_array+0xc>
 8003bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bce:	4798      	blx	r3
 8003bd0:	3601      	adds	r6, #1
 8003bd2:	e7f2      	b.n	8003bba <__libc_init_array+0x1e>
 8003bd4:	08006b9c 	.word	0x08006b9c
 8003bd8:	08006b9c 	.word	0x08006b9c
 8003bdc:	08006b9c 	.word	0x08006b9c
 8003be0:	08006ba0 	.word	0x08006ba0

08003be4 <memset>:
 8003be4:	4603      	mov	r3, r0
 8003be6:	4402      	add	r2, r0
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d100      	bne.n	8003bee <memset+0xa>
 8003bec:	4770      	bx	lr
 8003bee:	f803 1b01 	strb.w	r1, [r3], #1
 8003bf2:	e7f9      	b.n	8003be8 <memset+0x4>

08003bf4 <__cvt>:
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bfa:	461f      	mov	r7, r3
 8003bfc:	bfbb      	ittet	lt
 8003bfe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003c02:	461f      	movlt	r7, r3
 8003c04:	2300      	movge	r3, #0
 8003c06:	232d      	movlt	r3, #45	; 0x2d
 8003c08:	b088      	sub	sp, #32
 8003c0a:	4614      	mov	r4, r2
 8003c0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003c0e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003c10:	7013      	strb	r3, [r2, #0]
 8003c12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003c14:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003c18:	f023 0820 	bic.w	r8, r3, #32
 8003c1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c20:	d005      	beq.n	8003c2e <__cvt+0x3a>
 8003c22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003c26:	d100      	bne.n	8003c2a <__cvt+0x36>
 8003c28:	3501      	adds	r5, #1
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	e000      	b.n	8003c30 <__cvt+0x3c>
 8003c2e:	2303      	movs	r3, #3
 8003c30:	aa07      	add	r2, sp, #28
 8003c32:	9204      	str	r2, [sp, #16]
 8003c34:	aa06      	add	r2, sp, #24
 8003c36:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003c3a:	e9cd 3500 	strd	r3, r5, [sp]
 8003c3e:	4622      	mov	r2, r4
 8003c40:	463b      	mov	r3, r7
 8003c42:	f000 fe11 	bl	8004868 <_dtoa_r>
 8003c46:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c4a:	4606      	mov	r6, r0
 8003c4c:	d102      	bne.n	8003c54 <__cvt+0x60>
 8003c4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c50:	07db      	lsls	r3, r3, #31
 8003c52:	d522      	bpl.n	8003c9a <__cvt+0xa6>
 8003c54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c58:	eb06 0905 	add.w	r9, r6, r5
 8003c5c:	d110      	bne.n	8003c80 <__cvt+0x8c>
 8003c5e:	7833      	ldrb	r3, [r6, #0]
 8003c60:	2b30      	cmp	r3, #48	; 0x30
 8003c62:	d10a      	bne.n	8003c7a <__cvt+0x86>
 8003c64:	2200      	movs	r2, #0
 8003c66:	2300      	movs	r3, #0
 8003c68:	4620      	mov	r0, r4
 8003c6a:	4639      	mov	r1, r7
 8003c6c:	f7fc fe9c 	bl	80009a8 <__aeabi_dcmpeq>
 8003c70:	b918      	cbnz	r0, 8003c7a <__cvt+0x86>
 8003c72:	f1c5 0501 	rsb	r5, r5, #1
 8003c76:	f8ca 5000 	str.w	r5, [sl]
 8003c7a:	f8da 3000 	ldr.w	r3, [sl]
 8003c7e:	4499      	add	r9, r3
 8003c80:	2200      	movs	r2, #0
 8003c82:	2300      	movs	r3, #0
 8003c84:	4620      	mov	r0, r4
 8003c86:	4639      	mov	r1, r7
 8003c88:	f7fc fe8e 	bl	80009a8 <__aeabi_dcmpeq>
 8003c8c:	b108      	cbz	r0, 8003c92 <__cvt+0x9e>
 8003c8e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c92:	2230      	movs	r2, #48	; 0x30
 8003c94:	9b07      	ldr	r3, [sp, #28]
 8003c96:	454b      	cmp	r3, r9
 8003c98:	d307      	bcc.n	8003caa <__cvt+0xb6>
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	9b07      	ldr	r3, [sp, #28]
 8003c9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ca0:	1b9b      	subs	r3, r3, r6
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	b008      	add	sp, #32
 8003ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003caa:	1c59      	adds	r1, r3, #1
 8003cac:	9107      	str	r1, [sp, #28]
 8003cae:	701a      	strb	r2, [r3, #0]
 8003cb0:	e7f0      	b.n	8003c94 <__cvt+0xa0>

08003cb2 <__exponent>:
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cb6:	2900      	cmp	r1, #0
 8003cb8:	f803 2b02 	strb.w	r2, [r3], #2
 8003cbc:	bfb6      	itet	lt
 8003cbe:	222d      	movlt	r2, #45	; 0x2d
 8003cc0:	222b      	movge	r2, #43	; 0x2b
 8003cc2:	4249      	neglt	r1, r1
 8003cc4:	2909      	cmp	r1, #9
 8003cc6:	7042      	strb	r2, [r0, #1]
 8003cc8:	dd2b      	ble.n	8003d22 <__exponent+0x70>
 8003cca:	f10d 0407 	add.w	r4, sp, #7
 8003cce:	46a4      	mov	ip, r4
 8003cd0:	270a      	movs	r7, #10
 8003cd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003cd6:	460a      	mov	r2, r1
 8003cd8:	46a6      	mov	lr, r4
 8003cda:	fb07 1516 	mls	r5, r7, r6, r1
 8003cde:	2a63      	cmp	r2, #99	; 0x63
 8003ce0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003ce4:	4631      	mov	r1, r6
 8003ce6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003cea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003cee:	dcf0      	bgt.n	8003cd2 <__exponent+0x20>
 8003cf0:	3130      	adds	r1, #48	; 0x30
 8003cf2:	f1ae 0502 	sub.w	r5, lr, #2
 8003cf6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	1c44      	adds	r4, r0, #1
 8003cfe:	4561      	cmp	r1, ip
 8003d00:	d30a      	bcc.n	8003d18 <__exponent+0x66>
 8003d02:	f10d 0209 	add.w	r2, sp, #9
 8003d06:	eba2 020e 	sub.w	r2, r2, lr
 8003d0a:	4565      	cmp	r5, ip
 8003d0c:	bf88      	it	hi
 8003d0e:	2200      	movhi	r2, #0
 8003d10:	4413      	add	r3, r2
 8003d12:	1a18      	subs	r0, r3, r0
 8003d14:	b003      	add	sp, #12
 8003d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d18:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d1c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003d20:	e7ed      	b.n	8003cfe <__exponent+0x4c>
 8003d22:	2330      	movs	r3, #48	; 0x30
 8003d24:	3130      	adds	r1, #48	; 0x30
 8003d26:	7083      	strb	r3, [r0, #2]
 8003d28:	70c1      	strb	r1, [r0, #3]
 8003d2a:	1d03      	adds	r3, r0, #4
 8003d2c:	e7f1      	b.n	8003d12 <__exponent+0x60>
	...

08003d30 <_printf_float>:
 8003d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d34:	b091      	sub	sp, #68	; 0x44
 8003d36:	460c      	mov	r4, r1
 8003d38:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	461f      	mov	r7, r3
 8003d40:	4605      	mov	r5, r0
 8003d42:	f001 fd33 	bl	80057ac <_localeconv_r>
 8003d46:	6803      	ldr	r3, [r0, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8003d4c:	f7fc fa00 	bl	8000150 <strlen>
 8003d50:	2300      	movs	r3, #0
 8003d52:	930e      	str	r3, [sp, #56]	; 0x38
 8003d54:	f8d8 3000 	ldr.w	r3, [r8]
 8003d58:	900a      	str	r0, [sp, #40]	; 0x28
 8003d5a:	3307      	adds	r3, #7
 8003d5c:	f023 0307 	bic.w	r3, r3, #7
 8003d60:	f103 0208 	add.w	r2, r3, #8
 8003d64:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003d68:	f8d4 b000 	ldr.w	fp, [r4]
 8003d6c:	f8c8 2000 	str.w	r2, [r8]
 8003d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d78:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003d7c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003d80:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d86:	4640      	mov	r0, r8
 8003d88:	4b9c      	ldr	r3, [pc, #624]	; (8003ffc <_printf_float+0x2cc>)
 8003d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d8c:	f7fc fe3e 	bl	8000a0c <__aeabi_dcmpun>
 8003d90:	bb70      	cbnz	r0, 8003df0 <_printf_float+0xc0>
 8003d92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d96:	4640      	mov	r0, r8
 8003d98:	4b98      	ldr	r3, [pc, #608]	; (8003ffc <_printf_float+0x2cc>)
 8003d9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d9c:	f7fc fe18 	bl	80009d0 <__aeabi_dcmple>
 8003da0:	bb30      	cbnz	r0, 8003df0 <_printf_float+0xc0>
 8003da2:	2200      	movs	r2, #0
 8003da4:	2300      	movs	r3, #0
 8003da6:	4640      	mov	r0, r8
 8003da8:	4651      	mov	r1, sl
 8003daa:	f7fc fe07 	bl	80009bc <__aeabi_dcmplt>
 8003dae:	b110      	cbz	r0, 8003db6 <_printf_float+0x86>
 8003db0:	232d      	movs	r3, #45	; 0x2d
 8003db2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003db6:	4b92      	ldr	r3, [pc, #584]	; (8004000 <_printf_float+0x2d0>)
 8003db8:	4892      	ldr	r0, [pc, #584]	; (8004004 <_printf_float+0x2d4>)
 8003dba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003dbe:	bf94      	ite	ls
 8003dc0:	4698      	movls	r8, r3
 8003dc2:	4680      	movhi	r8, r0
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	f04f 0a00 	mov.w	sl, #0
 8003dca:	6123      	str	r3, [r4, #16]
 8003dcc:	f02b 0304 	bic.w	r3, fp, #4
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	4633      	mov	r3, r6
 8003dd4:	4621      	mov	r1, r4
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	9700      	str	r7, [sp, #0]
 8003dda:	aa0f      	add	r2, sp, #60	; 0x3c
 8003ddc:	f000 f9d4 	bl	8004188 <_printf_common>
 8003de0:	3001      	adds	r0, #1
 8003de2:	f040 8090 	bne.w	8003f06 <_printf_float+0x1d6>
 8003de6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003dea:	b011      	add	sp, #68	; 0x44
 8003dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df0:	4642      	mov	r2, r8
 8003df2:	4653      	mov	r3, sl
 8003df4:	4640      	mov	r0, r8
 8003df6:	4651      	mov	r1, sl
 8003df8:	f7fc fe08 	bl	8000a0c <__aeabi_dcmpun>
 8003dfc:	b148      	cbz	r0, 8003e12 <_printf_float+0xe2>
 8003dfe:	f1ba 0f00 	cmp.w	sl, #0
 8003e02:	bfb8      	it	lt
 8003e04:	232d      	movlt	r3, #45	; 0x2d
 8003e06:	4880      	ldr	r0, [pc, #512]	; (8004008 <_printf_float+0x2d8>)
 8003e08:	bfb8      	it	lt
 8003e0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003e0e:	4b7f      	ldr	r3, [pc, #508]	; (800400c <_printf_float+0x2dc>)
 8003e10:	e7d3      	b.n	8003dba <_printf_float+0x8a>
 8003e12:	6863      	ldr	r3, [r4, #4]
 8003e14:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	d142      	bne.n	8003ea2 <_printf_float+0x172>
 8003e1c:	2306      	movs	r3, #6
 8003e1e:	6063      	str	r3, [r4, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	9206      	str	r2, [sp, #24]
 8003e24:	aa0e      	add	r2, sp, #56	; 0x38
 8003e26:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003e2a:	aa0d      	add	r2, sp, #52	; 0x34
 8003e2c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003e30:	9203      	str	r2, [sp, #12]
 8003e32:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003e36:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003e3a:	6023      	str	r3, [r4, #0]
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	4642      	mov	r2, r8
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	4628      	mov	r0, r5
 8003e44:	4653      	mov	r3, sl
 8003e46:	910b      	str	r1, [sp, #44]	; 0x2c
 8003e48:	f7ff fed4 	bl	8003bf4 <__cvt>
 8003e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e4e:	4680      	mov	r8, r0
 8003e50:	2947      	cmp	r1, #71	; 0x47
 8003e52:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e54:	d108      	bne.n	8003e68 <_printf_float+0x138>
 8003e56:	1cc8      	adds	r0, r1, #3
 8003e58:	db02      	blt.n	8003e60 <_printf_float+0x130>
 8003e5a:	6863      	ldr	r3, [r4, #4]
 8003e5c:	4299      	cmp	r1, r3
 8003e5e:	dd40      	ble.n	8003ee2 <_printf_float+0x1b2>
 8003e60:	f1a9 0902 	sub.w	r9, r9, #2
 8003e64:	fa5f f989 	uxtb.w	r9, r9
 8003e68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003e6c:	d81f      	bhi.n	8003eae <_printf_float+0x17e>
 8003e6e:	464a      	mov	r2, r9
 8003e70:	3901      	subs	r1, #1
 8003e72:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e76:	910d      	str	r1, [sp, #52]	; 0x34
 8003e78:	f7ff ff1b 	bl	8003cb2 <__exponent>
 8003e7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e7e:	4682      	mov	sl, r0
 8003e80:	1813      	adds	r3, r2, r0
 8003e82:	2a01      	cmp	r2, #1
 8003e84:	6123      	str	r3, [r4, #16]
 8003e86:	dc02      	bgt.n	8003e8e <_printf_float+0x15e>
 8003e88:	6822      	ldr	r2, [r4, #0]
 8003e8a:	07d2      	lsls	r2, r2, #31
 8003e8c:	d501      	bpl.n	8003e92 <_printf_float+0x162>
 8003e8e:	3301      	adds	r3, #1
 8003e90:	6123      	str	r3, [r4, #16]
 8003e92:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d09b      	beq.n	8003dd2 <_printf_float+0xa2>
 8003e9a:	232d      	movs	r3, #45	; 0x2d
 8003e9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea0:	e797      	b.n	8003dd2 <_printf_float+0xa2>
 8003ea2:	2947      	cmp	r1, #71	; 0x47
 8003ea4:	d1bc      	bne.n	8003e20 <_printf_float+0xf0>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1ba      	bne.n	8003e20 <_printf_float+0xf0>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e7b7      	b.n	8003e1e <_printf_float+0xee>
 8003eae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003eb2:	d118      	bne.n	8003ee6 <_printf_float+0x1b6>
 8003eb4:	2900      	cmp	r1, #0
 8003eb6:	6863      	ldr	r3, [r4, #4]
 8003eb8:	dd0b      	ble.n	8003ed2 <_printf_float+0x1a2>
 8003eba:	6121      	str	r1, [r4, #16]
 8003ebc:	b913      	cbnz	r3, 8003ec4 <_printf_float+0x194>
 8003ebe:	6822      	ldr	r2, [r4, #0]
 8003ec0:	07d0      	lsls	r0, r2, #31
 8003ec2:	d502      	bpl.n	8003eca <_printf_float+0x19a>
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	440b      	add	r3, r1
 8003ec8:	6123      	str	r3, [r4, #16]
 8003eca:	f04f 0a00 	mov.w	sl, #0
 8003ece:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ed0:	e7df      	b.n	8003e92 <_printf_float+0x162>
 8003ed2:	b913      	cbnz	r3, 8003eda <_printf_float+0x1aa>
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	07d2      	lsls	r2, r2, #31
 8003ed8:	d501      	bpl.n	8003ede <_printf_float+0x1ae>
 8003eda:	3302      	adds	r3, #2
 8003edc:	e7f4      	b.n	8003ec8 <_printf_float+0x198>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e7f2      	b.n	8003ec8 <_printf_float+0x198>
 8003ee2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003ee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ee8:	4299      	cmp	r1, r3
 8003eea:	db05      	blt.n	8003ef8 <_printf_float+0x1c8>
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	6121      	str	r1, [r4, #16]
 8003ef0:	07d8      	lsls	r0, r3, #31
 8003ef2:	d5ea      	bpl.n	8003eca <_printf_float+0x19a>
 8003ef4:	1c4b      	adds	r3, r1, #1
 8003ef6:	e7e7      	b.n	8003ec8 <_printf_float+0x198>
 8003ef8:	2900      	cmp	r1, #0
 8003efa:	bfcc      	ite	gt
 8003efc:	2201      	movgt	r2, #1
 8003efe:	f1c1 0202 	rsble	r2, r1, #2
 8003f02:	4413      	add	r3, r2
 8003f04:	e7e0      	b.n	8003ec8 <_printf_float+0x198>
 8003f06:	6823      	ldr	r3, [r4, #0]
 8003f08:	055a      	lsls	r2, r3, #21
 8003f0a:	d407      	bmi.n	8003f1c <_printf_float+0x1ec>
 8003f0c:	6923      	ldr	r3, [r4, #16]
 8003f0e:	4642      	mov	r2, r8
 8003f10:	4631      	mov	r1, r6
 8003f12:	4628      	mov	r0, r5
 8003f14:	47b8      	blx	r7
 8003f16:	3001      	adds	r0, #1
 8003f18:	d12b      	bne.n	8003f72 <_printf_float+0x242>
 8003f1a:	e764      	b.n	8003de6 <_printf_float+0xb6>
 8003f1c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003f20:	f240 80dd 	bls.w	80040de <_printf_float+0x3ae>
 8003f24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f28:	2200      	movs	r2, #0
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	f7fc fd3c 	bl	80009a8 <__aeabi_dcmpeq>
 8003f30:	2800      	cmp	r0, #0
 8003f32:	d033      	beq.n	8003f9c <_printf_float+0x26c>
 8003f34:	2301      	movs	r3, #1
 8003f36:	4631      	mov	r1, r6
 8003f38:	4628      	mov	r0, r5
 8003f3a:	4a35      	ldr	r2, [pc, #212]	; (8004010 <_printf_float+0x2e0>)
 8003f3c:	47b8      	blx	r7
 8003f3e:	3001      	adds	r0, #1
 8003f40:	f43f af51 	beq.w	8003de6 <_printf_float+0xb6>
 8003f44:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	db02      	blt.n	8003f52 <_printf_float+0x222>
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	07d8      	lsls	r0, r3, #31
 8003f50:	d50f      	bpl.n	8003f72 <_printf_float+0x242>
 8003f52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f56:	4631      	mov	r1, r6
 8003f58:	4628      	mov	r0, r5
 8003f5a:	47b8      	blx	r7
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	f43f af42 	beq.w	8003de6 <_printf_float+0xb6>
 8003f62:	f04f 0800 	mov.w	r8, #0
 8003f66:	f104 091a 	add.w	r9, r4, #26
 8003f6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	4543      	cmp	r3, r8
 8003f70:	dc09      	bgt.n	8003f86 <_printf_float+0x256>
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	079b      	lsls	r3, r3, #30
 8003f76:	f100 8102 	bmi.w	800417e <_printf_float+0x44e>
 8003f7a:	68e0      	ldr	r0, [r4, #12]
 8003f7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f7e:	4298      	cmp	r0, r3
 8003f80:	bfb8      	it	lt
 8003f82:	4618      	movlt	r0, r3
 8003f84:	e731      	b.n	8003dea <_printf_float+0xba>
 8003f86:	2301      	movs	r3, #1
 8003f88:	464a      	mov	r2, r9
 8003f8a:	4631      	mov	r1, r6
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	47b8      	blx	r7
 8003f90:	3001      	adds	r0, #1
 8003f92:	f43f af28 	beq.w	8003de6 <_printf_float+0xb6>
 8003f96:	f108 0801 	add.w	r8, r8, #1
 8003f9a:	e7e6      	b.n	8003f6a <_printf_float+0x23a>
 8003f9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	dc38      	bgt.n	8004014 <_printf_float+0x2e4>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	4631      	mov	r1, r6
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	4a19      	ldr	r2, [pc, #100]	; (8004010 <_printf_float+0x2e0>)
 8003faa:	47b8      	blx	r7
 8003fac:	3001      	adds	r0, #1
 8003fae:	f43f af1a 	beq.w	8003de6 <_printf_float+0xb6>
 8003fb2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	d102      	bne.n	8003fc0 <_printf_float+0x290>
 8003fba:	6823      	ldr	r3, [r4, #0]
 8003fbc:	07d9      	lsls	r1, r3, #31
 8003fbe:	d5d8      	bpl.n	8003f72 <_printf_float+0x242>
 8003fc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	47b8      	blx	r7
 8003fca:	3001      	adds	r0, #1
 8003fcc:	f43f af0b 	beq.w	8003de6 <_printf_float+0xb6>
 8003fd0:	f04f 0900 	mov.w	r9, #0
 8003fd4:	f104 0a1a 	add.w	sl, r4, #26
 8003fd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fda:	425b      	negs	r3, r3
 8003fdc:	454b      	cmp	r3, r9
 8003fde:	dc01      	bgt.n	8003fe4 <_printf_float+0x2b4>
 8003fe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fe2:	e794      	b.n	8003f0e <_printf_float+0x1de>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	4652      	mov	r2, sl
 8003fe8:	4631      	mov	r1, r6
 8003fea:	4628      	mov	r0, r5
 8003fec:	47b8      	blx	r7
 8003fee:	3001      	adds	r0, #1
 8003ff0:	f43f aef9 	beq.w	8003de6 <_printf_float+0xb6>
 8003ff4:	f109 0901 	add.w	r9, r9, #1
 8003ff8:	e7ee      	b.n	8003fd8 <_printf_float+0x2a8>
 8003ffa:	bf00      	nop
 8003ffc:	7fefffff 	.word	0x7fefffff
 8004000:	080067c4 	.word	0x080067c4
 8004004:	080067c8 	.word	0x080067c8
 8004008:	080067d0 	.word	0x080067d0
 800400c:	080067cc 	.word	0x080067cc
 8004010:	080067d4 	.word	0x080067d4
 8004014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004016:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004018:	429a      	cmp	r2, r3
 800401a:	bfa8      	it	ge
 800401c:	461a      	movge	r2, r3
 800401e:	2a00      	cmp	r2, #0
 8004020:	4691      	mov	r9, r2
 8004022:	dc37      	bgt.n	8004094 <_printf_float+0x364>
 8004024:	f04f 0b00 	mov.w	fp, #0
 8004028:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800402c:	f104 021a 	add.w	r2, r4, #26
 8004030:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004034:	ebaa 0309 	sub.w	r3, sl, r9
 8004038:	455b      	cmp	r3, fp
 800403a:	dc33      	bgt.n	80040a4 <_printf_float+0x374>
 800403c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004040:	429a      	cmp	r2, r3
 8004042:	db3b      	blt.n	80040bc <_printf_float+0x38c>
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	07da      	lsls	r2, r3, #31
 8004048:	d438      	bmi.n	80040bc <_printf_float+0x38c>
 800404a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800404c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800404e:	eba3 020a 	sub.w	r2, r3, sl
 8004052:	eba3 0901 	sub.w	r9, r3, r1
 8004056:	4591      	cmp	r9, r2
 8004058:	bfa8      	it	ge
 800405a:	4691      	movge	r9, r2
 800405c:	f1b9 0f00 	cmp.w	r9, #0
 8004060:	dc34      	bgt.n	80040cc <_printf_float+0x39c>
 8004062:	f04f 0800 	mov.w	r8, #0
 8004066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800406a:	f104 0a1a 	add.w	sl, r4, #26
 800406e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	eba3 0309 	sub.w	r3, r3, r9
 8004078:	4543      	cmp	r3, r8
 800407a:	f77f af7a 	ble.w	8003f72 <_printf_float+0x242>
 800407e:	2301      	movs	r3, #1
 8004080:	4652      	mov	r2, sl
 8004082:	4631      	mov	r1, r6
 8004084:	4628      	mov	r0, r5
 8004086:	47b8      	blx	r7
 8004088:	3001      	adds	r0, #1
 800408a:	f43f aeac 	beq.w	8003de6 <_printf_float+0xb6>
 800408e:	f108 0801 	add.w	r8, r8, #1
 8004092:	e7ec      	b.n	800406e <_printf_float+0x33e>
 8004094:	4613      	mov	r3, r2
 8004096:	4631      	mov	r1, r6
 8004098:	4642      	mov	r2, r8
 800409a:	4628      	mov	r0, r5
 800409c:	47b8      	blx	r7
 800409e:	3001      	adds	r0, #1
 80040a0:	d1c0      	bne.n	8004024 <_printf_float+0x2f4>
 80040a2:	e6a0      	b.n	8003de6 <_printf_float+0xb6>
 80040a4:	2301      	movs	r3, #1
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80040ac:	47b8      	blx	r7
 80040ae:	3001      	adds	r0, #1
 80040b0:	f43f ae99 	beq.w	8003de6 <_printf_float+0xb6>
 80040b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80040b6:	f10b 0b01 	add.w	fp, fp, #1
 80040ba:	e7b9      	b.n	8004030 <_printf_float+0x300>
 80040bc:	4631      	mov	r1, r6
 80040be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040c2:	4628      	mov	r0, r5
 80040c4:	47b8      	blx	r7
 80040c6:	3001      	adds	r0, #1
 80040c8:	d1bf      	bne.n	800404a <_printf_float+0x31a>
 80040ca:	e68c      	b.n	8003de6 <_printf_float+0xb6>
 80040cc:	464b      	mov	r3, r9
 80040ce:	4631      	mov	r1, r6
 80040d0:	4628      	mov	r0, r5
 80040d2:	eb08 020a 	add.w	r2, r8, sl
 80040d6:	47b8      	blx	r7
 80040d8:	3001      	adds	r0, #1
 80040da:	d1c2      	bne.n	8004062 <_printf_float+0x332>
 80040dc:	e683      	b.n	8003de6 <_printf_float+0xb6>
 80040de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040e0:	2a01      	cmp	r2, #1
 80040e2:	dc01      	bgt.n	80040e8 <_printf_float+0x3b8>
 80040e4:	07db      	lsls	r3, r3, #31
 80040e6:	d537      	bpl.n	8004158 <_printf_float+0x428>
 80040e8:	2301      	movs	r3, #1
 80040ea:	4642      	mov	r2, r8
 80040ec:	4631      	mov	r1, r6
 80040ee:	4628      	mov	r0, r5
 80040f0:	47b8      	blx	r7
 80040f2:	3001      	adds	r0, #1
 80040f4:	f43f ae77 	beq.w	8003de6 <_printf_float+0xb6>
 80040f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040fc:	4631      	mov	r1, r6
 80040fe:	4628      	mov	r0, r5
 8004100:	47b8      	blx	r7
 8004102:	3001      	adds	r0, #1
 8004104:	f43f ae6f 	beq.w	8003de6 <_printf_float+0xb6>
 8004108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800410c:	2200      	movs	r2, #0
 800410e:	2300      	movs	r3, #0
 8004110:	f7fc fc4a 	bl	80009a8 <__aeabi_dcmpeq>
 8004114:	b9d8      	cbnz	r0, 800414e <_printf_float+0x41e>
 8004116:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004118:	f108 0201 	add.w	r2, r8, #1
 800411c:	3b01      	subs	r3, #1
 800411e:	4631      	mov	r1, r6
 8004120:	4628      	mov	r0, r5
 8004122:	47b8      	blx	r7
 8004124:	3001      	adds	r0, #1
 8004126:	d10e      	bne.n	8004146 <_printf_float+0x416>
 8004128:	e65d      	b.n	8003de6 <_printf_float+0xb6>
 800412a:	2301      	movs	r3, #1
 800412c:	464a      	mov	r2, r9
 800412e:	4631      	mov	r1, r6
 8004130:	4628      	mov	r0, r5
 8004132:	47b8      	blx	r7
 8004134:	3001      	adds	r0, #1
 8004136:	f43f ae56 	beq.w	8003de6 <_printf_float+0xb6>
 800413a:	f108 0801 	add.w	r8, r8, #1
 800413e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004140:	3b01      	subs	r3, #1
 8004142:	4543      	cmp	r3, r8
 8004144:	dcf1      	bgt.n	800412a <_printf_float+0x3fa>
 8004146:	4653      	mov	r3, sl
 8004148:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800414c:	e6e0      	b.n	8003f10 <_printf_float+0x1e0>
 800414e:	f04f 0800 	mov.w	r8, #0
 8004152:	f104 091a 	add.w	r9, r4, #26
 8004156:	e7f2      	b.n	800413e <_printf_float+0x40e>
 8004158:	2301      	movs	r3, #1
 800415a:	4642      	mov	r2, r8
 800415c:	e7df      	b.n	800411e <_printf_float+0x3ee>
 800415e:	2301      	movs	r3, #1
 8004160:	464a      	mov	r2, r9
 8004162:	4631      	mov	r1, r6
 8004164:	4628      	mov	r0, r5
 8004166:	47b8      	blx	r7
 8004168:	3001      	adds	r0, #1
 800416a:	f43f ae3c 	beq.w	8003de6 <_printf_float+0xb6>
 800416e:	f108 0801 	add.w	r8, r8, #1
 8004172:	68e3      	ldr	r3, [r4, #12]
 8004174:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004176:	1a5b      	subs	r3, r3, r1
 8004178:	4543      	cmp	r3, r8
 800417a:	dcf0      	bgt.n	800415e <_printf_float+0x42e>
 800417c:	e6fd      	b.n	8003f7a <_printf_float+0x24a>
 800417e:	f04f 0800 	mov.w	r8, #0
 8004182:	f104 0919 	add.w	r9, r4, #25
 8004186:	e7f4      	b.n	8004172 <_printf_float+0x442>

08004188 <_printf_common>:
 8004188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800418c:	4616      	mov	r6, r2
 800418e:	4699      	mov	r9, r3
 8004190:	688a      	ldr	r2, [r1, #8]
 8004192:	690b      	ldr	r3, [r1, #16]
 8004194:	4607      	mov	r7, r0
 8004196:	4293      	cmp	r3, r2
 8004198:	bfb8      	it	lt
 800419a:	4613      	movlt	r3, r2
 800419c:	6033      	str	r3, [r6, #0]
 800419e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041a2:	460c      	mov	r4, r1
 80041a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041a8:	b10a      	cbz	r2, 80041ae <_printf_common+0x26>
 80041aa:	3301      	adds	r3, #1
 80041ac:	6033      	str	r3, [r6, #0]
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	0699      	lsls	r1, r3, #26
 80041b2:	bf42      	ittt	mi
 80041b4:	6833      	ldrmi	r3, [r6, #0]
 80041b6:	3302      	addmi	r3, #2
 80041b8:	6033      	strmi	r3, [r6, #0]
 80041ba:	6825      	ldr	r5, [r4, #0]
 80041bc:	f015 0506 	ands.w	r5, r5, #6
 80041c0:	d106      	bne.n	80041d0 <_printf_common+0x48>
 80041c2:	f104 0a19 	add.w	sl, r4, #25
 80041c6:	68e3      	ldr	r3, [r4, #12]
 80041c8:	6832      	ldr	r2, [r6, #0]
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	42ab      	cmp	r3, r5
 80041ce:	dc28      	bgt.n	8004222 <_printf_common+0x9a>
 80041d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041d4:	1e13      	subs	r3, r2, #0
 80041d6:	6822      	ldr	r2, [r4, #0]
 80041d8:	bf18      	it	ne
 80041da:	2301      	movne	r3, #1
 80041dc:	0692      	lsls	r2, r2, #26
 80041de:	d42d      	bmi.n	800423c <_printf_common+0xb4>
 80041e0:	4649      	mov	r1, r9
 80041e2:	4638      	mov	r0, r7
 80041e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041e8:	47c0      	blx	r8
 80041ea:	3001      	adds	r0, #1
 80041ec:	d020      	beq.n	8004230 <_printf_common+0xa8>
 80041ee:	6823      	ldr	r3, [r4, #0]
 80041f0:	68e5      	ldr	r5, [r4, #12]
 80041f2:	f003 0306 	and.w	r3, r3, #6
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	bf18      	it	ne
 80041fa:	2500      	movne	r5, #0
 80041fc:	6832      	ldr	r2, [r6, #0]
 80041fe:	f04f 0600 	mov.w	r6, #0
 8004202:	68a3      	ldr	r3, [r4, #8]
 8004204:	bf08      	it	eq
 8004206:	1aad      	subeq	r5, r5, r2
 8004208:	6922      	ldr	r2, [r4, #16]
 800420a:	bf08      	it	eq
 800420c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004210:	4293      	cmp	r3, r2
 8004212:	bfc4      	itt	gt
 8004214:	1a9b      	subgt	r3, r3, r2
 8004216:	18ed      	addgt	r5, r5, r3
 8004218:	341a      	adds	r4, #26
 800421a:	42b5      	cmp	r5, r6
 800421c:	d11a      	bne.n	8004254 <_printf_common+0xcc>
 800421e:	2000      	movs	r0, #0
 8004220:	e008      	b.n	8004234 <_printf_common+0xac>
 8004222:	2301      	movs	r3, #1
 8004224:	4652      	mov	r2, sl
 8004226:	4649      	mov	r1, r9
 8004228:	4638      	mov	r0, r7
 800422a:	47c0      	blx	r8
 800422c:	3001      	adds	r0, #1
 800422e:	d103      	bne.n	8004238 <_printf_common+0xb0>
 8004230:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004238:	3501      	adds	r5, #1
 800423a:	e7c4      	b.n	80041c6 <_printf_common+0x3e>
 800423c:	2030      	movs	r0, #48	; 0x30
 800423e:	18e1      	adds	r1, r4, r3
 8004240:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800424a:	4422      	add	r2, r4
 800424c:	3302      	adds	r3, #2
 800424e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004252:	e7c5      	b.n	80041e0 <_printf_common+0x58>
 8004254:	2301      	movs	r3, #1
 8004256:	4622      	mov	r2, r4
 8004258:	4649      	mov	r1, r9
 800425a:	4638      	mov	r0, r7
 800425c:	47c0      	blx	r8
 800425e:	3001      	adds	r0, #1
 8004260:	d0e6      	beq.n	8004230 <_printf_common+0xa8>
 8004262:	3601      	adds	r6, #1
 8004264:	e7d9      	b.n	800421a <_printf_common+0x92>
	...

08004268 <_printf_i>:
 8004268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800426c:	7e0f      	ldrb	r7, [r1, #24]
 800426e:	4691      	mov	r9, r2
 8004270:	2f78      	cmp	r7, #120	; 0x78
 8004272:	4680      	mov	r8, r0
 8004274:	460c      	mov	r4, r1
 8004276:	469a      	mov	sl, r3
 8004278:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800427a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800427e:	d807      	bhi.n	8004290 <_printf_i+0x28>
 8004280:	2f62      	cmp	r7, #98	; 0x62
 8004282:	d80a      	bhi.n	800429a <_printf_i+0x32>
 8004284:	2f00      	cmp	r7, #0
 8004286:	f000 80d9 	beq.w	800443c <_printf_i+0x1d4>
 800428a:	2f58      	cmp	r7, #88	; 0x58
 800428c:	f000 80a4 	beq.w	80043d8 <_printf_i+0x170>
 8004290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004294:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004298:	e03a      	b.n	8004310 <_printf_i+0xa8>
 800429a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800429e:	2b15      	cmp	r3, #21
 80042a0:	d8f6      	bhi.n	8004290 <_printf_i+0x28>
 80042a2:	a101      	add	r1, pc, #4	; (adr r1, 80042a8 <_printf_i+0x40>)
 80042a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042a8:	08004301 	.word	0x08004301
 80042ac:	08004315 	.word	0x08004315
 80042b0:	08004291 	.word	0x08004291
 80042b4:	08004291 	.word	0x08004291
 80042b8:	08004291 	.word	0x08004291
 80042bc:	08004291 	.word	0x08004291
 80042c0:	08004315 	.word	0x08004315
 80042c4:	08004291 	.word	0x08004291
 80042c8:	08004291 	.word	0x08004291
 80042cc:	08004291 	.word	0x08004291
 80042d0:	08004291 	.word	0x08004291
 80042d4:	08004423 	.word	0x08004423
 80042d8:	08004345 	.word	0x08004345
 80042dc:	08004405 	.word	0x08004405
 80042e0:	08004291 	.word	0x08004291
 80042e4:	08004291 	.word	0x08004291
 80042e8:	08004445 	.word	0x08004445
 80042ec:	08004291 	.word	0x08004291
 80042f0:	08004345 	.word	0x08004345
 80042f4:	08004291 	.word	0x08004291
 80042f8:	08004291 	.word	0x08004291
 80042fc:	0800440d 	.word	0x0800440d
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	1d1a      	adds	r2, r3, #4
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	602a      	str	r2, [r5, #0]
 8004308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800430c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004310:	2301      	movs	r3, #1
 8004312:	e0a4      	b.n	800445e <_printf_i+0x1f6>
 8004314:	6820      	ldr	r0, [r4, #0]
 8004316:	6829      	ldr	r1, [r5, #0]
 8004318:	0606      	lsls	r6, r0, #24
 800431a:	f101 0304 	add.w	r3, r1, #4
 800431e:	d50a      	bpl.n	8004336 <_printf_i+0xce>
 8004320:	680e      	ldr	r6, [r1, #0]
 8004322:	602b      	str	r3, [r5, #0]
 8004324:	2e00      	cmp	r6, #0
 8004326:	da03      	bge.n	8004330 <_printf_i+0xc8>
 8004328:	232d      	movs	r3, #45	; 0x2d
 800432a:	4276      	negs	r6, r6
 800432c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004330:	230a      	movs	r3, #10
 8004332:	485e      	ldr	r0, [pc, #376]	; (80044ac <_printf_i+0x244>)
 8004334:	e019      	b.n	800436a <_printf_i+0x102>
 8004336:	680e      	ldr	r6, [r1, #0]
 8004338:	f010 0f40 	tst.w	r0, #64	; 0x40
 800433c:	602b      	str	r3, [r5, #0]
 800433e:	bf18      	it	ne
 8004340:	b236      	sxthne	r6, r6
 8004342:	e7ef      	b.n	8004324 <_printf_i+0xbc>
 8004344:	682b      	ldr	r3, [r5, #0]
 8004346:	6820      	ldr	r0, [r4, #0]
 8004348:	1d19      	adds	r1, r3, #4
 800434a:	6029      	str	r1, [r5, #0]
 800434c:	0601      	lsls	r1, r0, #24
 800434e:	d501      	bpl.n	8004354 <_printf_i+0xec>
 8004350:	681e      	ldr	r6, [r3, #0]
 8004352:	e002      	b.n	800435a <_printf_i+0xf2>
 8004354:	0646      	lsls	r6, r0, #25
 8004356:	d5fb      	bpl.n	8004350 <_printf_i+0xe8>
 8004358:	881e      	ldrh	r6, [r3, #0]
 800435a:	2f6f      	cmp	r7, #111	; 0x6f
 800435c:	bf0c      	ite	eq
 800435e:	2308      	moveq	r3, #8
 8004360:	230a      	movne	r3, #10
 8004362:	4852      	ldr	r0, [pc, #328]	; (80044ac <_printf_i+0x244>)
 8004364:	2100      	movs	r1, #0
 8004366:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800436a:	6865      	ldr	r5, [r4, #4]
 800436c:	2d00      	cmp	r5, #0
 800436e:	bfa8      	it	ge
 8004370:	6821      	ldrge	r1, [r4, #0]
 8004372:	60a5      	str	r5, [r4, #8]
 8004374:	bfa4      	itt	ge
 8004376:	f021 0104 	bicge.w	r1, r1, #4
 800437a:	6021      	strge	r1, [r4, #0]
 800437c:	b90e      	cbnz	r6, 8004382 <_printf_i+0x11a>
 800437e:	2d00      	cmp	r5, #0
 8004380:	d04d      	beq.n	800441e <_printf_i+0x1b6>
 8004382:	4615      	mov	r5, r2
 8004384:	fbb6 f1f3 	udiv	r1, r6, r3
 8004388:	fb03 6711 	mls	r7, r3, r1, r6
 800438c:	5dc7      	ldrb	r7, [r0, r7]
 800438e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004392:	4637      	mov	r7, r6
 8004394:	42bb      	cmp	r3, r7
 8004396:	460e      	mov	r6, r1
 8004398:	d9f4      	bls.n	8004384 <_printf_i+0x11c>
 800439a:	2b08      	cmp	r3, #8
 800439c:	d10b      	bne.n	80043b6 <_printf_i+0x14e>
 800439e:	6823      	ldr	r3, [r4, #0]
 80043a0:	07de      	lsls	r6, r3, #31
 80043a2:	d508      	bpl.n	80043b6 <_printf_i+0x14e>
 80043a4:	6923      	ldr	r3, [r4, #16]
 80043a6:	6861      	ldr	r1, [r4, #4]
 80043a8:	4299      	cmp	r1, r3
 80043aa:	bfde      	ittt	le
 80043ac:	2330      	movle	r3, #48	; 0x30
 80043ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80043b2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80043b6:	1b52      	subs	r2, r2, r5
 80043b8:	6122      	str	r2, [r4, #16]
 80043ba:	464b      	mov	r3, r9
 80043bc:	4621      	mov	r1, r4
 80043be:	4640      	mov	r0, r8
 80043c0:	f8cd a000 	str.w	sl, [sp]
 80043c4:	aa03      	add	r2, sp, #12
 80043c6:	f7ff fedf 	bl	8004188 <_printf_common>
 80043ca:	3001      	adds	r0, #1
 80043cc:	d14c      	bne.n	8004468 <_printf_i+0x200>
 80043ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043d2:	b004      	add	sp, #16
 80043d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043d8:	4834      	ldr	r0, [pc, #208]	; (80044ac <_printf_i+0x244>)
 80043da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80043de:	6829      	ldr	r1, [r5, #0]
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80043e6:	6029      	str	r1, [r5, #0]
 80043e8:	061d      	lsls	r5, r3, #24
 80043ea:	d514      	bpl.n	8004416 <_printf_i+0x1ae>
 80043ec:	07df      	lsls	r7, r3, #31
 80043ee:	bf44      	itt	mi
 80043f0:	f043 0320 	orrmi.w	r3, r3, #32
 80043f4:	6023      	strmi	r3, [r4, #0]
 80043f6:	b91e      	cbnz	r6, 8004400 <_printf_i+0x198>
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	f023 0320 	bic.w	r3, r3, #32
 80043fe:	6023      	str	r3, [r4, #0]
 8004400:	2310      	movs	r3, #16
 8004402:	e7af      	b.n	8004364 <_printf_i+0xfc>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	f043 0320 	orr.w	r3, r3, #32
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	2378      	movs	r3, #120	; 0x78
 800440e:	4828      	ldr	r0, [pc, #160]	; (80044b0 <_printf_i+0x248>)
 8004410:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004414:	e7e3      	b.n	80043de <_printf_i+0x176>
 8004416:	0659      	lsls	r1, r3, #25
 8004418:	bf48      	it	mi
 800441a:	b2b6      	uxthmi	r6, r6
 800441c:	e7e6      	b.n	80043ec <_printf_i+0x184>
 800441e:	4615      	mov	r5, r2
 8004420:	e7bb      	b.n	800439a <_printf_i+0x132>
 8004422:	682b      	ldr	r3, [r5, #0]
 8004424:	6826      	ldr	r6, [r4, #0]
 8004426:	1d18      	adds	r0, r3, #4
 8004428:	6961      	ldr	r1, [r4, #20]
 800442a:	6028      	str	r0, [r5, #0]
 800442c:	0635      	lsls	r5, r6, #24
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	d501      	bpl.n	8004436 <_printf_i+0x1ce>
 8004432:	6019      	str	r1, [r3, #0]
 8004434:	e002      	b.n	800443c <_printf_i+0x1d4>
 8004436:	0670      	lsls	r0, r6, #25
 8004438:	d5fb      	bpl.n	8004432 <_printf_i+0x1ca>
 800443a:	8019      	strh	r1, [r3, #0]
 800443c:	2300      	movs	r3, #0
 800443e:	4615      	mov	r5, r2
 8004440:	6123      	str	r3, [r4, #16]
 8004442:	e7ba      	b.n	80043ba <_printf_i+0x152>
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	2100      	movs	r1, #0
 8004448:	1d1a      	adds	r2, r3, #4
 800444a:	602a      	str	r2, [r5, #0]
 800444c:	681d      	ldr	r5, [r3, #0]
 800444e:	6862      	ldr	r2, [r4, #4]
 8004450:	4628      	mov	r0, r5
 8004452:	f001 fa1f 	bl	8005894 <memchr>
 8004456:	b108      	cbz	r0, 800445c <_printf_i+0x1f4>
 8004458:	1b40      	subs	r0, r0, r5
 800445a:	6060      	str	r0, [r4, #4]
 800445c:	6863      	ldr	r3, [r4, #4]
 800445e:	6123      	str	r3, [r4, #16]
 8004460:	2300      	movs	r3, #0
 8004462:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004466:	e7a8      	b.n	80043ba <_printf_i+0x152>
 8004468:	462a      	mov	r2, r5
 800446a:	4649      	mov	r1, r9
 800446c:	4640      	mov	r0, r8
 800446e:	6923      	ldr	r3, [r4, #16]
 8004470:	47d0      	blx	sl
 8004472:	3001      	adds	r0, #1
 8004474:	d0ab      	beq.n	80043ce <_printf_i+0x166>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	079b      	lsls	r3, r3, #30
 800447a:	d413      	bmi.n	80044a4 <_printf_i+0x23c>
 800447c:	68e0      	ldr	r0, [r4, #12]
 800447e:	9b03      	ldr	r3, [sp, #12]
 8004480:	4298      	cmp	r0, r3
 8004482:	bfb8      	it	lt
 8004484:	4618      	movlt	r0, r3
 8004486:	e7a4      	b.n	80043d2 <_printf_i+0x16a>
 8004488:	2301      	movs	r3, #1
 800448a:	4632      	mov	r2, r6
 800448c:	4649      	mov	r1, r9
 800448e:	4640      	mov	r0, r8
 8004490:	47d0      	blx	sl
 8004492:	3001      	adds	r0, #1
 8004494:	d09b      	beq.n	80043ce <_printf_i+0x166>
 8004496:	3501      	adds	r5, #1
 8004498:	68e3      	ldr	r3, [r4, #12]
 800449a:	9903      	ldr	r1, [sp, #12]
 800449c:	1a5b      	subs	r3, r3, r1
 800449e:	42ab      	cmp	r3, r5
 80044a0:	dcf2      	bgt.n	8004488 <_printf_i+0x220>
 80044a2:	e7eb      	b.n	800447c <_printf_i+0x214>
 80044a4:	2500      	movs	r5, #0
 80044a6:	f104 0619 	add.w	r6, r4, #25
 80044aa:	e7f5      	b.n	8004498 <_printf_i+0x230>
 80044ac:	080067d6 	.word	0x080067d6
 80044b0:	080067e7 	.word	0x080067e7

080044b4 <iprintf>:
 80044b4:	b40f      	push	{r0, r1, r2, r3}
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <iprintf+0x2c>)
 80044b8:	b513      	push	{r0, r1, r4, lr}
 80044ba:	681c      	ldr	r4, [r3, #0]
 80044bc:	b124      	cbz	r4, 80044c8 <iprintf+0x14>
 80044be:	69a3      	ldr	r3, [r4, #24]
 80044c0:	b913      	cbnz	r3, 80044c8 <iprintf+0x14>
 80044c2:	4620      	mov	r0, r4
 80044c4:	f001 f8d4 	bl	8005670 <__sinit>
 80044c8:	ab05      	add	r3, sp, #20
 80044ca:	4620      	mov	r0, r4
 80044cc:	9a04      	ldr	r2, [sp, #16]
 80044ce:	68a1      	ldr	r1, [r4, #8]
 80044d0:	9301      	str	r3, [sp, #4]
 80044d2:	f001 fe95 	bl	8006200 <_vfiprintf_r>
 80044d6:	b002      	add	sp, #8
 80044d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044dc:	b004      	add	sp, #16
 80044de:	4770      	bx	lr
 80044e0:	2000000c 	.word	0x2000000c

080044e4 <_puts_r>:
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	460e      	mov	r6, r1
 80044e8:	4605      	mov	r5, r0
 80044ea:	b118      	cbz	r0, 80044f4 <_puts_r+0x10>
 80044ec:	6983      	ldr	r3, [r0, #24]
 80044ee:	b90b      	cbnz	r3, 80044f4 <_puts_r+0x10>
 80044f0:	f001 f8be 	bl	8005670 <__sinit>
 80044f4:	69ab      	ldr	r3, [r5, #24]
 80044f6:	68ac      	ldr	r4, [r5, #8]
 80044f8:	b913      	cbnz	r3, 8004500 <_puts_r+0x1c>
 80044fa:	4628      	mov	r0, r5
 80044fc:	f001 f8b8 	bl	8005670 <__sinit>
 8004500:	4b2c      	ldr	r3, [pc, #176]	; (80045b4 <_puts_r+0xd0>)
 8004502:	429c      	cmp	r4, r3
 8004504:	d120      	bne.n	8004548 <_puts_r+0x64>
 8004506:	686c      	ldr	r4, [r5, #4]
 8004508:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800450a:	07db      	lsls	r3, r3, #31
 800450c:	d405      	bmi.n	800451a <_puts_r+0x36>
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	0598      	lsls	r0, r3, #22
 8004512:	d402      	bmi.n	800451a <_puts_r+0x36>
 8004514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004516:	f001 f94e 	bl	80057b6 <__retarget_lock_acquire_recursive>
 800451a:	89a3      	ldrh	r3, [r4, #12]
 800451c:	0719      	lsls	r1, r3, #28
 800451e:	d51d      	bpl.n	800455c <_puts_r+0x78>
 8004520:	6923      	ldr	r3, [r4, #16]
 8004522:	b1db      	cbz	r3, 800455c <_puts_r+0x78>
 8004524:	3e01      	subs	r6, #1
 8004526:	68a3      	ldr	r3, [r4, #8]
 8004528:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800452c:	3b01      	subs	r3, #1
 800452e:	60a3      	str	r3, [r4, #8]
 8004530:	bb39      	cbnz	r1, 8004582 <_puts_r+0x9e>
 8004532:	2b00      	cmp	r3, #0
 8004534:	da38      	bge.n	80045a8 <_puts_r+0xc4>
 8004536:	4622      	mov	r2, r4
 8004538:	210a      	movs	r1, #10
 800453a:	4628      	mov	r0, r5
 800453c:	f000 f848 	bl	80045d0 <__swbuf_r>
 8004540:	3001      	adds	r0, #1
 8004542:	d011      	beq.n	8004568 <_puts_r+0x84>
 8004544:	250a      	movs	r5, #10
 8004546:	e011      	b.n	800456c <_puts_r+0x88>
 8004548:	4b1b      	ldr	r3, [pc, #108]	; (80045b8 <_puts_r+0xd4>)
 800454a:	429c      	cmp	r4, r3
 800454c:	d101      	bne.n	8004552 <_puts_r+0x6e>
 800454e:	68ac      	ldr	r4, [r5, #8]
 8004550:	e7da      	b.n	8004508 <_puts_r+0x24>
 8004552:	4b1a      	ldr	r3, [pc, #104]	; (80045bc <_puts_r+0xd8>)
 8004554:	429c      	cmp	r4, r3
 8004556:	bf08      	it	eq
 8004558:	68ec      	ldreq	r4, [r5, #12]
 800455a:	e7d5      	b.n	8004508 <_puts_r+0x24>
 800455c:	4621      	mov	r1, r4
 800455e:	4628      	mov	r0, r5
 8004560:	f000 f888 	bl	8004674 <__swsetup_r>
 8004564:	2800      	cmp	r0, #0
 8004566:	d0dd      	beq.n	8004524 <_puts_r+0x40>
 8004568:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800456c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800456e:	07da      	lsls	r2, r3, #31
 8004570:	d405      	bmi.n	800457e <_puts_r+0x9a>
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	059b      	lsls	r3, r3, #22
 8004576:	d402      	bmi.n	800457e <_puts_r+0x9a>
 8004578:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800457a:	f001 f91d 	bl	80057b8 <__retarget_lock_release_recursive>
 800457e:	4628      	mov	r0, r5
 8004580:	bd70      	pop	{r4, r5, r6, pc}
 8004582:	2b00      	cmp	r3, #0
 8004584:	da04      	bge.n	8004590 <_puts_r+0xac>
 8004586:	69a2      	ldr	r2, [r4, #24]
 8004588:	429a      	cmp	r2, r3
 800458a:	dc06      	bgt.n	800459a <_puts_r+0xb6>
 800458c:	290a      	cmp	r1, #10
 800458e:	d004      	beq.n	800459a <_puts_r+0xb6>
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	6022      	str	r2, [r4, #0]
 8004596:	7019      	strb	r1, [r3, #0]
 8004598:	e7c5      	b.n	8004526 <_puts_r+0x42>
 800459a:	4622      	mov	r2, r4
 800459c:	4628      	mov	r0, r5
 800459e:	f000 f817 	bl	80045d0 <__swbuf_r>
 80045a2:	3001      	adds	r0, #1
 80045a4:	d1bf      	bne.n	8004526 <_puts_r+0x42>
 80045a6:	e7df      	b.n	8004568 <_puts_r+0x84>
 80045a8:	250a      	movs	r5, #10
 80045aa:	6823      	ldr	r3, [r4, #0]
 80045ac:	1c5a      	adds	r2, r3, #1
 80045ae:	6022      	str	r2, [r4, #0]
 80045b0:	701d      	strb	r5, [r3, #0]
 80045b2:	e7db      	b.n	800456c <_puts_r+0x88>
 80045b4:	080068a8 	.word	0x080068a8
 80045b8:	080068c8 	.word	0x080068c8
 80045bc:	08006888 	.word	0x08006888

080045c0 <puts>:
 80045c0:	4b02      	ldr	r3, [pc, #8]	; (80045cc <puts+0xc>)
 80045c2:	4601      	mov	r1, r0
 80045c4:	6818      	ldr	r0, [r3, #0]
 80045c6:	f7ff bf8d 	b.w	80044e4 <_puts_r>
 80045ca:	bf00      	nop
 80045cc:	2000000c 	.word	0x2000000c

080045d0 <__swbuf_r>:
 80045d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d2:	460e      	mov	r6, r1
 80045d4:	4614      	mov	r4, r2
 80045d6:	4605      	mov	r5, r0
 80045d8:	b118      	cbz	r0, 80045e2 <__swbuf_r+0x12>
 80045da:	6983      	ldr	r3, [r0, #24]
 80045dc:	b90b      	cbnz	r3, 80045e2 <__swbuf_r+0x12>
 80045de:	f001 f847 	bl	8005670 <__sinit>
 80045e2:	4b21      	ldr	r3, [pc, #132]	; (8004668 <__swbuf_r+0x98>)
 80045e4:	429c      	cmp	r4, r3
 80045e6:	d12b      	bne.n	8004640 <__swbuf_r+0x70>
 80045e8:	686c      	ldr	r4, [r5, #4]
 80045ea:	69a3      	ldr	r3, [r4, #24]
 80045ec:	60a3      	str	r3, [r4, #8]
 80045ee:	89a3      	ldrh	r3, [r4, #12]
 80045f0:	071a      	lsls	r2, r3, #28
 80045f2:	d52f      	bpl.n	8004654 <__swbuf_r+0x84>
 80045f4:	6923      	ldr	r3, [r4, #16]
 80045f6:	b36b      	cbz	r3, 8004654 <__swbuf_r+0x84>
 80045f8:	6923      	ldr	r3, [r4, #16]
 80045fa:	6820      	ldr	r0, [r4, #0]
 80045fc:	b2f6      	uxtb	r6, r6
 80045fe:	1ac0      	subs	r0, r0, r3
 8004600:	6963      	ldr	r3, [r4, #20]
 8004602:	4637      	mov	r7, r6
 8004604:	4283      	cmp	r3, r0
 8004606:	dc04      	bgt.n	8004612 <__swbuf_r+0x42>
 8004608:	4621      	mov	r1, r4
 800460a:	4628      	mov	r0, r5
 800460c:	f000 ff9c 	bl	8005548 <_fflush_r>
 8004610:	bb30      	cbnz	r0, 8004660 <__swbuf_r+0x90>
 8004612:	68a3      	ldr	r3, [r4, #8]
 8004614:	3001      	adds	r0, #1
 8004616:	3b01      	subs	r3, #1
 8004618:	60a3      	str	r3, [r4, #8]
 800461a:	6823      	ldr	r3, [r4, #0]
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	6022      	str	r2, [r4, #0]
 8004620:	701e      	strb	r6, [r3, #0]
 8004622:	6963      	ldr	r3, [r4, #20]
 8004624:	4283      	cmp	r3, r0
 8004626:	d004      	beq.n	8004632 <__swbuf_r+0x62>
 8004628:	89a3      	ldrh	r3, [r4, #12]
 800462a:	07db      	lsls	r3, r3, #31
 800462c:	d506      	bpl.n	800463c <__swbuf_r+0x6c>
 800462e:	2e0a      	cmp	r6, #10
 8004630:	d104      	bne.n	800463c <__swbuf_r+0x6c>
 8004632:	4621      	mov	r1, r4
 8004634:	4628      	mov	r0, r5
 8004636:	f000 ff87 	bl	8005548 <_fflush_r>
 800463a:	b988      	cbnz	r0, 8004660 <__swbuf_r+0x90>
 800463c:	4638      	mov	r0, r7
 800463e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004640:	4b0a      	ldr	r3, [pc, #40]	; (800466c <__swbuf_r+0x9c>)
 8004642:	429c      	cmp	r4, r3
 8004644:	d101      	bne.n	800464a <__swbuf_r+0x7a>
 8004646:	68ac      	ldr	r4, [r5, #8]
 8004648:	e7cf      	b.n	80045ea <__swbuf_r+0x1a>
 800464a:	4b09      	ldr	r3, [pc, #36]	; (8004670 <__swbuf_r+0xa0>)
 800464c:	429c      	cmp	r4, r3
 800464e:	bf08      	it	eq
 8004650:	68ec      	ldreq	r4, [r5, #12]
 8004652:	e7ca      	b.n	80045ea <__swbuf_r+0x1a>
 8004654:	4621      	mov	r1, r4
 8004656:	4628      	mov	r0, r5
 8004658:	f000 f80c 	bl	8004674 <__swsetup_r>
 800465c:	2800      	cmp	r0, #0
 800465e:	d0cb      	beq.n	80045f8 <__swbuf_r+0x28>
 8004660:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004664:	e7ea      	b.n	800463c <__swbuf_r+0x6c>
 8004666:	bf00      	nop
 8004668:	080068a8 	.word	0x080068a8
 800466c:	080068c8 	.word	0x080068c8
 8004670:	08006888 	.word	0x08006888

08004674 <__swsetup_r>:
 8004674:	4b32      	ldr	r3, [pc, #200]	; (8004740 <__swsetup_r+0xcc>)
 8004676:	b570      	push	{r4, r5, r6, lr}
 8004678:	681d      	ldr	r5, [r3, #0]
 800467a:	4606      	mov	r6, r0
 800467c:	460c      	mov	r4, r1
 800467e:	b125      	cbz	r5, 800468a <__swsetup_r+0x16>
 8004680:	69ab      	ldr	r3, [r5, #24]
 8004682:	b913      	cbnz	r3, 800468a <__swsetup_r+0x16>
 8004684:	4628      	mov	r0, r5
 8004686:	f000 fff3 	bl	8005670 <__sinit>
 800468a:	4b2e      	ldr	r3, [pc, #184]	; (8004744 <__swsetup_r+0xd0>)
 800468c:	429c      	cmp	r4, r3
 800468e:	d10f      	bne.n	80046b0 <__swsetup_r+0x3c>
 8004690:	686c      	ldr	r4, [r5, #4]
 8004692:	89a3      	ldrh	r3, [r4, #12]
 8004694:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004698:	0719      	lsls	r1, r3, #28
 800469a:	d42c      	bmi.n	80046f6 <__swsetup_r+0x82>
 800469c:	06dd      	lsls	r5, r3, #27
 800469e:	d411      	bmi.n	80046c4 <__swsetup_r+0x50>
 80046a0:	2309      	movs	r3, #9
 80046a2:	6033      	str	r3, [r6, #0]
 80046a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80046a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046ac:	81a3      	strh	r3, [r4, #12]
 80046ae:	e03e      	b.n	800472e <__swsetup_r+0xba>
 80046b0:	4b25      	ldr	r3, [pc, #148]	; (8004748 <__swsetup_r+0xd4>)
 80046b2:	429c      	cmp	r4, r3
 80046b4:	d101      	bne.n	80046ba <__swsetup_r+0x46>
 80046b6:	68ac      	ldr	r4, [r5, #8]
 80046b8:	e7eb      	b.n	8004692 <__swsetup_r+0x1e>
 80046ba:	4b24      	ldr	r3, [pc, #144]	; (800474c <__swsetup_r+0xd8>)
 80046bc:	429c      	cmp	r4, r3
 80046be:	bf08      	it	eq
 80046c0:	68ec      	ldreq	r4, [r5, #12]
 80046c2:	e7e6      	b.n	8004692 <__swsetup_r+0x1e>
 80046c4:	0758      	lsls	r0, r3, #29
 80046c6:	d512      	bpl.n	80046ee <__swsetup_r+0x7a>
 80046c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046ca:	b141      	cbz	r1, 80046de <__swsetup_r+0x6a>
 80046cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046d0:	4299      	cmp	r1, r3
 80046d2:	d002      	beq.n	80046da <__swsetup_r+0x66>
 80046d4:	4630      	mov	r0, r6
 80046d6:	f001 fc8f 	bl	8005ff8 <_free_r>
 80046da:	2300      	movs	r3, #0
 80046dc:	6363      	str	r3, [r4, #52]	; 0x34
 80046de:	89a3      	ldrh	r3, [r4, #12]
 80046e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80046e4:	81a3      	strh	r3, [r4, #12]
 80046e6:	2300      	movs	r3, #0
 80046e8:	6063      	str	r3, [r4, #4]
 80046ea:	6923      	ldr	r3, [r4, #16]
 80046ec:	6023      	str	r3, [r4, #0]
 80046ee:	89a3      	ldrh	r3, [r4, #12]
 80046f0:	f043 0308 	orr.w	r3, r3, #8
 80046f4:	81a3      	strh	r3, [r4, #12]
 80046f6:	6923      	ldr	r3, [r4, #16]
 80046f8:	b94b      	cbnz	r3, 800470e <__swsetup_r+0x9a>
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004704:	d003      	beq.n	800470e <__swsetup_r+0x9a>
 8004706:	4621      	mov	r1, r4
 8004708:	4630      	mov	r0, r6
 800470a:	f001 f87b 	bl	8005804 <__smakebuf_r>
 800470e:	89a0      	ldrh	r0, [r4, #12]
 8004710:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004714:	f010 0301 	ands.w	r3, r0, #1
 8004718:	d00a      	beq.n	8004730 <__swsetup_r+0xbc>
 800471a:	2300      	movs	r3, #0
 800471c:	60a3      	str	r3, [r4, #8]
 800471e:	6963      	ldr	r3, [r4, #20]
 8004720:	425b      	negs	r3, r3
 8004722:	61a3      	str	r3, [r4, #24]
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	b943      	cbnz	r3, 800473a <__swsetup_r+0xc6>
 8004728:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800472c:	d1ba      	bne.n	80046a4 <__swsetup_r+0x30>
 800472e:	bd70      	pop	{r4, r5, r6, pc}
 8004730:	0781      	lsls	r1, r0, #30
 8004732:	bf58      	it	pl
 8004734:	6963      	ldrpl	r3, [r4, #20]
 8004736:	60a3      	str	r3, [r4, #8]
 8004738:	e7f4      	b.n	8004724 <__swsetup_r+0xb0>
 800473a:	2000      	movs	r0, #0
 800473c:	e7f7      	b.n	800472e <__swsetup_r+0xba>
 800473e:	bf00      	nop
 8004740:	2000000c 	.word	0x2000000c
 8004744:	080068a8 	.word	0x080068a8
 8004748:	080068c8 	.word	0x080068c8
 800474c:	08006888 	.word	0x08006888

08004750 <quorem>:
 8004750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004754:	6903      	ldr	r3, [r0, #16]
 8004756:	690c      	ldr	r4, [r1, #16]
 8004758:	4607      	mov	r7, r0
 800475a:	42a3      	cmp	r3, r4
 800475c:	f2c0 8082 	blt.w	8004864 <quorem+0x114>
 8004760:	3c01      	subs	r4, #1
 8004762:	f100 0514 	add.w	r5, r0, #20
 8004766:	f101 0814 	add.w	r8, r1, #20
 800476a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800476e:	9301      	str	r3, [sp, #4]
 8004770:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004774:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004778:	3301      	adds	r3, #1
 800477a:	429a      	cmp	r2, r3
 800477c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004780:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004784:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004788:	d331      	bcc.n	80047ee <quorem+0x9e>
 800478a:	f04f 0e00 	mov.w	lr, #0
 800478e:	4640      	mov	r0, r8
 8004790:	46ac      	mov	ip, r5
 8004792:	46f2      	mov	sl, lr
 8004794:	f850 2b04 	ldr.w	r2, [r0], #4
 8004798:	b293      	uxth	r3, r2
 800479a:	fb06 e303 	mla	r3, r6, r3, lr
 800479e:	0c12      	lsrs	r2, r2, #16
 80047a0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	fb06 e202 	mla	r2, r6, r2, lr
 80047aa:	ebaa 0303 	sub.w	r3, sl, r3
 80047ae:	f8dc a000 	ldr.w	sl, [ip]
 80047b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047b6:	fa1f fa8a 	uxth.w	sl, sl
 80047ba:	4453      	add	r3, sl
 80047bc:	f8dc a000 	ldr.w	sl, [ip]
 80047c0:	b292      	uxth	r2, r2
 80047c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80047c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047d0:	4581      	cmp	r9, r0
 80047d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80047d6:	f84c 3b04 	str.w	r3, [ip], #4
 80047da:	d2db      	bcs.n	8004794 <quorem+0x44>
 80047dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80047e0:	b92b      	cbnz	r3, 80047ee <quorem+0x9e>
 80047e2:	9b01      	ldr	r3, [sp, #4]
 80047e4:	3b04      	subs	r3, #4
 80047e6:	429d      	cmp	r5, r3
 80047e8:	461a      	mov	r2, r3
 80047ea:	d32f      	bcc.n	800484c <quorem+0xfc>
 80047ec:	613c      	str	r4, [r7, #16]
 80047ee:	4638      	mov	r0, r7
 80047f0:	f001 faea 	bl	8005dc8 <__mcmp>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	db25      	blt.n	8004844 <quorem+0xf4>
 80047f8:	4628      	mov	r0, r5
 80047fa:	f04f 0c00 	mov.w	ip, #0
 80047fe:	3601      	adds	r6, #1
 8004800:	f858 1b04 	ldr.w	r1, [r8], #4
 8004804:	f8d0 e000 	ldr.w	lr, [r0]
 8004808:	b28b      	uxth	r3, r1
 800480a:	ebac 0303 	sub.w	r3, ip, r3
 800480e:	fa1f f28e 	uxth.w	r2, lr
 8004812:	4413      	add	r3, r2
 8004814:	0c0a      	lsrs	r2, r1, #16
 8004816:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800481a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800481e:	b29b      	uxth	r3, r3
 8004820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004824:	45c1      	cmp	r9, r8
 8004826:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800482a:	f840 3b04 	str.w	r3, [r0], #4
 800482e:	d2e7      	bcs.n	8004800 <quorem+0xb0>
 8004830:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004834:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004838:	b922      	cbnz	r2, 8004844 <quorem+0xf4>
 800483a:	3b04      	subs	r3, #4
 800483c:	429d      	cmp	r5, r3
 800483e:	461a      	mov	r2, r3
 8004840:	d30a      	bcc.n	8004858 <quorem+0x108>
 8004842:	613c      	str	r4, [r7, #16]
 8004844:	4630      	mov	r0, r6
 8004846:	b003      	add	sp, #12
 8004848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	3b04      	subs	r3, #4
 8004850:	2a00      	cmp	r2, #0
 8004852:	d1cb      	bne.n	80047ec <quorem+0x9c>
 8004854:	3c01      	subs	r4, #1
 8004856:	e7c6      	b.n	80047e6 <quorem+0x96>
 8004858:	6812      	ldr	r2, [r2, #0]
 800485a:	3b04      	subs	r3, #4
 800485c:	2a00      	cmp	r2, #0
 800485e:	d1f0      	bne.n	8004842 <quorem+0xf2>
 8004860:	3c01      	subs	r4, #1
 8004862:	e7eb      	b.n	800483c <quorem+0xec>
 8004864:	2000      	movs	r0, #0
 8004866:	e7ee      	b.n	8004846 <quorem+0xf6>

08004868 <_dtoa_r>:
 8004868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486c:	4616      	mov	r6, r2
 800486e:	461f      	mov	r7, r3
 8004870:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004872:	b099      	sub	sp, #100	; 0x64
 8004874:	4605      	mov	r5, r0
 8004876:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800487a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800487e:	b974      	cbnz	r4, 800489e <_dtoa_r+0x36>
 8004880:	2010      	movs	r0, #16
 8004882:	f000 ffff 	bl	8005884 <malloc>
 8004886:	4602      	mov	r2, r0
 8004888:	6268      	str	r0, [r5, #36]	; 0x24
 800488a:	b920      	cbnz	r0, 8004896 <_dtoa_r+0x2e>
 800488c:	21ea      	movs	r1, #234	; 0xea
 800488e:	4ba8      	ldr	r3, [pc, #672]	; (8004b30 <_dtoa_r+0x2c8>)
 8004890:	48a8      	ldr	r0, [pc, #672]	; (8004b34 <_dtoa_r+0x2cc>)
 8004892:	f001 fe4b 	bl	800652c <__assert_func>
 8004896:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800489a:	6004      	str	r4, [r0, #0]
 800489c:	60c4      	str	r4, [r0, #12]
 800489e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048a0:	6819      	ldr	r1, [r3, #0]
 80048a2:	b151      	cbz	r1, 80048ba <_dtoa_r+0x52>
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	2301      	movs	r3, #1
 80048a8:	4093      	lsls	r3, r2
 80048aa:	604a      	str	r2, [r1, #4]
 80048ac:	608b      	str	r3, [r1, #8]
 80048ae:	4628      	mov	r0, r5
 80048b0:	f001 f84c 	bl	800594c <_Bfree>
 80048b4:	2200      	movs	r2, #0
 80048b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	1e3b      	subs	r3, r7, #0
 80048bc:	bfaf      	iteee	ge
 80048be:	2300      	movge	r3, #0
 80048c0:	2201      	movlt	r2, #1
 80048c2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048c6:	9305      	strlt	r3, [sp, #20]
 80048c8:	bfa8      	it	ge
 80048ca:	f8c8 3000 	strge.w	r3, [r8]
 80048ce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80048d2:	4b99      	ldr	r3, [pc, #612]	; (8004b38 <_dtoa_r+0x2d0>)
 80048d4:	bfb8      	it	lt
 80048d6:	f8c8 2000 	strlt.w	r2, [r8]
 80048da:	ea33 0309 	bics.w	r3, r3, r9
 80048de:	d119      	bne.n	8004914 <_dtoa_r+0xac>
 80048e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80048e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80048e6:	6013      	str	r3, [r2, #0]
 80048e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80048ec:	4333      	orrs	r3, r6
 80048ee:	f000 857f 	beq.w	80053f0 <_dtoa_r+0xb88>
 80048f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80048f4:	b953      	cbnz	r3, 800490c <_dtoa_r+0xa4>
 80048f6:	4b91      	ldr	r3, [pc, #580]	; (8004b3c <_dtoa_r+0x2d4>)
 80048f8:	e022      	b.n	8004940 <_dtoa_r+0xd8>
 80048fa:	4b91      	ldr	r3, [pc, #580]	; (8004b40 <_dtoa_r+0x2d8>)
 80048fc:	9303      	str	r3, [sp, #12]
 80048fe:	3308      	adds	r3, #8
 8004900:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	9803      	ldr	r0, [sp, #12]
 8004906:	b019      	add	sp, #100	; 0x64
 8004908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800490c:	4b8b      	ldr	r3, [pc, #556]	; (8004b3c <_dtoa_r+0x2d4>)
 800490e:	9303      	str	r3, [sp, #12]
 8004910:	3303      	adds	r3, #3
 8004912:	e7f5      	b.n	8004900 <_dtoa_r+0x98>
 8004914:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004918:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800491c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004920:	2200      	movs	r2, #0
 8004922:	2300      	movs	r3, #0
 8004924:	f7fc f840 	bl	80009a8 <__aeabi_dcmpeq>
 8004928:	4680      	mov	r8, r0
 800492a:	b158      	cbz	r0, 8004944 <_dtoa_r+0xdc>
 800492c:	2301      	movs	r3, #1
 800492e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 8558 	beq.w	80053ea <_dtoa_r+0xb82>
 800493a:	4882      	ldr	r0, [pc, #520]	; (8004b44 <_dtoa_r+0x2dc>)
 800493c:	6018      	str	r0, [r3, #0]
 800493e:	1e43      	subs	r3, r0, #1
 8004940:	9303      	str	r3, [sp, #12]
 8004942:	e7df      	b.n	8004904 <_dtoa_r+0x9c>
 8004944:	ab16      	add	r3, sp, #88	; 0x58
 8004946:	9301      	str	r3, [sp, #4]
 8004948:	ab17      	add	r3, sp, #92	; 0x5c
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	4628      	mov	r0, r5
 800494e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004952:	f001 fae1 	bl	8005f18 <__d2b>
 8004956:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800495a:	4683      	mov	fp, r0
 800495c:	2c00      	cmp	r4, #0
 800495e:	d07f      	beq.n	8004a60 <_dtoa_r+0x1f8>
 8004960:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004966:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800496a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800496e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004972:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004976:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800497a:	2200      	movs	r2, #0
 800497c:	4b72      	ldr	r3, [pc, #456]	; (8004b48 <_dtoa_r+0x2e0>)
 800497e:	f7fb fbf3 	bl	8000168 <__aeabi_dsub>
 8004982:	a365      	add	r3, pc, #404	; (adr r3, 8004b18 <_dtoa_r+0x2b0>)
 8004984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004988:	f7fb fda6 	bl	80004d8 <__aeabi_dmul>
 800498c:	a364      	add	r3, pc, #400	; (adr r3, 8004b20 <_dtoa_r+0x2b8>)
 800498e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004992:	f7fb fbeb 	bl	800016c <__adddf3>
 8004996:	4606      	mov	r6, r0
 8004998:	4620      	mov	r0, r4
 800499a:	460f      	mov	r7, r1
 800499c:	f7fb fd32 	bl	8000404 <__aeabi_i2d>
 80049a0:	a361      	add	r3, pc, #388	; (adr r3, 8004b28 <_dtoa_r+0x2c0>)
 80049a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a6:	f7fb fd97 	bl	80004d8 <__aeabi_dmul>
 80049aa:	4602      	mov	r2, r0
 80049ac:	460b      	mov	r3, r1
 80049ae:	4630      	mov	r0, r6
 80049b0:	4639      	mov	r1, r7
 80049b2:	f7fb fbdb 	bl	800016c <__adddf3>
 80049b6:	4606      	mov	r6, r0
 80049b8:	460f      	mov	r7, r1
 80049ba:	f7fc f83d 	bl	8000a38 <__aeabi_d2iz>
 80049be:	2200      	movs	r2, #0
 80049c0:	4682      	mov	sl, r0
 80049c2:	2300      	movs	r3, #0
 80049c4:	4630      	mov	r0, r6
 80049c6:	4639      	mov	r1, r7
 80049c8:	f7fb fff8 	bl	80009bc <__aeabi_dcmplt>
 80049cc:	b148      	cbz	r0, 80049e2 <_dtoa_r+0x17a>
 80049ce:	4650      	mov	r0, sl
 80049d0:	f7fb fd18 	bl	8000404 <__aeabi_i2d>
 80049d4:	4632      	mov	r2, r6
 80049d6:	463b      	mov	r3, r7
 80049d8:	f7fb ffe6 	bl	80009a8 <__aeabi_dcmpeq>
 80049dc:	b908      	cbnz	r0, 80049e2 <_dtoa_r+0x17a>
 80049de:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80049e2:	f1ba 0f16 	cmp.w	sl, #22
 80049e6:	d858      	bhi.n	8004a9a <_dtoa_r+0x232>
 80049e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049ec:	4b57      	ldr	r3, [pc, #348]	; (8004b4c <_dtoa_r+0x2e4>)
 80049ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80049f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f6:	f7fb ffe1 	bl	80009bc <__aeabi_dcmplt>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d04f      	beq.n	8004a9e <_dtoa_r+0x236>
 80049fe:	2300      	movs	r3, #0
 8004a00:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004a04:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a08:	1b1c      	subs	r4, r3, r4
 8004a0a:	1e63      	subs	r3, r4, #1
 8004a0c:	9309      	str	r3, [sp, #36]	; 0x24
 8004a0e:	bf49      	itett	mi
 8004a10:	f1c4 0301 	rsbmi	r3, r4, #1
 8004a14:	2300      	movpl	r3, #0
 8004a16:	9306      	strmi	r3, [sp, #24]
 8004a18:	2300      	movmi	r3, #0
 8004a1a:	bf54      	ite	pl
 8004a1c:	9306      	strpl	r3, [sp, #24]
 8004a1e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004a20:	f1ba 0f00 	cmp.w	sl, #0
 8004a24:	db3d      	blt.n	8004aa2 <_dtoa_r+0x23a>
 8004a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a28:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004a2c:	4453      	add	r3, sl
 8004a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a30:	2300      	movs	r3, #0
 8004a32:	930a      	str	r3, [sp, #40]	; 0x28
 8004a34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a36:	2b09      	cmp	r3, #9
 8004a38:	f200 808c 	bhi.w	8004b54 <_dtoa_r+0x2ec>
 8004a3c:	2b05      	cmp	r3, #5
 8004a3e:	bfc4      	itt	gt
 8004a40:	3b04      	subgt	r3, #4
 8004a42:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004a44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a46:	bfc8      	it	gt
 8004a48:	2400      	movgt	r4, #0
 8004a4a:	f1a3 0302 	sub.w	r3, r3, #2
 8004a4e:	bfd8      	it	le
 8004a50:	2401      	movle	r4, #1
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	f200 808a 	bhi.w	8004b6c <_dtoa_r+0x304>
 8004a58:	e8df f003 	tbb	[pc, r3]
 8004a5c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004a60:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004a64:	441c      	add	r4, r3
 8004a66:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004a6a:	2b20      	cmp	r3, #32
 8004a6c:	bfc3      	ittte	gt
 8004a6e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a72:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004a76:	fa09 f303 	lslgt.w	r3, r9, r3
 8004a7a:	f1c3 0320 	rsble	r3, r3, #32
 8004a7e:	bfc6      	itte	gt
 8004a80:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004a84:	4318      	orrgt	r0, r3
 8004a86:	fa06 f003 	lslle.w	r0, r6, r3
 8004a8a:	f7fb fcab 	bl	80003e4 <__aeabi_ui2d>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004a94:	3c01      	subs	r4, #1
 8004a96:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a98:	e76f      	b.n	800497a <_dtoa_r+0x112>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e7b2      	b.n	8004a04 <_dtoa_r+0x19c>
 8004a9e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004aa0:	e7b1      	b.n	8004a06 <_dtoa_r+0x19e>
 8004aa2:	9b06      	ldr	r3, [sp, #24]
 8004aa4:	eba3 030a 	sub.w	r3, r3, sl
 8004aa8:	9306      	str	r3, [sp, #24]
 8004aaa:	f1ca 0300 	rsb	r3, sl, #0
 8004aae:	930a      	str	r3, [sp, #40]	; 0x28
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	930e      	str	r3, [sp, #56]	; 0x38
 8004ab4:	e7be      	b.n	8004a34 <_dtoa_r+0x1cc>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004aba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	dc58      	bgt.n	8004b72 <_dtoa_r+0x30a>
 8004ac0:	f04f 0901 	mov.w	r9, #1
 8004ac4:	464b      	mov	r3, r9
 8004ac6:	f8cd 9020 	str.w	r9, [sp, #32]
 8004aca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004ace:	2200      	movs	r2, #0
 8004ad0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004ad2:	6042      	str	r2, [r0, #4]
 8004ad4:	2204      	movs	r2, #4
 8004ad6:	f102 0614 	add.w	r6, r2, #20
 8004ada:	429e      	cmp	r6, r3
 8004adc:	6841      	ldr	r1, [r0, #4]
 8004ade:	d94e      	bls.n	8004b7e <_dtoa_r+0x316>
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f000 fef3 	bl	80058cc <_Balloc>
 8004ae6:	9003      	str	r0, [sp, #12]
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d14c      	bne.n	8004b86 <_dtoa_r+0x31e>
 8004aec:	4602      	mov	r2, r0
 8004aee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004af2:	4b17      	ldr	r3, [pc, #92]	; (8004b50 <_dtoa_r+0x2e8>)
 8004af4:	e6cc      	b.n	8004890 <_dtoa_r+0x28>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e7de      	b.n	8004ab8 <_dtoa_r+0x250>
 8004afa:	2300      	movs	r3, #0
 8004afc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004afe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b00:	eb0a 0903 	add.w	r9, sl, r3
 8004b04:	f109 0301 	add.w	r3, r9, #1
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	9308      	str	r3, [sp, #32]
 8004b0c:	bfb8      	it	lt
 8004b0e:	2301      	movlt	r3, #1
 8004b10:	e7dd      	b.n	8004ace <_dtoa_r+0x266>
 8004b12:	2301      	movs	r3, #1
 8004b14:	e7f2      	b.n	8004afc <_dtoa_r+0x294>
 8004b16:	bf00      	nop
 8004b18:	636f4361 	.word	0x636f4361
 8004b1c:	3fd287a7 	.word	0x3fd287a7
 8004b20:	8b60c8b3 	.word	0x8b60c8b3
 8004b24:	3fc68a28 	.word	0x3fc68a28
 8004b28:	509f79fb 	.word	0x509f79fb
 8004b2c:	3fd34413 	.word	0x3fd34413
 8004b30:	08006805 	.word	0x08006805
 8004b34:	0800681c 	.word	0x0800681c
 8004b38:	7ff00000 	.word	0x7ff00000
 8004b3c:	08006801 	.word	0x08006801
 8004b40:	080067f8 	.word	0x080067f8
 8004b44:	080067d5 	.word	0x080067d5
 8004b48:	3ff80000 	.word	0x3ff80000
 8004b4c:	08006970 	.word	0x08006970
 8004b50:	08006877 	.word	0x08006877
 8004b54:	2401      	movs	r4, #1
 8004b56:	2300      	movs	r3, #0
 8004b58:	940b      	str	r4, [sp, #44]	; 0x2c
 8004b5a:	9322      	str	r3, [sp, #136]	; 0x88
 8004b5c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8004b60:	2200      	movs	r2, #0
 8004b62:	2312      	movs	r3, #18
 8004b64:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b68:	9223      	str	r2, [sp, #140]	; 0x8c
 8004b6a:	e7b0      	b.n	8004ace <_dtoa_r+0x266>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b70:	e7f4      	b.n	8004b5c <_dtoa_r+0x2f4>
 8004b72:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004b76:	464b      	mov	r3, r9
 8004b78:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b7c:	e7a7      	b.n	8004ace <_dtoa_r+0x266>
 8004b7e:	3101      	adds	r1, #1
 8004b80:	6041      	str	r1, [r0, #4]
 8004b82:	0052      	lsls	r2, r2, #1
 8004b84:	e7a7      	b.n	8004ad6 <_dtoa_r+0x26e>
 8004b86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004b88:	9a03      	ldr	r2, [sp, #12]
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	9b08      	ldr	r3, [sp, #32]
 8004b8e:	2b0e      	cmp	r3, #14
 8004b90:	f200 80a8 	bhi.w	8004ce4 <_dtoa_r+0x47c>
 8004b94:	2c00      	cmp	r4, #0
 8004b96:	f000 80a5 	beq.w	8004ce4 <_dtoa_r+0x47c>
 8004b9a:	f1ba 0f00 	cmp.w	sl, #0
 8004b9e:	dd34      	ble.n	8004c0a <_dtoa_r+0x3a2>
 8004ba0:	4a9a      	ldr	r2, [pc, #616]	; (8004e0c <_dtoa_r+0x5a4>)
 8004ba2:	f00a 030f 	and.w	r3, sl, #15
 8004ba6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004baa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004bae:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bb2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004bb6:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004bba:	d016      	beq.n	8004bea <_dtoa_r+0x382>
 8004bbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004bc0:	4b93      	ldr	r3, [pc, #588]	; (8004e10 <_dtoa_r+0x5a8>)
 8004bc2:	2703      	movs	r7, #3
 8004bc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004bc8:	f7fb fdb0 	bl	800072c <__aeabi_ddiv>
 8004bcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bd0:	f004 040f 	and.w	r4, r4, #15
 8004bd4:	4e8e      	ldr	r6, [pc, #568]	; (8004e10 <_dtoa_r+0x5a8>)
 8004bd6:	b954      	cbnz	r4, 8004bee <_dtoa_r+0x386>
 8004bd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004be0:	f7fb fda4 	bl	800072c <__aeabi_ddiv>
 8004be4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004be8:	e029      	b.n	8004c3e <_dtoa_r+0x3d6>
 8004bea:	2702      	movs	r7, #2
 8004bec:	e7f2      	b.n	8004bd4 <_dtoa_r+0x36c>
 8004bee:	07e1      	lsls	r1, r4, #31
 8004bf0:	d508      	bpl.n	8004c04 <_dtoa_r+0x39c>
 8004bf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004bf6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004bfa:	f7fb fc6d 	bl	80004d8 <__aeabi_dmul>
 8004bfe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c02:	3701      	adds	r7, #1
 8004c04:	1064      	asrs	r4, r4, #1
 8004c06:	3608      	adds	r6, #8
 8004c08:	e7e5      	b.n	8004bd6 <_dtoa_r+0x36e>
 8004c0a:	f000 80a5 	beq.w	8004d58 <_dtoa_r+0x4f0>
 8004c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c12:	f1ca 0400 	rsb	r4, sl, #0
 8004c16:	4b7d      	ldr	r3, [pc, #500]	; (8004e0c <_dtoa_r+0x5a4>)
 8004c18:	f004 020f 	and.w	r2, r4, #15
 8004c1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c24:	f7fb fc58 	bl	80004d8 <__aeabi_dmul>
 8004c28:	2702      	movs	r7, #2
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c30:	4e77      	ldr	r6, [pc, #476]	; (8004e10 <_dtoa_r+0x5a8>)
 8004c32:	1124      	asrs	r4, r4, #4
 8004c34:	2c00      	cmp	r4, #0
 8004c36:	f040 8084 	bne.w	8004d42 <_dtoa_r+0x4da>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1d2      	bne.n	8004be4 <_dtoa_r+0x37c>
 8004c3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 808b 	beq.w	8004d5c <_dtoa_r+0x4f4>
 8004c46:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c4a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c52:	2200      	movs	r2, #0
 8004c54:	4b6f      	ldr	r3, [pc, #444]	; (8004e14 <_dtoa_r+0x5ac>)
 8004c56:	f7fb feb1 	bl	80009bc <__aeabi_dcmplt>
 8004c5a:	2800      	cmp	r0, #0
 8004c5c:	d07e      	beq.n	8004d5c <_dtoa_r+0x4f4>
 8004c5e:	9b08      	ldr	r3, [sp, #32]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d07b      	beq.n	8004d5c <_dtoa_r+0x4f4>
 8004c64:	f1b9 0f00 	cmp.w	r9, #0
 8004c68:	dd38      	ble.n	8004cdc <_dtoa_r+0x474>
 8004c6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c6e:	2200      	movs	r2, #0
 8004c70:	4b69      	ldr	r3, [pc, #420]	; (8004e18 <_dtoa_r+0x5b0>)
 8004c72:	f7fb fc31 	bl	80004d8 <__aeabi_dmul>
 8004c76:	464c      	mov	r4, r9
 8004c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c7c:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8004c80:	3701      	adds	r7, #1
 8004c82:	4638      	mov	r0, r7
 8004c84:	f7fb fbbe 	bl	8000404 <__aeabi_i2d>
 8004c88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c8c:	f7fb fc24 	bl	80004d8 <__aeabi_dmul>
 8004c90:	2200      	movs	r2, #0
 8004c92:	4b62      	ldr	r3, [pc, #392]	; (8004e1c <_dtoa_r+0x5b4>)
 8004c94:	f7fb fa6a 	bl	800016c <__adddf3>
 8004c98:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004c9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ca0:	9611      	str	r6, [sp, #68]	; 0x44
 8004ca2:	2c00      	cmp	r4, #0
 8004ca4:	d15d      	bne.n	8004d62 <_dtoa_r+0x4fa>
 8004ca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004caa:	2200      	movs	r2, #0
 8004cac:	4b5c      	ldr	r3, [pc, #368]	; (8004e20 <_dtoa_r+0x5b8>)
 8004cae:	f7fb fa5b 	bl	8000168 <__aeabi_dsub>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004cba:	4633      	mov	r3, r6
 8004cbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cbe:	f7fb fe9b 	bl	80009f8 <__aeabi_dcmpgt>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	f040 829c 	bne.w	8005200 <_dtoa_r+0x998>
 8004cc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ccc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004cd2:	f7fb fe73 	bl	80009bc <__aeabi_dcmplt>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	f040 8290 	bne.w	80051fc <_dtoa_r+0x994>
 8004cdc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004ce0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ce4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f2c0 8152 	blt.w	8004f90 <_dtoa_r+0x728>
 8004cec:	f1ba 0f0e 	cmp.w	sl, #14
 8004cf0:	f300 814e 	bgt.w	8004f90 <_dtoa_r+0x728>
 8004cf4:	4b45      	ldr	r3, [pc, #276]	; (8004e0c <_dtoa_r+0x5a4>)
 8004cf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004cfa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cfe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004d02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f280 80db 	bge.w	8004ec0 <_dtoa_r+0x658>
 8004d0a:	9b08      	ldr	r3, [sp, #32]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f300 80d7 	bgt.w	8004ec0 <_dtoa_r+0x658>
 8004d12:	f040 8272 	bne.w	80051fa <_dtoa_r+0x992>
 8004d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	4b40      	ldr	r3, [pc, #256]	; (8004e20 <_dtoa_r+0x5b8>)
 8004d1e:	f7fb fbdb 	bl	80004d8 <__aeabi_dmul>
 8004d22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d26:	f7fb fe5d 	bl	80009e4 <__aeabi_dcmpge>
 8004d2a:	9c08      	ldr	r4, [sp, #32]
 8004d2c:	4626      	mov	r6, r4
 8004d2e:	2800      	cmp	r0, #0
 8004d30:	f040 8248 	bne.w	80051c4 <_dtoa_r+0x95c>
 8004d34:	2331      	movs	r3, #49	; 0x31
 8004d36:	9f03      	ldr	r7, [sp, #12]
 8004d38:	f10a 0a01 	add.w	sl, sl, #1
 8004d3c:	f807 3b01 	strb.w	r3, [r7], #1
 8004d40:	e244      	b.n	80051cc <_dtoa_r+0x964>
 8004d42:	07e2      	lsls	r2, r4, #31
 8004d44:	d505      	bpl.n	8004d52 <_dtoa_r+0x4ea>
 8004d46:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d4a:	f7fb fbc5 	bl	80004d8 <__aeabi_dmul>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	3701      	adds	r7, #1
 8004d52:	1064      	asrs	r4, r4, #1
 8004d54:	3608      	adds	r6, #8
 8004d56:	e76d      	b.n	8004c34 <_dtoa_r+0x3cc>
 8004d58:	2702      	movs	r7, #2
 8004d5a:	e770      	b.n	8004c3e <_dtoa_r+0x3d6>
 8004d5c:	46d0      	mov	r8, sl
 8004d5e:	9c08      	ldr	r4, [sp, #32]
 8004d60:	e78f      	b.n	8004c82 <_dtoa_r+0x41a>
 8004d62:	9903      	ldr	r1, [sp, #12]
 8004d64:	4b29      	ldr	r3, [pc, #164]	; (8004e0c <_dtoa_r+0x5a4>)
 8004d66:	4421      	add	r1, r4
 8004d68:	9112      	str	r1, [sp, #72]	; 0x48
 8004d6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d70:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004d74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	d055      	beq.n	8004e28 <_dtoa_r+0x5c0>
 8004d7c:	2000      	movs	r0, #0
 8004d7e:	4929      	ldr	r1, [pc, #164]	; (8004e24 <_dtoa_r+0x5bc>)
 8004d80:	f7fb fcd4 	bl	800072c <__aeabi_ddiv>
 8004d84:	463b      	mov	r3, r7
 8004d86:	4632      	mov	r2, r6
 8004d88:	f7fb f9ee 	bl	8000168 <__aeabi_dsub>
 8004d8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d90:	9f03      	ldr	r7, [sp, #12]
 8004d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d96:	f7fb fe4f 	bl	8000a38 <__aeabi_d2iz>
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	f7fb fb32 	bl	8000404 <__aeabi_i2d>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004da8:	f7fb f9de 	bl	8000168 <__aeabi_dsub>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	3430      	adds	r4, #48	; 0x30
 8004db2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004db6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dba:	f807 4b01 	strb.w	r4, [r7], #1
 8004dbe:	f7fb fdfd 	bl	80009bc <__aeabi_dcmplt>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d174      	bne.n	8004eb0 <_dtoa_r+0x648>
 8004dc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dca:	2000      	movs	r0, #0
 8004dcc:	4911      	ldr	r1, [pc, #68]	; (8004e14 <_dtoa_r+0x5ac>)
 8004dce:	f7fb f9cb 	bl	8000168 <__aeabi_dsub>
 8004dd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dd6:	f7fb fdf1 	bl	80009bc <__aeabi_dcmplt>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	f040 80b7 	bne.w	8004f4e <_dtoa_r+0x6e6>
 8004de0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004de2:	429f      	cmp	r7, r3
 8004de4:	f43f af7a 	beq.w	8004cdc <_dtoa_r+0x474>
 8004de8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004dec:	2200      	movs	r2, #0
 8004dee:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <_dtoa_r+0x5b0>)
 8004df0:	f7fb fb72 	bl	80004d8 <__aeabi_dmul>
 8004df4:	2200      	movs	r2, #0
 8004df6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004dfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dfe:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <_dtoa_r+0x5b0>)
 8004e00:	f7fb fb6a 	bl	80004d8 <__aeabi_dmul>
 8004e04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e08:	e7c3      	b.n	8004d92 <_dtoa_r+0x52a>
 8004e0a:	bf00      	nop
 8004e0c:	08006970 	.word	0x08006970
 8004e10:	08006948 	.word	0x08006948
 8004e14:	3ff00000 	.word	0x3ff00000
 8004e18:	40240000 	.word	0x40240000
 8004e1c:	401c0000 	.word	0x401c0000
 8004e20:	40140000 	.word	0x40140000
 8004e24:	3fe00000 	.word	0x3fe00000
 8004e28:	4630      	mov	r0, r6
 8004e2a:	4639      	mov	r1, r7
 8004e2c:	f7fb fb54 	bl	80004d8 <__aeabi_dmul>
 8004e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e32:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e36:	9c03      	ldr	r4, [sp, #12]
 8004e38:	9314      	str	r3, [sp, #80]	; 0x50
 8004e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e3e:	f7fb fdfb 	bl	8000a38 <__aeabi_d2iz>
 8004e42:	9015      	str	r0, [sp, #84]	; 0x54
 8004e44:	f7fb fade 	bl	8000404 <__aeabi_i2d>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e50:	f7fb f98a 	bl	8000168 <__aeabi_dsub>
 8004e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e56:	4606      	mov	r6, r0
 8004e58:	3330      	adds	r3, #48	; 0x30
 8004e5a:	f804 3b01 	strb.w	r3, [r4], #1
 8004e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e60:	460f      	mov	r7, r1
 8004e62:	429c      	cmp	r4, r3
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	d124      	bne.n	8004eb4 <_dtoa_r+0x64c>
 8004e6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e6e:	4bb0      	ldr	r3, [pc, #704]	; (8005130 <_dtoa_r+0x8c8>)
 8004e70:	f7fb f97c 	bl	800016c <__adddf3>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4630      	mov	r0, r6
 8004e7a:	4639      	mov	r1, r7
 8004e7c:	f7fb fdbc 	bl	80009f8 <__aeabi_dcmpgt>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d163      	bne.n	8004f4c <_dtoa_r+0x6e4>
 8004e84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e88:	2000      	movs	r0, #0
 8004e8a:	49a9      	ldr	r1, [pc, #676]	; (8005130 <_dtoa_r+0x8c8>)
 8004e8c:	f7fb f96c 	bl	8000168 <__aeabi_dsub>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4630      	mov	r0, r6
 8004e96:	4639      	mov	r1, r7
 8004e98:	f7fb fd90 	bl	80009bc <__aeabi_dcmplt>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f43f af1d 	beq.w	8004cdc <_dtoa_r+0x474>
 8004ea2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004ea4:	1e7b      	subs	r3, r7, #1
 8004ea6:	9314      	str	r3, [sp, #80]	; 0x50
 8004ea8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004eac:	2b30      	cmp	r3, #48	; 0x30
 8004eae:	d0f8      	beq.n	8004ea2 <_dtoa_r+0x63a>
 8004eb0:	46c2      	mov	sl, r8
 8004eb2:	e03b      	b.n	8004f2c <_dtoa_r+0x6c4>
 8004eb4:	4b9f      	ldr	r3, [pc, #636]	; (8005134 <_dtoa_r+0x8cc>)
 8004eb6:	f7fb fb0f 	bl	80004d8 <__aeabi_dmul>
 8004eba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ebe:	e7bc      	b.n	8004e3a <_dtoa_r+0x5d2>
 8004ec0:	9f03      	ldr	r7, [sp, #12]
 8004ec2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004ec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004eca:	4640      	mov	r0, r8
 8004ecc:	4649      	mov	r1, r9
 8004ece:	f7fb fc2d 	bl	800072c <__aeabi_ddiv>
 8004ed2:	f7fb fdb1 	bl	8000a38 <__aeabi_d2iz>
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	f7fb fa94 	bl	8000404 <__aeabi_i2d>
 8004edc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ee0:	f7fb fafa 	bl	80004d8 <__aeabi_dmul>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4640      	mov	r0, r8
 8004eea:	4649      	mov	r1, r9
 8004eec:	f7fb f93c 	bl	8000168 <__aeabi_dsub>
 8004ef0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004ef4:	f807 6b01 	strb.w	r6, [r7], #1
 8004ef8:	9e03      	ldr	r6, [sp, #12]
 8004efa:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004efe:	1bbe      	subs	r6, r7, r6
 8004f00:	45b4      	cmp	ip, r6
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	d136      	bne.n	8004f76 <_dtoa_r+0x70e>
 8004f08:	f7fb f930 	bl	800016c <__adddf3>
 8004f0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f10:	4680      	mov	r8, r0
 8004f12:	4689      	mov	r9, r1
 8004f14:	f7fb fd70 	bl	80009f8 <__aeabi_dcmpgt>
 8004f18:	bb58      	cbnz	r0, 8004f72 <_dtoa_r+0x70a>
 8004f1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f1e:	4640      	mov	r0, r8
 8004f20:	4649      	mov	r1, r9
 8004f22:	f7fb fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8004f26:	b108      	cbz	r0, 8004f2c <_dtoa_r+0x6c4>
 8004f28:	07e1      	lsls	r1, r4, #31
 8004f2a:	d422      	bmi.n	8004f72 <_dtoa_r+0x70a>
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	4659      	mov	r1, fp
 8004f30:	f000 fd0c 	bl	800594c <_Bfree>
 8004f34:	2300      	movs	r3, #0
 8004f36:	703b      	strb	r3, [r7, #0]
 8004f38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004f3a:	f10a 0001 	add.w	r0, sl, #1
 8004f3e:	6018      	str	r0, [r3, #0]
 8004f40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f43f acde 	beq.w	8004904 <_dtoa_r+0x9c>
 8004f48:	601f      	str	r7, [r3, #0]
 8004f4a:	e4db      	b.n	8004904 <_dtoa_r+0x9c>
 8004f4c:	4627      	mov	r7, r4
 8004f4e:	463b      	mov	r3, r7
 8004f50:	461f      	mov	r7, r3
 8004f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f56:	2a39      	cmp	r2, #57	; 0x39
 8004f58:	d107      	bne.n	8004f6a <_dtoa_r+0x702>
 8004f5a:	9a03      	ldr	r2, [sp, #12]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d1f7      	bne.n	8004f50 <_dtoa_r+0x6e8>
 8004f60:	2230      	movs	r2, #48	; 0x30
 8004f62:	9903      	ldr	r1, [sp, #12]
 8004f64:	f108 0801 	add.w	r8, r8, #1
 8004f68:	700a      	strb	r2, [r1, #0]
 8004f6a:	781a      	ldrb	r2, [r3, #0]
 8004f6c:	3201      	adds	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]
 8004f70:	e79e      	b.n	8004eb0 <_dtoa_r+0x648>
 8004f72:	46d0      	mov	r8, sl
 8004f74:	e7eb      	b.n	8004f4e <_dtoa_r+0x6e6>
 8004f76:	2200      	movs	r2, #0
 8004f78:	4b6e      	ldr	r3, [pc, #440]	; (8005134 <_dtoa_r+0x8cc>)
 8004f7a:	f7fb faad 	bl	80004d8 <__aeabi_dmul>
 8004f7e:	2200      	movs	r2, #0
 8004f80:	2300      	movs	r3, #0
 8004f82:	4680      	mov	r8, r0
 8004f84:	4689      	mov	r9, r1
 8004f86:	f7fb fd0f 	bl	80009a8 <__aeabi_dcmpeq>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	d09b      	beq.n	8004ec6 <_dtoa_r+0x65e>
 8004f8e:	e7cd      	b.n	8004f2c <_dtoa_r+0x6c4>
 8004f90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f92:	2a00      	cmp	r2, #0
 8004f94:	f000 80d0 	beq.w	8005138 <_dtoa_r+0x8d0>
 8004f98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f9a:	2a01      	cmp	r2, #1
 8004f9c:	f300 80ae 	bgt.w	80050fc <_dtoa_r+0x894>
 8004fa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	f000 80a6 	beq.w	80050f4 <_dtoa_r+0x88c>
 8004fa8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fae:	9f06      	ldr	r7, [sp, #24]
 8004fb0:	9a06      	ldr	r2, [sp, #24]
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	441a      	add	r2, r3
 8004fb6:	9206      	str	r2, [sp, #24]
 8004fb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fba:	4628      	mov	r0, r5
 8004fbc:	441a      	add	r2, r3
 8004fbe:	9209      	str	r2, [sp, #36]	; 0x24
 8004fc0:	f000 fd7a 	bl	8005ab8 <__i2b>
 8004fc4:	4606      	mov	r6, r0
 8004fc6:	2f00      	cmp	r7, #0
 8004fc8:	dd0c      	ble.n	8004fe4 <_dtoa_r+0x77c>
 8004fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	dd09      	ble.n	8004fe4 <_dtoa_r+0x77c>
 8004fd0:	42bb      	cmp	r3, r7
 8004fd2:	bfa8      	it	ge
 8004fd4:	463b      	movge	r3, r7
 8004fd6:	9a06      	ldr	r2, [sp, #24]
 8004fd8:	1aff      	subs	r7, r7, r3
 8004fda:	1ad2      	subs	r2, r2, r3
 8004fdc:	9206      	str	r2, [sp, #24]
 8004fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fe6:	b1f3      	cbz	r3, 8005026 <_dtoa_r+0x7be>
 8004fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 80a8 	beq.w	8005140 <_dtoa_r+0x8d8>
 8004ff0:	2c00      	cmp	r4, #0
 8004ff2:	dd10      	ble.n	8005016 <_dtoa_r+0x7ae>
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4622      	mov	r2, r4
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	f000 fe1b 	bl	8005c34 <__pow5mult>
 8004ffe:	465a      	mov	r2, fp
 8005000:	4601      	mov	r1, r0
 8005002:	4606      	mov	r6, r0
 8005004:	4628      	mov	r0, r5
 8005006:	f000 fd6d 	bl	8005ae4 <__multiply>
 800500a:	4680      	mov	r8, r0
 800500c:	4659      	mov	r1, fp
 800500e:	4628      	mov	r0, r5
 8005010:	f000 fc9c 	bl	800594c <_Bfree>
 8005014:	46c3      	mov	fp, r8
 8005016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005018:	1b1a      	subs	r2, r3, r4
 800501a:	d004      	beq.n	8005026 <_dtoa_r+0x7be>
 800501c:	4659      	mov	r1, fp
 800501e:	4628      	mov	r0, r5
 8005020:	f000 fe08 	bl	8005c34 <__pow5mult>
 8005024:	4683      	mov	fp, r0
 8005026:	2101      	movs	r1, #1
 8005028:	4628      	mov	r0, r5
 800502a:	f000 fd45 	bl	8005ab8 <__i2b>
 800502e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005030:	4604      	mov	r4, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	f340 8086 	ble.w	8005144 <_dtoa_r+0x8dc>
 8005038:	461a      	mov	r2, r3
 800503a:	4601      	mov	r1, r0
 800503c:	4628      	mov	r0, r5
 800503e:	f000 fdf9 	bl	8005c34 <__pow5mult>
 8005042:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005044:	4604      	mov	r4, r0
 8005046:	2b01      	cmp	r3, #1
 8005048:	dd7f      	ble.n	800514a <_dtoa_r+0x8e2>
 800504a:	f04f 0800 	mov.w	r8, #0
 800504e:	6923      	ldr	r3, [r4, #16]
 8005050:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005054:	6918      	ldr	r0, [r3, #16]
 8005056:	f000 fce1 	bl	8005a1c <__hi0bits>
 800505a:	f1c0 0020 	rsb	r0, r0, #32
 800505e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005060:	4418      	add	r0, r3
 8005062:	f010 001f 	ands.w	r0, r0, #31
 8005066:	f000 8092 	beq.w	800518e <_dtoa_r+0x926>
 800506a:	f1c0 0320 	rsb	r3, r0, #32
 800506e:	2b04      	cmp	r3, #4
 8005070:	f340 808a 	ble.w	8005188 <_dtoa_r+0x920>
 8005074:	f1c0 001c 	rsb	r0, r0, #28
 8005078:	9b06      	ldr	r3, [sp, #24]
 800507a:	4407      	add	r7, r0
 800507c:	4403      	add	r3, r0
 800507e:	9306      	str	r3, [sp, #24]
 8005080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005082:	4403      	add	r3, r0
 8005084:	9309      	str	r3, [sp, #36]	; 0x24
 8005086:	9b06      	ldr	r3, [sp, #24]
 8005088:	2b00      	cmp	r3, #0
 800508a:	dd05      	ble.n	8005098 <_dtoa_r+0x830>
 800508c:	4659      	mov	r1, fp
 800508e:	461a      	mov	r2, r3
 8005090:	4628      	mov	r0, r5
 8005092:	f000 fe29 	bl	8005ce8 <__lshift>
 8005096:	4683      	mov	fp, r0
 8005098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800509a:	2b00      	cmp	r3, #0
 800509c:	dd05      	ble.n	80050aa <_dtoa_r+0x842>
 800509e:	4621      	mov	r1, r4
 80050a0:	461a      	mov	r2, r3
 80050a2:	4628      	mov	r0, r5
 80050a4:	f000 fe20 	bl	8005ce8 <__lshift>
 80050a8:	4604      	mov	r4, r0
 80050aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d070      	beq.n	8005192 <_dtoa_r+0x92a>
 80050b0:	4621      	mov	r1, r4
 80050b2:	4658      	mov	r0, fp
 80050b4:	f000 fe88 	bl	8005dc8 <__mcmp>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	da6a      	bge.n	8005192 <_dtoa_r+0x92a>
 80050bc:	2300      	movs	r3, #0
 80050be:	4659      	mov	r1, fp
 80050c0:	220a      	movs	r2, #10
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 fc64 	bl	8005990 <__multadd>
 80050c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050ca:	4683      	mov	fp, r0
 80050cc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 8194 	beq.w	80053fe <_dtoa_r+0xb96>
 80050d6:	4631      	mov	r1, r6
 80050d8:	2300      	movs	r3, #0
 80050da:	220a      	movs	r2, #10
 80050dc:	4628      	mov	r0, r5
 80050de:	f000 fc57 	bl	8005990 <__multadd>
 80050e2:	f1b9 0f00 	cmp.w	r9, #0
 80050e6:	4606      	mov	r6, r0
 80050e8:	f300 8093 	bgt.w	8005212 <_dtoa_r+0x9aa>
 80050ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	dc57      	bgt.n	80051a2 <_dtoa_r+0x93a>
 80050f2:	e08e      	b.n	8005212 <_dtoa_r+0x9aa>
 80050f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80050f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80050fa:	e757      	b.n	8004fac <_dtoa_r+0x744>
 80050fc:	9b08      	ldr	r3, [sp, #32]
 80050fe:	1e5c      	subs	r4, r3, #1
 8005100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005102:	42a3      	cmp	r3, r4
 8005104:	bfb7      	itett	lt
 8005106:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005108:	1b1c      	subge	r4, r3, r4
 800510a:	1ae2      	sublt	r2, r4, r3
 800510c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800510e:	bfbe      	ittt	lt
 8005110:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005112:	189b      	addlt	r3, r3, r2
 8005114:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005116:	9b08      	ldr	r3, [sp, #32]
 8005118:	bfb8      	it	lt
 800511a:	2400      	movlt	r4, #0
 800511c:	2b00      	cmp	r3, #0
 800511e:	bfbb      	ittet	lt
 8005120:	9b06      	ldrlt	r3, [sp, #24]
 8005122:	9a08      	ldrlt	r2, [sp, #32]
 8005124:	9f06      	ldrge	r7, [sp, #24]
 8005126:	1a9f      	sublt	r7, r3, r2
 8005128:	bfac      	ite	ge
 800512a:	9b08      	ldrge	r3, [sp, #32]
 800512c:	2300      	movlt	r3, #0
 800512e:	e73f      	b.n	8004fb0 <_dtoa_r+0x748>
 8005130:	3fe00000 	.word	0x3fe00000
 8005134:	40240000 	.word	0x40240000
 8005138:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800513a:	9f06      	ldr	r7, [sp, #24]
 800513c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800513e:	e742      	b.n	8004fc6 <_dtoa_r+0x75e>
 8005140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005142:	e76b      	b.n	800501c <_dtoa_r+0x7b4>
 8005144:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005146:	2b01      	cmp	r3, #1
 8005148:	dc19      	bgt.n	800517e <_dtoa_r+0x916>
 800514a:	9b04      	ldr	r3, [sp, #16]
 800514c:	b9bb      	cbnz	r3, 800517e <_dtoa_r+0x916>
 800514e:	9b05      	ldr	r3, [sp, #20]
 8005150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005154:	b99b      	cbnz	r3, 800517e <_dtoa_r+0x916>
 8005156:	9b05      	ldr	r3, [sp, #20]
 8005158:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800515c:	0d1b      	lsrs	r3, r3, #20
 800515e:	051b      	lsls	r3, r3, #20
 8005160:	b183      	cbz	r3, 8005184 <_dtoa_r+0x91c>
 8005162:	f04f 0801 	mov.w	r8, #1
 8005166:	9b06      	ldr	r3, [sp, #24]
 8005168:	3301      	adds	r3, #1
 800516a:	9306      	str	r3, [sp, #24]
 800516c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800516e:	3301      	adds	r3, #1
 8005170:	9309      	str	r3, [sp, #36]	; 0x24
 8005172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005174:	2b00      	cmp	r3, #0
 8005176:	f47f af6a 	bne.w	800504e <_dtoa_r+0x7e6>
 800517a:	2001      	movs	r0, #1
 800517c:	e76f      	b.n	800505e <_dtoa_r+0x7f6>
 800517e:	f04f 0800 	mov.w	r8, #0
 8005182:	e7f6      	b.n	8005172 <_dtoa_r+0x90a>
 8005184:	4698      	mov	r8, r3
 8005186:	e7f4      	b.n	8005172 <_dtoa_r+0x90a>
 8005188:	f43f af7d 	beq.w	8005086 <_dtoa_r+0x81e>
 800518c:	4618      	mov	r0, r3
 800518e:	301c      	adds	r0, #28
 8005190:	e772      	b.n	8005078 <_dtoa_r+0x810>
 8005192:	9b08      	ldr	r3, [sp, #32]
 8005194:	2b00      	cmp	r3, #0
 8005196:	dc36      	bgt.n	8005206 <_dtoa_r+0x99e>
 8005198:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800519a:	2b02      	cmp	r3, #2
 800519c:	dd33      	ble.n	8005206 <_dtoa_r+0x99e>
 800519e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051a2:	f1b9 0f00 	cmp.w	r9, #0
 80051a6:	d10d      	bne.n	80051c4 <_dtoa_r+0x95c>
 80051a8:	4621      	mov	r1, r4
 80051aa:	464b      	mov	r3, r9
 80051ac:	2205      	movs	r2, #5
 80051ae:	4628      	mov	r0, r5
 80051b0:	f000 fbee 	bl	8005990 <__multadd>
 80051b4:	4601      	mov	r1, r0
 80051b6:	4604      	mov	r4, r0
 80051b8:	4658      	mov	r0, fp
 80051ba:	f000 fe05 	bl	8005dc8 <__mcmp>
 80051be:	2800      	cmp	r0, #0
 80051c0:	f73f adb8 	bgt.w	8004d34 <_dtoa_r+0x4cc>
 80051c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051c6:	9f03      	ldr	r7, [sp, #12]
 80051c8:	ea6f 0a03 	mvn.w	sl, r3
 80051cc:	f04f 0800 	mov.w	r8, #0
 80051d0:	4621      	mov	r1, r4
 80051d2:	4628      	mov	r0, r5
 80051d4:	f000 fbba 	bl	800594c <_Bfree>
 80051d8:	2e00      	cmp	r6, #0
 80051da:	f43f aea7 	beq.w	8004f2c <_dtoa_r+0x6c4>
 80051de:	f1b8 0f00 	cmp.w	r8, #0
 80051e2:	d005      	beq.n	80051f0 <_dtoa_r+0x988>
 80051e4:	45b0      	cmp	r8, r6
 80051e6:	d003      	beq.n	80051f0 <_dtoa_r+0x988>
 80051e8:	4641      	mov	r1, r8
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 fbae 	bl	800594c <_Bfree>
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	f000 fbaa 	bl	800594c <_Bfree>
 80051f8:	e698      	b.n	8004f2c <_dtoa_r+0x6c4>
 80051fa:	2400      	movs	r4, #0
 80051fc:	4626      	mov	r6, r4
 80051fe:	e7e1      	b.n	80051c4 <_dtoa_r+0x95c>
 8005200:	46c2      	mov	sl, r8
 8005202:	4626      	mov	r6, r4
 8005204:	e596      	b.n	8004d34 <_dtoa_r+0x4cc>
 8005206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 80fd 	beq.w	800540c <_dtoa_r+0xba4>
 8005212:	2f00      	cmp	r7, #0
 8005214:	dd05      	ble.n	8005222 <_dtoa_r+0x9ba>
 8005216:	4631      	mov	r1, r6
 8005218:	463a      	mov	r2, r7
 800521a:	4628      	mov	r0, r5
 800521c:	f000 fd64 	bl	8005ce8 <__lshift>
 8005220:	4606      	mov	r6, r0
 8005222:	f1b8 0f00 	cmp.w	r8, #0
 8005226:	d05c      	beq.n	80052e2 <_dtoa_r+0xa7a>
 8005228:	4628      	mov	r0, r5
 800522a:	6871      	ldr	r1, [r6, #4]
 800522c:	f000 fb4e 	bl	80058cc <_Balloc>
 8005230:	4607      	mov	r7, r0
 8005232:	b928      	cbnz	r0, 8005240 <_dtoa_r+0x9d8>
 8005234:	4602      	mov	r2, r0
 8005236:	f240 21ea 	movw	r1, #746	; 0x2ea
 800523a:	4b7f      	ldr	r3, [pc, #508]	; (8005438 <_dtoa_r+0xbd0>)
 800523c:	f7ff bb28 	b.w	8004890 <_dtoa_r+0x28>
 8005240:	6932      	ldr	r2, [r6, #16]
 8005242:	f106 010c 	add.w	r1, r6, #12
 8005246:	3202      	adds	r2, #2
 8005248:	0092      	lsls	r2, r2, #2
 800524a:	300c      	adds	r0, #12
 800524c:	f000 fb30 	bl	80058b0 <memcpy>
 8005250:	2201      	movs	r2, #1
 8005252:	4639      	mov	r1, r7
 8005254:	4628      	mov	r0, r5
 8005256:	f000 fd47 	bl	8005ce8 <__lshift>
 800525a:	46b0      	mov	r8, r6
 800525c:	4606      	mov	r6, r0
 800525e:	9b03      	ldr	r3, [sp, #12]
 8005260:	3301      	adds	r3, #1
 8005262:	9308      	str	r3, [sp, #32]
 8005264:	9b03      	ldr	r3, [sp, #12]
 8005266:	444b      	add	r3, r9
 8005268:	930a      	str	r3, [sp, #40]	; 0x28
 800526a:	9b04      	ldr	r3, [sp, #16]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	9309      	str	r3, [sp, #36]	; 0x24
 8005272:	9b08      	ldr	r3, [sp, #32]
 8005274:	4621      	mov	r1, r4
 8005276:	3b01      	subs	r3, #1
 8005278:	4658      	mov	r0, fp
 800527a:	9304      	str	r3, [sp, #16]
 800527c:	f7ff fa68 	bl	8004750 <quorem>
 8005280:	4603      	mov	r3, r0
 8005282:	4641      	mov	r1, r8
 8005284:	3330      	adds	r3, #48	; 0x30
 8005286:	9006      	str	r0, [sp, #24]
 8005288:	4658      	mov	r0, fp
 800528a:	930b      	str	r3, [sp, #44]	; 0x2c
 800528c:	f000 fd9c 	bl	8005dc8 <__mcmp>
 8005290:	4632      	mov	r2, r6
 8005292:	4681      	mov	r9, r0
 8005294:	4621      	mov	r1, r4
 8005296:	4628      	mov	r0, r5
 8005298:	f000 fdb2 	bl	8005e00 <__mdiff>
 800529c:	68c2      	ldr	r2, [r0, #12]
 800529e:	4607      	mov	r7, r0
 80052a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052a2:	bb02      	cbnz	r2, 80052e6 <_dtoa_r+0xa7e>
 80052a4:	4601      	mov	r1, r0
 80052a6:	4658      	mov	r0, fp
 80052a8:	f000 fd8e 	bl	8005dc8 <__mcmp>
 80052ac:	4602      	mov	r2, r0
 80052ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052b0:	4639      	mov	r1, r7
 80052b2:	4628      	mov	r0, r5
 80052b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80052b8:	f000 fb48 	bl	800594c <_Bfree>
 80052bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052c0:	9f08      	ldr	r7, [sp, #32]
 80052c2:	ea43 0102 	orr.w	r1, r3, r2
 80052c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c8:	430b      	orrs	r3, r1
 80052ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052cc:	d10d      	bne.n	80052ea <_dtoa_r+0xa82>
 80052ce:	2b39      	cmp	r3, #57	; 0x39
 80052d0:	d029      	beq.n	8005326 <_dtoa_r+0xabe>
 80052d2:	f1b9 0f00 	cmp.w	r9, #0
 80052d6:	dd01      	ble.n	80052dc <_dtoa_r+0xa74>
 80052d8:	9b06      	ldr	r3, [sp, #24]
 80052da:	3331      	adds	r3, #49	; 0x31
 80052dc:	9a04      	ldr	r2, [sp, #16]
 80052de:	7013      	strb	r3, [r2, #0]
 80052e0:	e776      	b.n	80051d0 <_dtoa_r+0x968>
 80052e2:	4630      	mov	r0, r6
 80052e4:	e7b9      	b.n	800525a <_dtoa_r+0x9f2>
 80052e6:	2201      	movs	r2, #1
 80052e8:	e7e2      	b.n	80052b0 <_dtoa_r+0xa48>
 80052ea:	f1b9 0f00 	cmp.w	r9, #0
 80052ee:	db06      	blt.n	80052fe <_dtoa_r+0xa96>
 80052f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80052f2:	ea41 0909 	orr.w	r9, r1, r9
 80052f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052f8:	ea59 0101 	orrs.w	r1, r9, r1
 80052fc:	d120      	bne.n	8005340 <_dtoa_r+0xad8>
 80052fe:	2a00      	cmp	r2, #0
 8005300:	ddec      	ble.n	80052dc <_dtoa_r+0xa74>
 8005302:	4659      	mov	r1, fp
 8005304:	2201      	movs	r2, #1
 8005306:	4628      	mov	r0, r5
 8005308:	9308      	str	r3, [sp, #32]
 800530a:	f000 fced 	bl	8005ce8 <__lshift>
 800530e:	4621      	mov	r1, r4
 8005310:	4683      	mov	fp, r0
 8005312:	f000 fd59 	bl	8005dc8 <__mcmp>
 8005316:	2800      	cmp	r0, #0
 8005318:	9b08      	ldr	r3, [sp, #32]
 800531a:	dc02      	bgt.n	8005322 <_dtoa_r+0xaba>
 800531c:	d1de      	bne.n	80052dc <_dtoa_r+0xa74>
 800531e:	07da      	lsls	r2, r3, #31
 8005320:	d5dc      	bpl.n	80052dc <_dtoa_r+0xa74>
 8005322:	2b39      	cmp	r3, #57	; 0x39
 8005324:	d1d8      	bne.n	80052d8 <_dtoa_r+0xa70>
 8005326:	2339      	movs	r3, #57	; 0x39
 8005328:	9a04      	ldr	r2, [sp, #16]
 800532a:	7013      	strb	r3, [r2, #0]
 800532c:	463b      	mov	r3, r7
 800532e:	461f      	mov	r7, r3
 8005330:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005334:	3b01      	subs	r3, #1
 8005336:	2a39      	cmp	r2, #57	; 0x39
 8005338:	d050      	beq.n	80053dc <_dtoa_r+0xb74>
 800533a:	3201      	adds	r2, #1
 800533c:	701a      	strb	r2, [r3, #0]
 800533e:	e747      	b.n	80051d0 <_dtoa_r+0x968>
 8005340:	2a00      	cmp	r2, #0
 8005342:	dd03      	ble.n	800534c <_dtoa_r+0xae4>
 8005344:	2b39      	cmp	r3, #57	; 0x39
 8005346:	d0ee      	beq.n	8005326 <_dtoa_r+0xabe>
 8005348:	3301      	adds	r3, #1
 800534a:	e7c7      	b.n	80052dc <_dtoa_r+0xa74>
 800534c:	9a08      	ldr	r2, [sp, #32]
 800534e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005350:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005354:	428a      	cmp	r2, r1
 8005356:	d02a      	beq.n	80053ae <_dtoa_r+0xb46>
 8005358:	4659      	mov	r1, fp
 800535a:	2300      	movs	r3, #0
 800535c:	220a      	movs	r2, #10
 800535e:	4628      	mov	r0, r5
 8005360:	f000 fb16 	bl	8005990 <__multadd>
 8005364:	45b0      	cmp	r8, r6
 8005366:	4683      	mov	fp, r0
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	f04f 020a 	mov.w	r2, #10
 8005370:	4641      	mov	r1, r8
 8005372:	4628      	mov	r0, r5
 8005374:	d107      	bne.n	8005386 <_dtoa_r+0xb1e>
 8005376:	f000 fb0b 	bl	8005990 <__multadd>
 800537a:	4680      	mov	r8, r0
 800537c:	4606      	mov	r6, r0
 800537e:	9b08      	ldr	r3, [sp, #32]
 8005380:	3301      	adds	r3, #1
 8005382:	9308      	str	r3, [sp, #32]
 8005384:	e775      	b.n	8005272 <_dtoa_r+0xa0a>
 8005386:	f000 fb03 	bl	8005990 <__multadd>
 800538a:	4631      	mov	r1, r6
 800538c:	4680      	mov	r8, r0
 800538e:	2300      	movs	r3, #0
 8005390:	220a      	movs	r2, #10
 8005392:	4628      	mov	r0, r5
 8005394:	f000 fafc 	bl	8005990 <__multadd>
 8005398:	4606      	mov	r6, r0
 800539a:	e7f0      	b.n	800537e <_dtoa_r+0xb16>
 800539c:	f1b9 0f00 	cmp.w	r9, #0
 80053a0:	bfcc      	ite	gt
 80053a2:	464f      	movgt	r7, r9
 80053a4:	2701      	movle	r7, #1
 80053a6:	f04f 0800 	mov.w	r8, #0
 80053aa:	9a03      	ldr	r2, [sp, #12]
 80053ac:	4417      	add	r7, r2
 80053ae:	4659      	mov	r1, fp
 80053b0:	2201      	movs	r2, #1
 80053b2:	4628      	mov	r0, r5
 80053b4:	9308      	str	r3, [sp, #32]
 80053b6:	f000 fc97 	bl	8005ce8 <__lshift>
 80053ba:	4621      	mov	r1, r4
 80053bc:	4683      	mov	fp, r0
 80053be:	f000 fd03 	bl	8005dc8 <__mcmp>
 80053c2:	2800      	cmp	r0, #0
 80053c4:	dcb2      	bgt.n	800532c <_dtoa_r+0xac4>
 80053c6:	d102      	bne.n	80053ce <_dtoa_r+0xb66>
 80053c8:	9b08      	ldr	r3, [sp, #32]
 80053ca:	07db      	lsls	r3, r3, #31
 80053cc:	d4ae      	bmi.n	800532c <_dtoa_r+0xac4>
 80053ce:	463b      	mov	r3, r7
 80053d0:	461f      	mov	r7, r3
 80053d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053d6:	2a30      	cmp	r2, #48	; 0x30
 80053d8:	d0fa      	beq.n	80053d0 <_dtoa_r+0xb68>
 80053da:	e6f9      	b.n	80051d0 <_dtoa_r+0x968>
 80053dc:	9a03      	ldr	r2, [sp, #12]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d1a5      	bne.n	800532e <_dtoa_r+0xac6>
 80053e2:	2331      	movs	r3, #49	; 0x31
 80053e4:	f10a 0a01 	add.w	sl, sl, #1
 80053e8:	e779      	b.n	80052de <_dtoa_r+0xa76>
 80053ea:	4b14      	ldr	r3, [pc, #80]	; (800543c <_dtoa_r+0xbd4>)
 80053ec:	f7ff baa8 	b.w	8004940 <_dtoa_r+0xd8>
 80053f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f47f aa81 	bne.w	80048fa <_dtoa_r+0x92>
 80053f8:	4b11      	ldr	r3, [pc, #68]	; (8005440 <_dtoa_r+0xbd8>)
 80053fa:	f7ff baa1 	b.w	8004940 <_dtoa_r+0xd8>
 80053fe:	f1b9 0f00 	cmp.w	r9, #0
 8005402:	dc03      	bgt.n	800540c <_dtoa_r+0xba4>
 8005404:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005406:	2b02      	cmp	r3, #2
 8005408:	f73f aecb 	bgt.w	80051a2 <_dtoa_r+0x93a>
 800540c:	9f03      	ldr	r7, [sp, #12]
 800540e:	4621      	mov	r1, r4
 8005410:	4658      	mov	r0, fp
 8005412:	f7ff f99d 	bl	8004750 <quorem>
 8005416:	9a03      	ldr	r2, [sp, #12]
 8005418:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800541c:	f807 3b01 	strb.w	r3, [r7], #1
 8005420:	1aba      	subs	r2, r7, r2
 8005422:	4591      	cmp	r9, r2
 8005424:	ddba      	ble.n	800539c <_dtoa_r+0xb34>
 8005426:	4659      	mov	r1, fp
 8005428:	2300      	movs	r3, #0
 800542a:	220a      	movs	r2, #10
 800542c:	4628      	mov	r0, r5
 800542e:	f000 faaf 	bl	8005990 <__multadd>
 8005432:	4683      	mov	fp, r0
 8005434:	e7eb      	b.n	800540e <_dtoa_r+0xba6>
 8005436:	bf00      	nop
 8005438:	08006877 	.word	0x08006877
 800543c:	080067d4 	.word	0x080067d4
 8005440:	080067f8 	.word	0x080067f8

08005444 <__sflush_r>:
 8005444:	898a      	ldrh	r2, [r1, #12]
 8005446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005448:	4605      	mov	r5, r0
 800544a:	0710      	lsls	r0, r2, #28
 800544c:	460c      	mov	r4, r1
 800544e:	d457      	bmi.n	8005500 <__sflush_r+0xbc>
 8005450:	684b      	ldr	r3, [r1, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	dc04      	bgt.n	8005460 <__sflush_r+0x1c>
 8005456:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005458:	2b00      	cmp	r3, #0
 800545a:	dc01      	bgt.n	8005460 <__sflush_r+0x1c>
 800545c:	2000      	movs	r0, #0
 800545e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005462:	2e00      	cmp	r6, #0
 8005464:	d0fa      	beq.n	800545c <__sflush_r+0x18>
 8005466:	2300      	movs	r3, #0
 8005468:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800546c:	682f      	ldr	r7, [r5, #0]
 800546e:	602b      	str	r3, [r5, #0]
 8005470:	d032      	beq.n	80054d8 <__sflush_r+0x94>
 8005472:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	075a      	lsls	r2, r3, #29
 8005478:	d505      	bpl.n	8005486 <__sflush_r+0x42>
 800547a:	6863      	ldr	r3, [r4, #4]
 800547c:	1ac0      	subs	r0, r0, r3
 800547e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005480:	b10b      	cbz	r3, 8005486 <__sflush_r+0x42>
 8005482:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005484:	1ac0      	subs	r0, r0, r3
 8005486:	2300      	movs	r3, #0
 8005488:	4602      	mov	r2, r0
 800548a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800548c:	4628      	mov	r0, r5
 800548e:	6a21      	ldr	r1, [r4, #32]
 8005490:	47b0      	blx	r6
 8005492:	1c43      	adds	r3, r0, #1
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	d106      	bne.n	80054a6 <__sflush_r+0x62>
 8005498:	6829      	ldr	r1, [r5, #0]
 800549a:	291d      	cmp	r1, #29
 800549c:	d82c      	bhi.n	80054f8 <__sflush_r+0xb4>
 800549e:	4a29      	ldr	r2, [pc, #164]	; (8005544 <__sflush_r+0x100>)
 80054a0:	40ca      	lsrs	r2, r1
 80054a2:	07d6      	lsls	r6, r2, #31
 80054a4:	d528      	bpl.n	80054f8 <__sflush_r+0xb4>
 80054a6:	2200      	movs	r2, #0
 80054a8:	6062      	str	r2, [r4, #4]
 80054aa:	6922      	ldr	r2, [r4, #16]
 80054ac:	04d9      	lsls	r1, r3, #19
 80054ae:	6022      	str	r2, [r4, #0]
 80054b0:	d504      	bpl.n	80054bc <__sflush_r+0x78>
 80054b2:	1c42      	adds	r2, r0, #1
 80054b4:	d101      	bne.n	80054ba <__sflush_r+0x76>
 80054b6:	682b      	ldr	r3, [r5, #0]
 80054b8:	b903      	cbnz	r3, 80054bc <__sflush_r+0x78>
 80054ba:	6560      	str	r0, [r4, #84]	; 0x54
 80054bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054be:	602f      	str	r7, [r5, #0]
 80054c0:	2900      	cmp	r1, #0
 80054c2:	d0cb      	beq.n	800545c <__sflush_r+0x18>
 80054c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054c8:	4299      	cmp	r1, r3
 80054ca:	d002      	beq.n	80054d2 <__sflush_r+0x8e>
 80054cc:	4628      	mov	r0, r5
 80054ce:	f000 fd93 	bl	8005ff8 <_free_r>
 80054d2:	2000      	movs	r0, #0
 80054d4:	6360      	str	r0, [r4, #52]	; 0x34
 80054d6:	e7c2      	b.n	800545e <__sflush_r+0x1a>
 80054d8:	6a21      	ldr	r1, [r4, #32]
 80054da:	2301      	movs	r3, #1
 80054dc:	4628      	mov	r0, r5
 80054de:	47b0      	blx	r6
 80054e0:	1c41      	adds	r1, r0, #1
 80054e2:	d1c7      	bne.n	8005474 <__sflush_r+0x30>
 80054e4:	682b      	ldr	r3, [r5, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d0c4      	beq.n	8005474 <__sflush_r+0x30>
 80054ea:	2b1d      	cmp	r3, #29
 80054ec:	d001      	beq.n	80054f2 <__sflush_r+0xae>
 80054ee:	2b16      	cmp	r3, #22
 80054f0:	d101      	bne.n	80054f6 <__sflush_r+0xb2>
 80054f2:	602f      	str	r7, [r5, #0]
 80054f4:	e7b2      	b.n	800545c <__sflush_r+0x18>
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054fc:	81a3      	strh	r3, [r4, #12]
 80054fe:	e7ae      	b.n	800545e <__sflush_r+0x1a>
 8005500:	690f      	ldr	r7, [r1, #16]
 8005502:	2f00      	cmp	r7, #0
 8005504:	d0aa      	beq.n	800545c <__sflush_r+0x18>
 8005506:	0793      	lsls	r3, r2, #30
 8005508:	bf18      	it	ne
 800550a:	2300      	movne	r3, #0
 800550c:	680e      	ldr	r6, [r1, #0]
 800550e:	bf08      	it	eq
 8005510:	694b      	ldreq	r3, [r1, #20]
 8005512:	1bf6      	subs	r6, r6, r7
 8005514:	600f      	str	r7, [r1, #0]
 8005516:	608b      	str	r3, [r1, #8]
 8005518:	2e00      	cmp	r6, #0
 800551a:	dd9f      	ble.n	800545c <__sflush_r+0x18>
 800551c:	4633      	mov	r3, r6
 800551e:	463a      	mov	r2, r7
 8005520:	4628      	mov	r0, r5
 8005522:	6a21      	ldr	r1, [r4, #32]
 8005524:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005528:	47e0      	blx	ip
 800552a:	2800      	cmp	r0, #0
 800552c:	dc06      	bgt.n	800553c <__sflush_r+0xf8>
 800552e:	89a3      	ldrh	r3, [r4, #12]
 8005530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005538:	81a3      	strh	r3, [r4, #12]
 800553a:	e790      	b.n	800545e <__sflush_r+0x1a>
 800553c:	4407      	add	r7, r0
 800553e:	1a36      	subs	r6, r6, r0
 8005540:	e7ea      	b.n	8005518 <__sflush_r+0xd4>
 8005542:	bf00      	nop
 8005544:	20400001 	.word	0x20400001

08005548 <_fflush_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	690b      	ldr	r3, [r1, #16]
 800554c:	4605      	mov	r5, r0
 800554e:	460c      	mov	r4, r1
 8005550:	b913      	cbnz	r3, 8005558 <_fflush_r+0x10>
 8005552:	2500      	movs	r5, #0
 8005554:	4628      	mov	r0, r5
 8005556:	bd38      	pop	{r3, r4, r5, pc}
 8005558:	b118      	cbz	r0, 8005562 <_fflush_r+0x1a>
 800555a:	6983      	ldr	r3, [r0, #24]
 800555c:	b90b      	cbnz	r3, 8005562 <_fflush_r+0x1a>
 800555e:	f000 f887 	bl	8005670 <__sinit>
 8005562:	4b14      	ldr	r3, [pc, #80]	; (80055b4 <_fflush_r+0x6c>)
 8005564:	429c      	cmp	r4, r3
 8005566:	d11b      	bne.n	80055a0 <_fflush_r+0x58>
 8005568:	686c      	ldr	r4, [r5, #4]
 800556a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0ef      	beq.n	8005552 <_fflush_r+0xa>
 8005572:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005574:	07d0      	lsls	r0, r2, #31
 8005576:	d404      	bmi.n	8005582 <_fflush_r+0x3a>
 8005578:	0599      	lsls	r1, r3, #22
 800557a:	d402      	bmi.n	8005582 <_fflush_r+0x3a>
 800557c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800557e:	f000 f91a 	bl	80057b6 <__retarget_lock_acquire_recursive>
 8005582:	4628      	mov	r0, r5
 8005584:	4621      	mov	r1, r4
 8005586:	f7ff ff5d 	bl	8005444 <__sflush_r>
 800558a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800558c:	4605      	mov	r5, r0
 800558e:	07da      	lsls	r2, r3, #31
 8005590:	d4e0      	bmi.n	8005554 <_fflush_r+0xc>
 8005592:	89a3      	ldrh	r3, [r4, #12]
 8005594:	059b      	lsls	r3, r3, #22
 8005596:	d4dd      	bmi.n	8005554 <_fflush_r+0xc>
 8005598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800559a:	f000 f90d 	bl	80057b8 <__retarget_lock_release_recursive>
 800559e:	e7d9      	b.n	8005554 <_fflush_r+0xc>
 80055a0:	4b05      	ldr	r3, [pc, #20]	; (80055b8 <_fflush_r+0x70>)
 80055a2:	429c      	cmp	r4, r3
 80055a4:	d101      	bne.n	80055aa <_fflush_r+0x62>
 80055a6:	68ac      	ldr	r4, [r5, #8]
 80055a8:	e7df      	b.n	800556a <_fflush_r+0x22>
 80055aa:	4b04      	ldr	r3, [pc, #16]	; (80055bc <_fflush_r+0x74>)
 80055ac:	429c      	cmp	r4, r3
 80055ae:	bf08      	it	eq
 80055b0:	68ec      	ldreq	r4, [r5, #12]
 80055b2:	e7da      	b.n	800556a <_fflush_r+0x22>
 80055b4:	080068a8 	.word	0x080068a8
 80055b8:	080068c8 	.word	0x080068c8
 80055bc:	08006888 	.word	0x08006888

080055c0 <std>:
 80055c0:	2300      	movs	r3, #0
 80055c2:	b510      	push	{r4, lr}
 80055c4:	4604      	mov	r4, r0
 80055c6:	e9c0 3300 	strd	r3, r3, [r0]
 80055ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055ce:	6083      	str	r3, [r0, #8]
 80055d0:	8181      	strh	r1, [r0, #12]
 80055d2:	6643      	str	r3, [r0, #100]	; 0x64
 80055d4:	81c2      	strh	r2, [r0, #14]
 80055d6:	6183      	str	r3, [r0, #24]
 80055d8:	4619      	mov	r1, r3
 80055da:	2208      	movs	r2, #8
 80055dc:	305c      	adds	r0, #92	; 0x5c
 80055de:	f7fe fb01 	bl	8003be4 <memset>
 80055e2:	4b05      	ldr	r3, [pc, #20]	; (80055f8 <std+0x38>)
 80055e4:	6224      	str	r4, [r4, #32]
 80055e6:	6263      	str	r3, [r4, #36]	; 0x24
 80055e8:	4b04      	ldr	r3, [pc, #16]	; (80055fc <std+0x3c>)
 80055ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80055ec:	4b04      	ldr	r3, [pc, #16]	; (8005600 <std+0x40>)
 80055ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055f0:	4b04      	ldr	r3, [pc, #16]	; (8005604 <std+0x44>)
 80055f2:	6323      	str	r3, [r4, #48]	; 0x30
 80055f4:	bd10      	pop	{r4, pc}
 80055f6:	bf00      	nop
 80055f8:	08006481 	.word	0x08006481
 80055fc:	080064a3 	.word	0x080064a3
 8005600:	080064db 	.word	0x080064db
 8005604:	080064ff 	.word	0x080064ff

08005608 <_cleanup_r>:
 8005608:	4901      	ldr	r1, [pc, #4]	; (8005610 <_cleanup_r+0x8>)
 800560a:	f000 b8af 	b.w	800576c <_fwalk_reent>
 800560e:	bf00      	nop
 8005610:	08005549 	.word	0x08005549

08005614 <__sfmoreglue>:
 8005614:	2268      	movs	r2, #104	; 0x68
 8005616:	b570      	push	{r4, r5, r6, lr}
 8005618:	1e4d      	subs	r5, r1, #1
 800561a:	4355      	muls	r5, r2
 800561c:	460e      	mov	r6, r1
 800561e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005622:	f000 fd51 	bl	80060c8 <_malloc_r>
 8005626:	4604      	mov	r4, r0
 8005628:	b140      	cbz	r0, 800563c <__sfmoreglue+0x28>
 800562a:	2100      	movs	r1, #0
 800562c:	e9c0 1600 	strd	r1, r6, [r0]
 8005630:	300c      	adds	r0, #12
 8005632:	60a0      	str	r0, [r4, #8]
 8005634:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005638:	f7fe fad4 	bl	8003be4 <memset>
 800563c:	4620      	mov	r0, r4
 800563e:	bd70      	pop	{r4, r5, r6, pc}

08005640 <__sfp_lock_acquire>:
 8005640:	4801      	ldr	r0, [pc, #4]	; (8005648 <__sfp_lock_acquire+0x8>)
 8005642:	f000 b8b8 	b.w	80057b6 <__retarget_lock_acquire_recursive>
 8005646:	bf00      	nop
 8005648:	20000305 	.word	0x20000305

0800564c <__sfp_lock_release>:
 800564c:	4801      	ldr	r0, [pc, #4]	; (8005654 <__sfp_lock_release+0x8>)
 800564e:	f000 b8b3 	b.w	80057b8 <__retarget_lock_release_recursive>
 8005652:	bf00      	nop
 8005654:	20000305 	.word	0x20000305

08005658 <__sinit_lock_acquire>:
 8005658:	4801      	ldr	r0, [pc, #4]	; (8005660 <__sinit_lock_acquire+0x8>)
 800565a:	f000 b8ac 	b.w	80057b6 <__retarget_lock_acquire_recursive>
 800565e:	bf00      	nop
 8005660:	20000306 	.word	0x20000306

08005664 <__sinit_lock_release>:
 8005664:	4801      	ldr	r0, [pc, #4]	; (800566c <__sinit_lock_release+0x8>)
 8005666:	f000 b8a7 	b.w	80057b8 <__retarget_lock_release_recursive>
 800566a:	bf00      	nop
 800566c:	20000306 	.word	0x20000306

08005670 <__sinit>:
 8005670:	b510      	push	{r4, lr}
 8005672:	4604      	mov	r4, r0
 8005674:	f7ff fff0 	bl	8005658 <__sinit_lock_acquire>
 8005678:	69a3      	ldr	r3, [r4, #24]
 800567a:	b11b      	cbz	r3, 8005684 <__sinit+0x14>
 800567c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005680:	f7ff bff0 	b.w	8005664 <__sinit_lock_release>
 8005684:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005688:	6523      	str	r3, [r4, #80]	; 0x50
 800568a:	4b13      	ldr	r3, [pc, #76]	; (80056d8 <__sinit+0x68>)
 800568c:	4a13      	ldr	r2, [pc, #76]	; (80056dc <__sinit+0x6c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	62a2      	str	r2, [r4, #40]	; 0x28
 8005692:	42a3      	cmp	r3, r4
 8005694:	bf08      	it	eq
 8005696:	2301      	moveq	r3, #1
 8005698:	4620      	mov	r0, r4
 800569a:	bf08      	it	eq
 800569c:	61a3      	streq	r3, [r4, #24]
 800569e:	f000 f81f 	bl	80056e0 <__sfp>
 80056a2:	6060      	str	r0, [r4, #4]
 80056a4:	4620      	mov	r0, r4
 80056a6:	f000 f81b 	bl	80056e0 <__sfp>
 80056aa:	60a0      	str	r0, [r4, #8]
 80056ac:	4620      	mov	r0, r4
 80056ae:	f000 f817 	bl	80056e0 <__sfp>
 80056b2:	2200      	movs	r2, #0
 80056b4:	2104      	movs	r1, #4
 80056b6:	60e0      	str	r0, [r4, #12]
 80056b8:	6860      	ldr	r0, [r4, #4]
 80056ba:	f7ff ff81 	bl	80055c0 <std>
 80056be:	2201      	movs	r2, #1
 80056c0:	2109      	movs	r1, #9
 80056c2:	68a0      	ldr	r0, [r4, #8]
 80056c4:	f7ff ff7c 	bl	80055c0 <std>
 80056c8:	2202      	movs	r2, #2
 80056ca:	2112      	movs	r1, #18
 80056cc:	68e0      	ldr	r0, [r4, #12]
 80056ce:	f7ff ff77 	bl	80055c0 <std>
 80056d2:	2301      	movs	r3, #1
 80056d4:	61a3      	str	r3, [r4, #24]
 80056d6:	e7d1      	b.n	800567c <__sinit+0xc>
 80056d8:	080067c0 	.word	0x080067c0
 80056dc:	08005609 	.word	0x08005609

080056e0 <__sfp>:
 80056e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056e2:	4607      	mov	r7, r0
 80056e4:	f7ff ffac 	bl	8005640 <__sfp_lock_acquire>
 80056e8:	4b1e      	ldr	r3, [pc, #120]	; (8005764 <__sfp+0x84>)
 80056ea:	681e      	ldr	r6, [r3, #0]
 80056ec:	69b3      	ldr	r3, [r6, #24]
 80056ee:	b913      	cbnz	r3, 80056f6 <__sfp+0x16>
 80056f0:	4630      	mov	r0, r6
 80056f2:	f7ff ffbd 	bl	8005670 <__sinit>
 80056f6:	3648      	adds	r6, #72	; 0x48
 80056f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80056fc:	3b01      	subs	r3, #1
 80056fe:	d503      	bpl.n	8005708 <__sfp+0x28>
 8005700:	6833      	ldr	r3, [r6, #0]
 8005702:	b30b      	cbz	r3, 8005748 <__sfp+0x68>
 8005704:	6836      	ldr	r6, [r6, #0]
 8005706:	e7f7      	b.n	80056f8 <__sfp+0x18>
 8005708:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800570c:	b9d5      	cbnz	r5, 8005744 <__sfp+0x64>
 800570e:	4b16      	ldr	r3, [pc, #88]	; (8005768 <__sfp+0x88>)
 8005710:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005714:	60e3      	str	r3, [r4, #12]
 8005716:	6665      	str	r5, [r4, #100]	; 0x64
 8005718:	f000 f84c 	bl	80057b4 <__retarget_lock_init_recursive>
 800571c:	f7ff ff96 	bl	800564c <__sfp_lock_release>
 8005720:	2208      	movs	r2, #8
 8005722:	4629      	mov	r1, r5
 8005724:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005728:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800572c:	6025      	str	r5, [r4, #0]
 800572e:	61a5      	str	r5, [r4, #24]
 8005730:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005734:	f7fe fa56 	bl	8003be4 <memset>
 8005738:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800573c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005740:	4620      	mov	r0, r4
 8005742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005744:	3468      	adds	r4, #104	; 0x68
 8005746:	e7d9      	b.n	80056fc <__sfp+0x1c>
 8005748:	2104      	movs	r1, #4
 800574a:	4638      	mov	r0, r7
 800574c:	f7ff ff62 	bl	8005614 <__sfmoreglue>
 8005750:	4604      	mov	r4, r0
 8005752:	6030      	str	r0, [r6, #0]
 8005754:	2800      	cmp	r0, #0
 8005756:	d1d5      	bne.n	8005704 <__sfp+0x24>
 8005758:	f7ff ff78 	bl	800564c <__sfp_lock_release>
 800575c:	230c      	movs	r3, #12
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	e7ee      	b.n	8005740 <__sfp+0x60>
 8005762:	bf00      	nop
 8005764:	080067c0 	.word	0x080067c0
 8005768:	ffff0001 	.word	0xffff0001

0800576c <_fwalk_reent>:
 800576c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005770:	4606      	mov	r6, r0
 8005772:	4688      	mov	r8, r1
 8005774:	2700      	movs	r7, #0
 8005776:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800577a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800577e:	f1b9 0901 	subs.w	r9, r9, #1
 8005782:	d505      	bpl.n	8005790 <_fwalk_reent+0x24>
 8005784:	6824      	ldr	r4, [r4, #0]
 8005786:	2c00      	cmp	r4, #0
 8005788:	d1f7      	bne.n	800577a <_fwalk_reent+0xe>
 800578a:	4638      	mov	r0, r7
 800578c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005790:	89ab      	ldrh	r3, [r5, #12]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d907      	bls.n	80057a6 <_fwalk_reent+0x3a>
 8005796:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800579a:	3301      	adds	r3, #1
 800579c:	d003      	beq.n	80057a6 <_fwalk_reent+0x3a>
 800579e:	4629      	mov	r1, r5
 80057a0:	4630      	mov	r0, r6
 80057a2:	47c0      	blx	r8
 80057a4:	4307      	orrs	r7, r0
 80057a6:	3568      	adds	r5, #104	; 0x68
 80057a8:	e7e9      	b.n	800577e <_fwalk_reent+0x12>
	...

080057ac <_localeconv_r>:
 80057ac:	4800      	ldr	r0, [pc, #0]	; (80057b0 <_localeconv_r+0x4>)
 80057ae:	4770      	bx	lr
 80057b0:	20000160 	.word	0x20000160

080057b4 <__retarget_lock_init_recursive>:
 80057b4:	4770      	bx	lr

080057b6 <__retarget_lock_acquire_recursive>:
 80057b6:	4770      	bx	lr

080057b8 <__retarget_lock_release_recursive>:
 80057b8:	4770      	bx	lr

080057ba <__swhatbuf_r>:
 80057ba:	b570      	push	{r4, r5, r6, lr}
 80057bc:	460e      	mov	r6, r1
 80057be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c2:	4614      	mov	r4, r2
 80057c4:	2900      	cmp	r1, #0
 80057c6:	461d      	mov	r5, r3
 80057c8:	b096      	sub	sp, #88	; 0x58
 80057ca:	da08      	bge.n	80057de <__swhatbuf_r+0x24>
 80057cc:	2200      	movs	r2, #0
 80057ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80057d2:	602a      	str	r2, [r5, #0]
 80057d4:	061a      	lsls	r2, r3, #24
 80057d6:	d410      	bmi.n	80057fa <__swhatbuf_r+0x40>
 80057d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057dc:	e00e      	b.n	80057fc <__swhatbuf_r+0x42>
 80057de:	466a      	mov	r2, sp
 80057e0:	f000 fee4 	bl	80065ac <_fstat_r>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	dbf1      	blt.n	80057cc <__swhatbuf_r+0x12>
 80057e8:	9a01      	ldr	r2, [sp, #4]
 80057ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057f2:	425a      	negs	r2, r3
 80057f4:	415a      	adcs	r2, r3
 80057f6:	602a      	str	r2, [r5, #0]
 80057f8:	e7ee      	b.n	80057d8 <__swhatbuf_r+0x1e>
 80057fa:	2340      	movs	r3, #64	; 0x40
 80057fc:	2000      	movs	r0, #0
 80057fe:	6023      	str	r3, [r4, #0]
 8005800:	b016      	add	sp, #88	; 0x58
 8005802:	bd70      	pop	{r4, r5, r6, pc}

08005804 <__smakebuf_r>:
 8005804:	898b      	ldrh	r3, [r1, #12]
 8005806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005808:	079d      	lsls	r5, r3, #30
 800580a:	4606      	mov	r6, r0
 800580c:	460c      	mov	r4, r1
 800580e:	d507      	bpl.n	8005820 <__smakebuf_r+0x1c>
 8005810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	6123      	str	r3, [r4, #16]
 8005818:	2301      	movs	r3, #1
 800581a:	6163      	str	r3, [r4, #20]
 800581c:	b002      	add	sp, #8
 800581e:	bd70      	pop	{r4, r5, r6, pc}
 8005820:	466a      	mov	r2, sp
 8005822:	ab01      	add	r3, sp, #4
 8005824:	f7ff ffc9 	bl	80057ba <__swhatbuf_r>
 8005828:	9900      	ldr	r1, [sp, #0]
 800582a:	4605      	mov	r5, r0
 800582c:	4630      	mov	r0, r6
 800582e:	f000 fc4b 	bl	80060c8 <_malloc_r>
 8005832:	b948      	cbnz	r0, 8005848 <__smakebuf_r+0x44>
 8005834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005838:	059a      	lsls	r2, r3, #22
 800583a:	d4ef      	bmi.n	800581c <__smakebuf_r+0x18>
 800583c:	f023 0303 	bic.w	r3, r3, #3
 8005840:	f043 0302 	orr.w	r3, r3, #2
 8005844:	81a3      	strh	r3, [r4, #12]
 8005846:	e7e3      	b.n	8005810 <__smakebuf_r+0xc>
 8005848:	4b0d      	ldr	r3, [pc, #52]	; (8005880 <__smakebuf_r+0x7c>)
 800584a:	62b3      	str	r3, [r6, #40]	; 0x28
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	6020      	str	r0, [r4, #0]
 8005850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005854:	81a3      	strh	r3, [r4, #12]
 8005856:	9b00      	ldr	r3, [sp, #0]
 8005858:	6120      	str	r0, [r4, #16]
 800585a:	6163      	str	r3, [r4, #20]
 800585c:	9b01      	ldr	r3, [sp, #4]
 800585e:	b15b      	cbz	r3, 8005878 <__smakebuf_r+0x74>
 8005860:	4630      	mov	r0, r6
 8005862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005866:	f000 feb3 	bl	80065d0 <_isatty_r>
 800586a:	b128      	cbz	r0, 8005878 <__smakebuf_r+0x74>
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	f023 0303 	bic.w	r3, r3, #3
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	81a3      	strh	r3, [r4, #12]
 8005878:	89a0      	ldrh	r0, [r4, #12]
 800587a:	4305      	orrs	r5, r0
 800587c:	81a5      	strh	r5, [r4, #12]
 800587e:	e7cd      	b.n	800581c <__smakebuf_r+0x18>
 8005880:	08005609 	.word	0x08005609

08005884 <malloc>:
 8005884:	4b02      	ldr	r3, [pc, #8]	; (8005890 <malloc+0xc>)
 8005886:	4601      	mov	r1, r0
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	f000 bc1d 	b.w	80060c8 <_malloc_r>
 800588e:	bf00      	nop
 8005890:	2000000c 	.word	0x2000000c

08005894 <memchr>:
 8005894:	4603      	mov	r3, r0
 8005896:	b510      	push	{r4, lr}
 8005898:	b2c9      	uxtb	r1, r1
 800589a:	4402      	add	r2, r0
 800589c:	4293      	cmp	r3, r2
 800589e:	4618      	mov	r0, r3
 80058a0:	d101      	bne.n	80058a6 <memchr+0x12>
 80058a2:	2000      	movs	r0, #0
 80058a4:	e003      	b.n	80058ae <memchr+0x1a>
 80058a6:	7804      	ldrb	r4, [r0, #0]
 80058a8:	3301      	adds	r3, #1
 80058aa:	428c      	cmp	r4, r1
 80058ac:	d1f6      	bne.n	800589c <memchr+0x8>
 80058ae:	bd10      	pop	{r4, pc}

080058b0 <memcpy>:
 80058b0:	440a      	add	r2, r1
 80058b2:	4291      	cmp	r1, r2
 80058b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80058b8:	d100      	bne.n	80058bc <memcpy+0xc>
 80058ba:	4770      	bx	lr
 80058bc:	b510      	push	{r4, lr}
 80058be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058c2:	4291      	cmp	r1, r2
 80058c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058c8:	d1f9      	bne.n	80058be <memcpy+0xe>
 80058ca:	bd10      	pop	{r4, pc}

080058cc <_Balloc>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80058d0:	4604      	mov	r4, r0
 80058d2:	460d      	mov	r5, r1
 80058d4:	b976      	cbnz	r6, 80058f4 <_Balloc+0x28>
 80058d6:	2010      	movs	r0, #16
 80058d8:	f7ff ffd4 	bl	8005884 <malloc>
 80058dc:	4602      	mov	r2, r0
 80058de:	6260      	str	r0, [r4, #36]	; 0x24
 80058e0:	b920      	cbnz	r0, 80058ec <_Balloc+0x20>
 80058e2:	2166      	movs	r1, #102	; 0x66
 80058e4:	4b17      	ldr	r3, [pc, #92]	; (8005944 <_Balloc+0x78>)
 80058e6:	4818      	ldr	r0, [pc, #96]	; (8005948 <_Balloc+0x7c>)
 80058e8:	f000 fe20 	bl	800652c <__assert_func>
 80058ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058f0:	6006      	str	r6, [r0, #0]
 80058f2:	60c6      	str	r6, [r0, #12]
 80058f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80058f6:	68f3      	ldr	r3, [r6, #12]
 80058f8:	b183      	cbz	r3, 800591c <_Balloc+0x50>
 80058fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005902:	b9b8      	cbnz	r0, 8005934 <_Balloc+0x68>
 8005904:	2101      	movs	r1, #1
 8005906:	fa01 f605 	lsl.w	r6, r1, r5
 800590a:	1d72      	adds	r2, r6, #5
 800590c:	4620      	mov	r0, r4
 800590e:	0092      	lsls	r2, r2, #2
 8005910:	f000 fb5e 	bl	8005fd0 <_calloc_r>
 8005914:	b160      	cbz	r0, 8005930 <_Balloc+0x64>
 8005916:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800591a:	e00e      	b.n	800593a <_Balloc+0x6e>
 800591c:	2221      	movs	r2, #33	; 0x21
 800591e:	2104      	movs	r1, #4
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fb55 	bl	8005fd0 <_calloc_r>
 8005926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005928:	60f0      	str	r0, [r6, #12]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1e4      	bne.n	80058fa <_Balloc+0x2e>
 8005930:	2000      	movs	r0, #0
 8005932:	bd70      	pop	{r4, r5, r6, pc}
 8005934:	6802      	ldr	r2, [r0, #0]
 8005936:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800593a:	2300      	movs	r3, #0
 800593c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005940:	e7f7      	b.n	8005932 <_Balloc+0x66>
 8005942:	bf00      	nop
 8005944:	08006805 	.word	0x08006805
 8005948:	080068e8 	.word	0x080068e8

0800594c <_Bfree>:
 800594c:	b570      	push	{r4, r5, r6, lr}
 800594e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005950:	4605      	mov	r5, r0
 8005952:	460c      	mov	r4, r1
 8005954:	b976      	cbnz	r6, 8005974 <_Bfree+0x28>
 8005956:	2010      	movs	r0, #16
 8005958:	f7ff ff94 	bl	8005884 <malloc>
 800595c:	4602      	mov	r2, r0
 800595e:	6268      	str	r0, [r5, #36]	; 0x24
 8005960:	b920      	cbnz	r0, 800596c <_Bfree+0x20>
 8005962:	218a      	movs	r1, #138	; 0x8a
 8005964:	4b08      	ldr	r3, [pc, #32]	; (8005988 <_Bfree+0x3c>)
 8005966:	4809      	ldr	r0, [pc, #36]	; (800598c <_Bfree+0x40>)
 8005968:	f000 fde0 	bl	800652c <__assert_func>
 800596c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005970:	6006      	str	r6, [r0, #0]
 8005972:	60c6      	str	r6, [r0, #12]
 8005974:	b13c      	cbz	r4, 8005986 <_Bfree+0x3a>
 8005976:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005978:	6862      	ldr	r2, [r4, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005980:	6021      	str	r1, [r4, #0]
 8005982:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005986:	bd70      	pop	{r4, r5, r6, pc}
 8005988:	08006805 	.word	0x08006805
 800598c:	080068e8 	.word	0x080068e8

08005990 <__multadd>:
 8005990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005994:	4607      	mov	r7, r0
 8005996:	460c      	mov	r4, r1
 8005998:	461e      	mov	r6, r3
 800599a:	2000      	movs	r0, #0
 800599c:	690d      	ldr	r5, [r1, #16]
 800599e:	f101 0c14 	add.w	ip, r1, #20
 80059a2:	f8dc 3000 	ldr.w	r3, [ip]
 80059a6:	3001      	adds	r0, #1
 80059a8:	b299      	uxth	r1, r3
 80059aa:	fb02 6101 	mla	r1, r2, r1, r6
 80059ae:	0c1e      	lsrs	r6, r3, #16
 80059b0:	0c0b      	lsrs	r3, r1, #16
 80059b2:	fb02 3306 	mla	r3, r2, r6, r3
 80059b6:	b289      	uxth	r1, r1
 80059b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80059bc:	4285      	cmp	r5, r0
 80059be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80059c2:	f84c 1b04 	str.w	r1, [ip], #4
 80059c6:	dcec      	bgt.n	80059a2 <__multadd+0x12>
 80059c8:	b30e      	cbz	r6, 8005a0e <__multadd+0x7e>
 80059ca:	68a3      	ldr	r3, [r4, #8]
 80059cc:	42ab      	cmp	r3, r5
 80059ce:	dc19      	bgt.n	8005a04 <__multadd+0x74>
 80059d0:	6861      	ldr	r1, [r4, #4]
 80059d2:	4638      	mov	r0, r7
 80059d4:	3101      	adds	r1, #1
 80059d6:	f7ff ff79 	bl	80058cc <_Balloc>
 80059da:	4680      	mov	r8, r0
 80059dc:	b928      	cbnz	r0, 80059ea <__multadd+0x5a>
 80059de:	4602      	mov	r2, r0
 80059e0:	21b5      	movs	r1, #181	; 0xb5
 80059e2:	4b0c      	ldr	r3, [pc, #48]	; (8005a14 <__multadd+0x84>)
 80059e4:	480c      	ldr	r0, [pc, #48]	; (8005a18 <__multadd+0x88>)
 80059e6:	f000 fda1 	bl	800652c <__assert_func>
 80059ea:	6922      	ldr	r2, [r4, #16]
 80059ec:	f104 010c 	add.w	r1, r4, #12
 80059f0:	3202      	adds	r2, #2
 80059f2:	0092      	lsls	r2, r2, #2
 80059f4:	300c      	adds	r0, #12
 80059f6:	f7ff ff5b 	bl	80058b0 <memcpy>
 80059fa:	4621      	mov	r1, r4
 80059fc:	4638      	mov	r0, r7
 80059fe:	f7ff ffa5 	bl	800594c <_Bfree>
 8005a02:	4644      	mov	r4, r8
 8005a04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a08:	3501      	adds	r5, #1
 8005a0a:	615e      	str	r6, [r3, #20]
 8005a0c:	6125      	str	r5, [r4, #16]
 8005a0e:	4620      	mov	r0, r4
 8005a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a14:	08006877 	.word	0x08006877
 8005a18:	080068e8 	.word	0x080068e8

08005a1c <__hi0bits>:
 8005a1c:	0c02      	lsrs	r2, r0, #16
 8005a1e:	0412      	lsls	r2, r2, #16
 8005a20:	4603      	mov	r3, r0
 8005a22:	b9ca      	cbnz	r2, 8005a58 <__hi0bits+0x3c>
 8005a24:	0403      	lsls	r3, r0, #16
 8005a26:	2010      	movs	r0, #16
 8005a28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005a2c:	bf04      	itt	eq
 8005a2e:	021b      	lsleq	r3, r3, #8
 8005a30:	3008      	addeq	r0, #8
 8005a32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005a36:	bf04      	itt	eq
 8005a38:	011b      	lsleq	r3, r3, #4
 8005a3a:	3004      	addeq	r0, #4
 8005a3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005a40:	bf04      	itt	eq
 8005a42:	009b      	lsleq	r3, r3, #2
 8005a44:	3002      	addeq	r0, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	db05      	blt.n	8005a56 <__hi0bits+0x3a>
 8005a4a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005a4e:	f100 0001 	add.w	r0, r0, #1
 8005a52:	bf08      	it	eq
 8005a54:	2020      	moveq	r0, #32
 8005a56:	4770      	bx	lr
 8005a58:	2000      	movs	r0, #0
 8005a5a:	e7e5      	b.n	8005a28 <__hi0bits+0xc>

08005a5c <__lo0bits>:
 8005a5c:	6803      	ldr	r3, [r0, #0]
 8005a5e:	4602      	mov	r2, r0
 8005a60:	f013 0007 	ands.w	r0, r3, #7
 8005a64:	d00b      	beq.n	8005a7e <__lo0bits+0x22>
 8005a66:	07d9      	lsls	r1, r3, #31
 8005a68:	d421      	bmi.n	8005aae <__lo0bits+0x52>
 8005a6a:	0798      	lsls	r0, r3, #30
 8005a6c:	bf49      	itett	mi
 8005a6e:	085b      	lsrmi	r3, r3, #1
 8005a70:	089b      	lsrpl	r3, r3, #2
 8005a72:	2001      	movmi	r0, #1
 8005a74:	6013      	strmi	r3, [r2, #0]
 8005a76:	bf5c      	itt	pl
 8005a78:	2002      	movpl	r0, #2
 8005a7a:	6013      	strpl	r3, [r2, #0]
 8005a7c:	4770      	bx	lr
 8005a7e:	b299      	uxth	r1, r3
 8005a80:	b909      	cbnz	r1, 8005a86 <__lo0bits+0x2a>
 8005a82:	2010      	movs	r0, #16
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	b2d9      	uxtb	r1, r3
 8005a88:	b909      	cbnz	r1, 8005a8e <__lo0bits+0x32>
 8005a8a:	3008      	adds	r0, #8
 8005a8c:	0a1b      	lsrs	r3, r3, #8
 8005a8e:	0719      	lsls	r1, r3, #28
 8005a90:	bf04      	itt	eq
 8005a92:	091b      	lsreq	r3, r3, #4
 8005a94:	3004      	addeq	r0, #4
 8005a96:	0799      	lsls	r1, r3, #30
 8005a98:	bf04      	itt	eq
 8005a9a:	089b      	lsreq	r3, r3, #2
 8005a9c:	3002      	addeq	r0, #2
 8005a9e:	07d9      	lsls	r1, r3, #31
 8005aa0:	d403      	bmi.n	8005aaa <__lo0bits+0x4e>
 8005aa2:	085b      	lsrs	r3, r3, #1
 8005aa4:	f100 0001 	add.w	r0, r0, #1
 8005aa8:	d003      	beq.n	8005ab2 <__lo0bits+0x56>
 8005aaa:	6013      	str	r3, [r2, #0]
 8005aac:	4770      	bx	lr
 8005aae:	2000      	movs	r0, #0
 8005ab0:	4770      	bx	lr
 8005ab2:	2020      	movs	r0, #32
 8005ab4:	4770      	bx	lr
	...

08005ab8 <__i2b>:
 8005ab8:	b510      	push	{r4, lr}
 8005aba:	460c      	mov	r4, r1
 8005abc:	2101      	movs	r1, #1
 8005abe:	f7ff ff05 	bl	80058cc <_Balloc>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	b928      	cbnz	r0, 8005ad2 <__i2b+0x1a>
 8005ac6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005aca:	4b04      	ldr	r3, [pc, #16]	; (8005adc <__i2b+0x24>)
 8005acc:	4804      	ldr	r0, [pc, #16]	; (8005ae0 <__i2b+0x28>)
 8005ace:	f000 fd2d 	bl	800652c <__assert_func>
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	6144      	str	r4, [r0, #20]
 8005ad6:	6103      	str	r3, [r0, #16]
 8005ad8:	bd10      	pop	{r4, pc}
 8005ada:	bf00      	nop
 8005adc:	08006877 	.word	0x08006877
 8005ae0:	080068e8 	.word	0x080068e8

08005ae4 <__multiply>:
 8005ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae8:	4691      	mov	r9, r2
 8005aea:	690a      	ldr	r2, [r1, #16]
 8005aec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005af0:	460c      	mov	r4, r1
 8005af2:	429a      	cmp	r2, r3
 8005af4:	bfbe      	ittt	lt
 8005af6:	460b      	movlt	r3, r1
 8005af8:	464c      	movlt	r4, r9
 8005afa:	4699      	movlt	r9, r3
 8005afc:	6927      	ldr	r7, [r4, #16]
 8005afe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b02:	68a3      	ldr	r3, [r4, #8]
 8005b04:	6861      	ldr	r1, [r4, #4]
 8005b06:	eb07 060a 	add.w	r6, r7, sl
 8005b0a:	42b3      	cmp	r3, r6
 8005b0c:	b085      	sub	sp, #20
 8005b0e:	bfb8      	it	lt
 8005b10:	3101      	addlt	r1, #1
 8005b12:	f7ff fedb 	bl	80058cc <_Balloc>
 8005b16:	b930      	cbnz	r0, 8005b26 <__multiply+0x42>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	f240 115d 	movw	r1, #349	; 0x15d
 8005b1e:	4b43      	ldr	r3, [pc, #268]	; (8005c2c <__multiply+0x148>)
 8005b20:	4843      	ldr	r0, [pc, #268]	; (8005c30 <__multiply+0x14c>)
 8005b22:	f000 fd03 	bl	800652c <__assert_func>
 8005b26:	f100 0514 	add.w	r5, r0, #20
 8005b2a:	462b      	mov	r3, r5
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005b32:	4543      	cmp	r3, r8
 8005b34:	d321      	bcc.n	8005b7a <__multiply+0x96>
 8005b36:	f104 0314 	add.w	r3, r4, #20
 8005b3a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005b3e:	f109 0314 	add.w	r3, r9, #20
 8005b42:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005b46:	9202      	str	r2, [sp, #8]
 8005b48:	1b3a      	subs	r2, r7, r4
 8005b4a:	3a15      	subs	r2, #21
 8005b4c:	f022 0203 	bic.w	r2, r2, #3
 8005b50:	3204      	adds	r2, #4
 8005b52:	f104 0115 	add.w	r1, r4, #21
 8005b56:	428f      	cmp	r7, r1
 8005b58:	bf38      	it	cc
 8005b5a:	2204      	movcc	r2, #4
 8005b5c:	9201      	str	r2, [sp, #4]
 8005b5e:	9a02      	ldr	r2, [sp, #8]
 8005b60:	9303      	str	r3, [sp, #12]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d80c      	bhi.n	8005b80 <__multiply+0x9c>
 8005b66:	2e00      	cmp	r6, #0
 8005b68:	dd03      	ble.n	8005b72 <__multiply+0x8e>
 8005b6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d059      	beq.n	8005c26 <__multiply+0x142>
 8005b72:	6106      	str	r6, [r0, #16]
 8005b74:	b005      	add	sp, #20
 8005b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7a:	f843 2b04 	str.w	r2, [r3], #4
 8005b7e:	e7d8      	b.n	8005b32 <__multiply+0x4e>
 8005b80:	f8b3 a000 	ldrh.w	sl, [r3]
 8005b84:	f1ba 0f00 	cmp.w	sl, #0
 8005b88:	d023      	beq.n	8005bd2 <__multiply+0xee>
 8005b8a:	46a9      	mov	r9, r5
 8005b8c:	f04f 0c00 	mov.w	ip, #0
 8005b90:	f104 0e14 	add.w	lr, r4, #20
 8005b94:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005b98:	f8d9 1000 	ldr.w	r1, [r9]
 8005b9c:	fa1f fb82 	uxth.w	fp, r2
 8005ba0:	b289      	uxth	r1, r1
 8005ba2:	fb0a 110b 	mla	r1, sl, fp, r1
 8005ba6:	4461      	add	r1, ip
 8005ba8:	f8d9 c000 	ldr.w	ip, [r9]
 8005bac:	0c12      	lsrs	r2, r2, #16
 8005bae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005bb2:	fb0a c202 	mla	r2, sl, r2, ip
 8005bb6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005bba:	b289      	uxth	r1, r1
 8005bbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005bc0:	4577      	cmp	r7, lr
 8005bc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005bc6:	f849 1b04 	str.w	r1, [r9], #4
 8005bca:	d8e3      	bhi.n	8005b94 <__multiply+0xb0>
 8005bcc:	9a01      	ldr	r2, [sp, #4]
 8005bce:	f845 c002 	str.w	ip, [r5, r2]
 8005bd2:	9a03      	ldr	r2, [sp, #12]
 8005bd4:	3304      	adds	r3, #4
 8005bd6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005bda:	f1b9 0f00 	cmp.w	r9, #0
 8005bde:	d020      	beq.n	8005c22 <__multiply+0x13e>
 8005be0:	46ae      	mov	lr, r5
 8005be2:	f04f 0a00 	mov.w	sl, #0
 8005be6:	6829      	ldr	r1, [r5, #0]
 8005be8:	f104 0c14 	add.w	ip, r4, #20
 8005bec:	f8bc b000 	ldrh.w	fp, [ip]
 8005bf0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005bf4:	b289      	uxth	r1, r1
 8005bf6:	fb09 220b 	mla	r2, r9, fp, r2
 8005bfa:	4492      	add	sl, r2
 8005bfc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005c00:	f84e 1b04 	str.w	r1, [lr], #4
 8005c04:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005c08:	f8be 1000 	ldrh.w	r1, [lr]
 8005c0c:	0c12      	lsrs	r2, r2, #16
 8005c0e:	fb09 1102 	mla	r1, r9, r2, r1
 8005c12:	4567      	cmp	r7, ip
 8005c14:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005c18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005c1c:	d8e6      	bhi.n	8005bec <__multiply+0x108>
 8005c1e:	9a01      	ldr	r2, [sp, #4]
 8005c20:	50a9      	str	r1, [r5, r2]
 8005c22:	3504      	adds	r5, #4
 8005c24:	e79b      	b.n	8005b5e <__multiply+0x7a>
 8005c26:	3e01      	subs	r6, #1
 8005c28:	e79d      	b.n	8005b66 <__multiply+0x82>
 8005c2a:	bf00      	nop
 8005c2c:	08006877 	.word	0x08006877
 8005c30:	080068e8 	.word	0x080068e8

08005c34 <__pow5mult>:
 8005c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c38:	4615      	mov	r5, r2
 8005c3a:	f012 0203 	ands.w	r2, r2, #3
 8005c3e:	4606      	mov	r6, r0
 8005c40:	460f      	mov	r7, r1
 8005c42:	d007      	beq.n	8005c54 <__pow5mult+0x20>
 8005c44:	4c25      	ldr	r4, [pc, #148]	; (8005cdc <__pow5mult+0xa8>)
 8005c46:	3a01      	subs	r2, #1
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c4e:	f7ff fe9f 	bl	8005990 <__multadd>
 8005c52:	4607      	mov	r7, r0
 8005c54:	10ad      	asrs	r5, r5, #2
 8005c56:	d03d      	beq.n	8005cd4 <__pow5mult+0xa0>
 8005c58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005c5a:	b97c      	cbnz	r4, 8005c7c <__pow5mult+0x48>
 8005c5c:	2010      	movs	r0, #16
 8005c5e:	f7ff fe11 	bl	8005884 <malloc>
 8005c62:	4602      	mov	r2, r0
 8005c64:	6270      	str	r0, [r6, #36]	; 0x24
 8005c66:	b928      	cbnz	r0, 8005c74 <__pow5mult+0x40>
 8005c68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005c6c:	4b1c      	ldr	r3, [pc, #112]	; (8005ce0 <__pow5mult+0xac>)
 8005c6e:	481d      	ldr	r0, [pc, #116]	; (8005ce4 <__pow5mult+0xb0>)
 8005c70:	f000 fc5c 	bl	800652c <__assert_func>
 8005c74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c78:	6004      	str	r4, [r0, #0]
 8005c7a:	60c4      	str	r4, [r0, #12]
 8005c7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005c80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c84:	b94c      	cbnz	r4, 8005c9a <__pow5mult+0x66>
 8005c86:	f240 2171 	movw	r1, #625	; 0x271
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f7ff ff14 	bl	8005ab8 <__i2b>
 8005c90:	2300      	movs	r3, #0
 8005c92:	4604      	mov	r4, r0
 8005c94:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c98:	6003      	str	r3, [r0, #0]
 8005c9a:	f04f 0900 	mov.w	r9, #0
 8005c9e:	07eb      	lsls	r3, r5, #31
 8005ca0:	d50a      	bpl.n	8005cb8 <__pow5mult+0x84>
 8005ca2:	4639      	mov	r1, r7
 8005ca4:	4622      	mov	r2, r4
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	f7ff ff1c 	bl	8005ae4 <__multiply>
 8005cac:	4680      	mov	r8, r0
 8005cae:	4639      	mov	r1, r7
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f7ff fe4b 	bl	800594c <_Bfree>
 8005cb6:	4647      	mov	r7, r8
 8005cb8:	106d      	asrs	r5, r5, #1
 8005cba:	d00b      	beq.n	8005cd4 <__pow5mult+0xa0>
 8005cbc:	6820      	ldr	r0, [r4, #0]
 8005cbe:	b938      	cbnz	r0, 8005cd0 <__pow5mult+0x9c>
 8005cc0:	4622      	mov	r2, r4
 8005cc2:	4621      	mov	r1, r4
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	f7ff ff0d 	bl	8005ae4 <__multiply>
 8005cca:	6020      	str	r0, [r4, #0]
 8005ccc:	f8c0 9000 	str.w	r9, [r0]
 8005cd0:	4604      	mov	r4, r0
 8005cd2:	e7e4      	b.n	8005c9e <__pow5mult+0x6a>
 8005cd4:	4638      	mov	r0, r7
 8005cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cda:	bf00      	nop
 8005cdc:	08006a38 	.word	0x08006a38
 8005ce0:	08006805 	.word	0x08006805
 8005ce4:	080068e8 	.word	0x080068e8

08005ce8 <__lshift>:
 8005ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cec:	460c      	mov	r4, r1
 8005cee:	4607      	mov	r7, r0
 8005cf0:	4691      	mov	r9, r2
 8005cf2:	6923      	ldr	r3, [r4, #16]
 8005cf4:	6849      	ldr	r1, [r1, #4]
 8005cf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005cfa:	68a3      	ldr	r3, [r4, #8]
 8005cfc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d00:	f108 0601 	add.w	r6, r8, #1
 8005d04:	42b3      	cmp	r3, r6
 8005d06:	db0b      	blt.n	8005d20 <__lshift+0x38>
 8005d08:	4638      	mov	r0, r7
 8005d0a:	f7ff fddf 	bl	80058cc <_Balloc>
 8005d0e:	4605      	mov	r5, r0
 8005d10:	b948      	cbnz	r0, 8005d26 <__lshift+0x3e>
 8005d12:	4602      	mov	r2, r0
 8005d14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005d18:	4b29      	ldr	r3, [pc, #164]	; (8005dc0 <__lshift+0xd8>)
 8005d1a:	482a      	ldr	r0, [pc, #168]	; (8005dc4 <__lshift+0xdc>)
 8005d1c:	f000 fc06 	bl	800652c <__assert_func>
 8005d20:	3101      	adds	r1, #1
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	e7ee      	b.n	8005d04 <__lshift+0x1c>
 8005d26:	2300      	movs	r3, #0
 8005d28:	f100 0114 	add.w	r1, r0, #20
 8005d2c:	f100 0210 	add.w	r2, r0, #16
 8005d30:	4618      	mov	r0, r3
 8005d32:	4553      	cmp	r3, sl
 8005d34:	db37      	blt.n	8005da6 <__lshift+0xbe>
 8005d36:	6920      	ldr	r0, [r4, #16]
 8005d38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d3c:	f104 0314 	add.w	r3, r4, #20
 8005d40:	f019 091f 	ands.w	r9, r9, #31
 8005d44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005d4c:	d02f      	beq.n	8005dae <__lshift+0xc6>
 8005d4e:	468a      	mov	sl, r1
 8005d50:	f04f 0c00 	mov.w	ip, #0
 8005d54:	f1c9 0e20 	rsb	lr, r9, #32
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	fa02 f209 	lsl.w	r2, r2, r9
 8005d5e:	ea42 020c 	orr.w	r2, r2, ip
 8005d62:	f84a 2b04 	str.w	r2, [sl], #4
 8005d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d6a:	4298      	cmp	r0, r3
 8005d6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005d70:	d8f2      	bhi.n	8005d58 <__lshift+0x70>
 8005d72:	1b03      	subs	r3, r0, r4
 8005d74:	3b15      	subs	r3, #21
 8005d76:	f023 0303 	bic.w	r3, r3, #3
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	f104 0215 	add.w	r2, r4, #21
 8005d80:	4290      	cmp	r0, r2
 8005d82:	bf38      	it	cc
 8005d84:	2304      	movcc	r3, #4
 8005d86:	f841 c003 	str.w	ip, [r1, r3]
 8005d8a:	f1bc 0f00 	cmp.w	ip, #0
 8005d8e:	d001      	beq.n	8005d94 <__lshift+0xac>
 8005d90:	f108 0602 	add.w	r6, r8, #2
 8005d94:	3e01      	subs	r6, #1
 8005d96:	4638      	mov	r0, r7
 8005d98:	4621      	mov	r1, r4
 8005d9a:	612e      	str	r6, [r5, #16]
 8005d9c:	f7ff fdd6 	bl	800594c <_Bfree>
 8005da0:	4628      	mov	r0, r5
 8005da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da6:	f842 0f04 	str.w	r0, [r2, #4]!
 8005daa:	3301      	adds	r3, #1
 8005dac:	e7c1      	b.n	8005d32 <__lshift+0x4a>
 8005dae:	3904      	subs	r1, #4
 8005db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005db4:	4298      	cmp	r0, r3
 8005db6:	f841 2f04 	str.w	r2, [r1, #4]!
 8005dba:	d8f9      	bhi.n	8005db0 <__lshift+0xc8>
 8005dbc:	e7ea      	b.n	8005d94 <__lshift+0xac>
 8005dbe:	bf00      	nop
 8005dc0:	08006877 	.word	0x08006877
 8005dc4:	080068e8 	.word	0x080068e8

08005dc8 <__mcmp>:
 8005dc8:	4603      	mov	r3, r0
 8005dca:	690a      	ldr	r2, [r1, #16]
 8005dcc:	6900      	ldr	r0, [r0, #16]
 8005dce:	b530      	push	{r4, r5, lr}
 8005dd0:	1a80      	subs	r0, r0, r2
 8005dd2:	d10d      	bne.n	8005df0 <__mcmp+0x28>
 8005dd4:	3314      	adds	r3, #20
 8005dd6:	3114      	adds	r1, #20
 8005dd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005ddc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005de0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005de4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005de8:	4295      	cmp	r5, r2
 8005dea:	d002      	beq.n	8005df2 <__mcmp+0x2a>
 8005dec:	d304      	bcc.n	8005df8 <__mcmp+0x30>
 8005dee:	2001      	movs	r0, #1
 8005df0:	bd30      	pop	{r4, r5, pc}
 8005df2:	42a3      	cmp	r3, r4
 8005df4:	d3f4      	bcc.n	8005de0 <__mcmp+0x18>
 8005df6:	e7fb      	b.n	8005df0 <__mcmp+0x28>
 8005df8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dfc:	e7f8      	b.n	8005df0 <__mcmp+0x28>
	...

08005e00 <__mdiff>:
 8005e00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e04:	460d      	mov	r5, r1
 8005e06:	4607      	mov	r7, r0
 8005e08:	4611      	mov	r1, r2
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	f7ff ffdb 	bl	8005dc8 <__mcmp>
 8005e12:	1e06      	subs	r6, r0, #0
 8005e14:	d111      	bne.n	8005e3a <__mdiff+0x3a>
 8005e16:	4631      	mov	r1, r6
 8005e18:	4638      	mov	r0, r7
 8005e1a:	f7ff fd57 	bl	80058cc <_Balloc>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	b928      	cbnz	r0, 8005e2e <__mdiff+0x2e>
 8005e22:	f240 2132 	movw	r1, #562	; 0x232
 8005e26:	4b3a      	ldr	r3, [pc, #232]	; (8005f10 <__mdiff+0x110>)
 8005e28:	483a      	ldr	r0, [pc, #232]	; (8005f14 <__mdiff+0x114>)
 8005e2a:	f000 fb7f 	bl	800652c <__assert_func>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005e34:	4610      	mov	r0, r2
 8005e36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3a:	bfa4      	itt	ge
 8005e3c:	4623      	movge	r3, r4
 8005e3e:	462c      	movge	r4, r5
 8005e40:	4638      	mov	r0, r7
 8005e42:	6861      	ldr	r1, [r4, #4]
 8005e44:	bfa6      	itte	ge
 8005e46:	461d      	movge	r5, r3
 8005e48:	2600      	movge	r6, #0
 8005e4a:	2601      	movlt	r6, #1
 8005e4c:	f7ff fd3e 	bl	80058cc <_Balloc>
 8005e50:	4602      	mov	r2, r0
 8005e52:	b918      	cbnz	r0, 8005e5c <__mdiff+0x5c>
 8005e54:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005e58:	4b2d      	ldr	r3, [pc, #180]	; (8005f10 <__mdiff+0x110>)
 8005e5a:	e7e5      	b.n	8005e28 <__mdiff+0x28>
 8005e5c:	f102 0814 	add.w	r8, r2, #20
 8005e60:	46c2      	mov	sl, r8
 8005e62:	f04f 0c00 	mov.w	ip, #0
 8005e66:	6927      	ldr	r7, [r4, #16]
 8005e68:	60c6      	str	r6, [r0, #12]
 8005e6a:	692e      	ldr	r6, [r5, #16]
 8005e6c:	f104 0014 	add.w	r0, r4, #20
 8005e70:	f105 0914 	add.w	r9, r5, #20
 8005e74:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005e78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005e7c:	3410      	adds	r4, #16
 8005e7e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005e82:	f859 3b04 	ldr.w	r3, [r9], #4
 8005e86:	fa1f f18b 	uxth.w	r1, fp
 8005e8a:	448c      	add	ip, r1
 8005e8c:	b299      	uxth	r1, r3
 8005e8e:	0c1b      	lsrs	r3, r3, #16
 8005e90:	ebac 0101 	sub.w	r1, ip, r1
 8005e94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005e98:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005e9c:	b289      	uxth	r1, r1
 8005e9e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005ea2:	454e      	cmp	r6, r9
 8005ea4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005ea8:	f84a 3b04 	str.w	r3, [sl], #4
 8005eac:	d8e7      	bhi.n	8005e7e <__mdiff+0x7e>
 8005eae:	1b73      	subs	r3, r6, r5
 8005eb0:	3b15      	subs	r3, #21
 8005eb2:	f023 0303 	bic.w	r3, r3, #3
 8005eb6:	3515      	adds	r5, #21
 8005eb8:	3304      	adds	r3, #4
 8005eba:	42ae      	cmp	r6, r5
 8005ebc:	bf38      	it	cc
 8005ebe:	2304      	movcc	r3, #4
 8005ec0:	4418      	add	r0, r3
 8005ec2:	4443      	add	r3, r8
 8005ec4:	461e      	mov	r6, r3
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	4575      	cmp	r5, lr
 8005eca:	d30e      	bcc.n	8005eea <__mdiff+0xea>
 8005ecc:	f10e 0103 	add.w	r1, lr, #3
 8005ed0:	1a09      	subs	r1, r1, r0
 8005ed2:	f021 0103 	bic.w	r1, r1, #3
 8005ed6:	3803      	subs	r0, #3
 8005ed8:	4586      	cmp	lr, r0
 8005eda:	bf38      	it	cc
 8005edc:	2100      	movcc	r1, #0
 8005ede:	4419      	add	r1, r3
 8005ee0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005ee4:	b18b      	cbz	r3, 8005f0a <__mdiff+0x10a>
 8005ee6:	6117      	str	r7, [r2, #16]
 8005ee8:	e7a4      	b.n	8005e34 <__mdiff+0x34>
 8005eea:	f855 8b04 	ldr.w	r8, [r5], #4
 8005eee:	fa1f f188 	uxth.w	r1, r8
 8005ef2:	4461      	add	r1, ip
 8005ef4:	140c      	asrs	r4, r1, #16
 8005ef6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005efa:	b289      	uxth	r1, r1
 8005efc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005f00:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005f04:	f846 1b04 	str.w	r1, [r6], #4
 8005f08:	e7de      	b.n	8005ec8 <__mdiff+0xc8>
 8005f0a:	3f01      	subs	r7, #1
 8005f0c:	e7e8      	b.n	8005ee0 <__mdiff+0xe0>
 8005f0e:	bf00      	nop
 8005f10:	08006877 	.word	0x08006877
 8005f14:	080068e8 	.word	0x080068e8

08005f18 <__d2b>:
 8005f18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005f22:	4690      	mov	r8, r2
 8005f24:	461d      	mov	r5, r3
 8005f26:	f7ff fcd1 	bl	80058cc <_Balloc>
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	b930      	cbnz	r0, 8005f3c <__d2b+0x24>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	f240 310a 	movw	r1, #778	; 0x30a
 8005f34:	4b24      	ldr	r3, [pc, #144]	; (8005fc8 <__d2b+0xb0>)
 8005f36:	4825      	ldr	r0, [pc, #148]	; (8005fcc <__d2b+0xb4>)
 8005f38:	f000 faf8 	bl	800652c <__assert_func>
 8005f3c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005f40:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005f44:	bb2d      	cbnz	r5, 8005f92 <__d2b+0x7a>
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	f1b8 0300 	subs.w	r3, r8, #0
 8005f4c:	d026      	beq.n	8005f9c <__d2b+0x84>
 8005f4e:	4668      	mov	r0, sp
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	f7ff fd83 	bl	8005a5c <__lo0bits>
 8005f56:	9900      	ldr	r1, [sp, #0]
 8005f58:	b1f0      	cbz	r0, 8005f98 <__d2b+0x80>
 8005f5a:	9a01      	ldr	r2, [sp, #4]
 8005f5c:	f1c0 0320 	rsb	r3, r0, #32
 8005f60:	fa02 f303 	lsl.w	r3, r2, r3
 8005f64:	430b      	orrs	r3, r1
 8005f66:	40c2      	lsrs	r2, r0
 8005f68:	6163      	str	r3, [r4, #20]
 8005f6a:	9201      	str	r2, [sp, #4]
 8005f6c:	9b01      	ldr	r3, [sp, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	bf14      	ite	ne
 8005f72:	2102      	movne	r1, #2
 8005f74:	2101      	moveq	r1, #1
 8005f76:	61a3      	str	r3, [r4, #24]
 8005f78:	6121      	str	r1, [r4, #16]
 8005f7a:	b1c5      	cbz	r5, 8005fae <__d2b+0x96>
 8005f7c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005f80:	4405      	add	r5, r0
 8005f82:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005f86:	603d      	str	r5, [r7, #0]
 8005f88:	6030      	str	r0, [r6, #0]
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	b002      	add	sp, #8
 8005f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f96:	e7d6      	b.n	8005f46 <__d2b+0x2e>
 8005f98:	6161      	str	r1, [r4, #20]
 8005f9a:	e7e7      	b.n	8005f6c <__d2b+0x54>
 8005f9c:	a801      	add	r0, sp, #4
 8005f9e:	f7ff fd5d 	bl	8005a5c <__lo0bits>
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	9b01      	ldr	r3, [sp, #4]
 8005fa6:	6121      	str	r1, [r4, #16]
 8005fa8:	6163      	str	r3, [r4, #20]
 8005faa:	3020      	adds	r0, #32
 8005fac:	e7e5      	b.n	8005f7a <__d2b+0x62>
 8005fae:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005fb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005fb6:	6038      	str	r0, [r7, #0]
 8005fb8:	6918      	ldr	r0, [r3, #16]
 8005fba:	f7ff fd2f 	bl	8005a1c <__hi0bits>
 8005fbe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005fc2:	6031      	str	r1, [r6, #0]
 8005fc4:	e7e1      	b.n	8005f8a <__d2b+0x72>
 8005fc6:	bf00      	nop
 8005fc8:	08006877 	.word	0x08006877
 8005fcc:	080068e8 	.word	0x080068e8

08005fd0 <_calloc_r>:
 8005fd0:	b570      	push	{r4, r5, r6, lr}
 8005fd2:	fba1 5402 	umull	r5, r4, r1, r2
 8005fd6:	b934      	cbnz	r4, 8005fe6 <_calloc_r+0x16>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	f000 f875 	bl	80060c8 <_malloc_r>
 8005fde:	4606      	mov	r6, r0
 8005fe0:	b928      	cbnz	r0, 8005fee <_calloc_r+0x1e>
 8005fe2:	4630      	mov	r0, r6
 8005fe4:	bd70      	pop	{r4, r5, r6, pc}
 8005fe6:	220c      	movs	r2, #12
 8005fe8:	2600      	movs	r6, #0
 8005fea:	6002      	str	r2, [r0, #0]
 8005fec:	e7f9      	b.n	8005fe2 <_calloc_r+0x12>
 8005fee:	462a      	mov	r2, r5
 8005ff0:	4621      	mov	r1, r4
 8005ff2:	f7fd fdf7 	bl	8003be4 <memset>
 8005ff6:	e7f4      	b.n	8005fe2 <_calloc_r+0x12>

08005ff8 <_free_r>:
 8005ff8:	b538      	push	{r3, r4, r5, lr}
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	d040      	beq.n	8006082 <_free_r+0x8a>
 8006000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006004:	1f0c      	subs	r4, r1, #4
 8006006:	2b00      	cmp	r3, #0
 8006008:	bfb8      	it	lt
 800600a:	18e4      	addlt	r4, r4, r3
 800600c:	f000 fb14 	bl	8006638 <__malloc_lock>
 8006010:	4a1c      	ldr	r2, [pc, #112]	; (8006084 <_free_r+0x8c>)
 8006012:	6813      	ldr	r3, [r2, #0]
 8006014:	b933      	cbnz	r3, 8006024 <_free_r+0x2c>
 8006016:	6063      	str	r3, [r4, #4]
 8006018:	6014      	str	r4, [r2, #0]
 800601a:	4628      	mov	r0, r5
 800601c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006020:	f000 bb10 	b.w	8006644 <__malloc_unlock>
 8006024:	42a3      	cmp	r3, r4
 8006026:	d908      	bls.n	800603a <_free_r+0x42>
 8006028:	6820      	ldr	r0, [r4, #0]
 800602a:	1821      	adds	r1, r4, r0
 800602c:	428b      	cmp	r3, r1
 800602e:	bf01      	itttt	eq
 8006030:	6819      	ldreq	r1, [r3, #0]
 8006032:	685b      	ldreq	r3, [r3, #4]
 8006034:	1809      	addeq	r1, r1, r0
 8006036:	6021      	streq	r1, [r4, #0]
 8006038:	e7ed      	b.n	8006016 <_free_r+0x1e>
 800603a:	461a      	mov	r2, r3
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	b10b      	cbz	r3, 8006044 <_free_r+0x4c>
 8006040:	42a3      	cmp	r3, r4
 8006042:	d9fa      	bls.n	800603a <_free_r+0x42>
 8006044:	6811      	ldr	r1, [r2, #0]
 8006046:	1850      	adds	r0, r2, r1
 8006048:	42a0      	cmp	r0, r4
 800604a:	d10b      	bne.n	8006064 <_free_r+0x6c>
 800604c:	6820      	ldr	r0, [r4, #0]
 800604e:	4401      	add	r1, r0
 8006050:	1850      	adds	r0, r2, r1
 8006052:	4283      	cmp	r3, r0
 8006054:	6011      	str	r1, [r2, #0]
 8006056:	d1e0      	bne.n	800601a <_free_r+0x22>
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	4401      	add	r1, r0
 800605e:	6011      	str	r1, [r2, #0]
 8006060:	6053      	str	r3, [r2, #4]
 8006062:	e7da      	b.n	800601a <_free_r+0x22>
 8006064:	d902      	bls.n	800606c <_free_r+0x74>
 8006066:	230c      	movs	r3, #12
 8006068:	602b      	str	r3, [r5, #0]
 800606a:	e7d6      	b.n	800601a <_free_r+0x22>
 800606c:	6820      	ldr	r0, [r4, #0]
 800606e:	1821      	adds	r1, r4, r0
 8006070:	428b      	cmp	r3, r1
 8006072:	bf01      	itttt	eq
 8006074:	6819      	ldreq	r1, [r3, #0]
 8006076:	685b      	ldreq	r3, [r3, #4]
 8006078:	1809      	addeq	r1, r1, r0
 800607a:	6021      	streq	r1, [r4, #0]
 800607c:	6063      	str	r3, [r4, #4]
 800607e:	6054      	str	r4, [r2, #4]
 8006080:	e7cb      	b.n	800601a <_free_r+0x22>
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	20000308 	.word	0x20000308

08006088 <sbrk_aligned>:
 8006088:	b570      	push	{r4, r5, r6, lr}
 800608a:	4e0e      	ldr	r6, [pc, #56]	; (80060c4 <sbrk_aligned+0x3c>)
 800608c:	460c      	mov	r4, r1
 800608e:	6831      	ldr	r1, [r6, #0]
 8006090:	4605      	mov	r5, r0
 8006092:	b911      	cbnz	r1, 800609a <sbrk_aligned+0x12>
 8006094:	f000 f9e4 	bl	8006460 <_sbrk_r>
 8006098:	6030      	str	r0, [r6, #0]
 800609a:	4621      	mov	r1, r4
 800609c:	4628      	mov	r0, r5
 800609e:	f000 f9df 	bl	8006460 <_sbrk_r>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	d00a      	beq.n	80060bc <sbrk_aligned+0x34>
 80060a6:	1cc4      	adds	r4, r0, #3
 80060a8:	f024 0403 	bic.w	r4, r4, #3
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d007      	beq.n	80060c0 <sbrk_aligned+0x38>
 80060b0:	1a21      	subs	r1, r4, r0
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 f9d4 	bl	8006460 <_sbrk_r>
 80060b8:	3001      	adds	r0, #1
 80060ba:	d101      	bne.n	80060c0 <sbrk_aligned+0x38>
 80060bc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80060c0:	4620      	mov	r0, r4
 80060c2:	bd70      	pop	{r4, r5, r6, pc}
 80060c4:	2000030c 	.word	0x2000030c

080060c8 <_malloc_r>:
 80060c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060cc:	1ccd      	adds	r5, r1, #3
 80060ce:	f025 0503 	bic.w	r5, r5, #3
 80060d2:	3508      	adds	r5, #8
 80060d4:	2d0c      	cmp	r5, #12
 80060d6:	bf38      	it	cc
 80060d8:	250c      	movcc	r5, #12
 80060da:	2d00      	cmp	r5, #0
 80060dc:	4607      	mov	r7, r0
 80060de:	db01      	blt.n	80060e4 <_malloc_r+0x1c>
 80060e0:	42a9      	cmp	r1, r5
 80060e2:	d905      	bls.n	80060f0 <_malloc_r+0x28>
 80060e4:	230c      	movs	r3, #12
 80060e6:	2600      	movs	r6, #0
 80060e8:	603b      	str	r3, [r7, #0]
 80060ea:	4630      	mov	r0, r6
 80060ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060f0:	4e2e      	ldr	r6, [pc, #184]	; (80061ac <_malloc_r+0xe4>)
 80060f2:	f000 faa1 	bl	8006638 <__malloc_lock>
 80060f6:	6833      	ldr	r3, [r6, #0]
 80060f8:	461c      	mov	r4, r3
 80060fa:	bb34      	cbnz	r4, 800614a <_malloc_r+0x82>
 80060fc:	4629      	mov	r1, r5
 80060fe:	4638      	mov	r0, r7
 8006100:	f7ff ffc2 	bl	8006088 <sbrk_aligned>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	4604      	mov	r4, r0
 8006108:	d14d      	bne.n	80061a6 <_malloc_r+0xde>
 800610a:	6834      	ldr	r4, [r6, #0]
 800610c:	4626      	mov	r6, r4
 800610e:	2e00      	cmp	r6, #0
 8006110:	d140      	bne.n	8006194 <_malloc_r+0xcc>
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	4631      	mov	r1, r6
 8006116:	4638      	mov	r0, r7
 8006118:	eb04 0803 	add.w	r8, r4, r3
 800611c:	f000 f9a0 	bl	8006460 <_sbrk_r>
 8006120:	4580      	cmp	r8, r0
 8006122:	d13a      	bne.n	800619a <_malloc_r+0xd2>
 8006124:	6821      	ldr	r1, [r4, #0]
 8006126:	3503      	adds	r5, #3
 8006128:	1a6d      	subs	r5, r5, r1
 800612a:	f025 0503 	bic.w	r5, r5, #3
 800612e:	3508      	adds	r5, #8
 8006130:	2d0c      	cmp	r5, #12
 8006132:	bf38      	it	cc
 8006134:	250c      	movcc	r5, #12
 8006136:	4638      	mov	r0, r7
 8006138:	4629      	mov	r1, r5
 800613a:	f7ff ffa5 	bl	8006088 <sbrk_aligned>
 800613e:	3001      	adds	r0, #1
 8006140:	d02b      	beq.n	800619a <_malloc_r+0xd2>
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	442b      	add	r3, r5
 8006146:	6023      	str	r3, [r4, #0]
 8006148:	e00e      	b.n	8006168 <_malloc_r+0xa0>
 800614a:	6822      	ldr	r2, [r4, #0]
 800614c:	1b52      	subs	r2, r2, r5
 800614e:	d41e      	bmi.n	800618e <_malloc_r+0xc6>
 8006150:	2a0b      	cmp	r2, #11
 8006152:	d916      	bls.n	8006182 <_malloc_r+0xba>
 8006154:	1961      	adds	r1, r4, r5
 8006156:	42a3      	cmp	r3, r4
 8006158:	6025      	str	r5, [r4, #0]
 800615a:	bf18      	it	ne
 800615c:	6059      	strne	r1, [r3, #4]
 800615e:	6863      	ldr	r3, [r4, #4]
 8006160:	bf08      	it	eq
 8006162:	6031      	streq	r1, [r6, #0]
 8006164:	5162      	str	r2, [r4, r5]
 8006166:	604b      	str	r3, [r1, #4]
 8006168:	4638      	mov	r0, r7
 800616a:	f104 060b 	add.w	r6, r4, #11
 800616e:	f000 fa69 	bl	8006644 <__malloc_unlock>
 8006172:	f026 0607 	bic.w	r6, r6, #7
 8006176:	1d23      	adds	r3, r4, #4
 8006178:	1af2      	subs	r2, r6, r3
 800617a:	d0b6      	beq.n	80060ea <_malloc_r+0x22>
 800617c:	1b9b      	subs	r3, r3, r6
 800617e:	50a3      	str	r3, [r4, r2]
 8006180:	e7b3      	b.n	80060ea <_malloc_r+0x22>
 8006182:	6862      	ldr	r2, [r4, #4]
 8006184:	42a3      	cmp	r3, r4
 8006186:	bf0c      	ite	eq
 8006188:	6032      	streq	r2, [r6, #0]
 800618a:	605a      	strne	r2, [r3, #4]
 800618c:	e7ec      	b.n	8006168 <_malloc_r+0xa0>
 800618e:	4623      	mov	r3, r4
 8006190:	6864      	ldr	r4, [r4, #4]
 8006192:	e7b2      	b.n	80060fa <_malloc_r+0x32>
 8006194:	4634      	mov	r4, r6
 8006196:	6876      	ldr	r6, [r6, #4]
 8006198:	e7b9      	b.n	800610e <_malloc_r+0x46>
 800619a:	230c      	movs	r3, #12
 800619c:	4638      	mov	r0, r7
 800619e:	603b      	str	r3, [r7, #0]
 80061a0:	f000 fa50 	bl	8006644 <__malloc_unlock>
 80061a4:	e7a1      	b.n	80060ea <_malloc_r+0x22>
 80061a6:	6025      	str	r5, [r4, #0]
 80061a8:	e7de      	b.n	8006168 <_malloc_r+0xa0>
 80061aa:	bf00      	nop
 80061ac:	20000308 	.word	0x20000308

080061b0 <__sfputc_r>:
 80061b0:	6893      	ldr	r3, [r2, #8]
 80061b2:	b410      	push	{r4}
 80061b4:	3b01      	subs	r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	6093      	str	r3, [r2, #8]
 80061ba:	da07      	bge.n	80061cc <__sfputc_r+0x1c>
 80061bc:	6994      	ldr	r4, [r2, #24]
 80061be:	42a3      	cmp	r3, r4
 80061c0:	db01      	blt.n	80061c6 <__sfputc_r+0x16>
 80061c2:	290a      	cmp	r1, #10
 80061c4:	d102      	bne.n	80061cc <__sfputc_r+0x1c>
 80061c6:	bc10      	pop	{r4}
 80061c8:	f7fe ba02 	b.w	80045d0 <__swbuf_r>
 80061cc:	6813      	ldr	r3, [r2, #0]
 80061ce:	1c58      	adds	r0, r3, #1
 80061d0:	6010      	str	r0, [r2, #0]
 80061d2:	7019      	strb	r1, [r3, #0]
 80061d4:	4608      	mov	r0, r1
 80061d6:	bc10      	pop	{r4}
 80061d8:	4770      	bx	lr

080061da <__sfputs_r>:
 80061da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061dc:	4606      	mov	r6, r0
 80061de:	460f      	mov	r7, r1
 80061e0:	4614      	mov	r4, r2
 80061e2:	18d5      	adds	r5, r2, r3
 80061e4:	42ac      	cmp	r4, r5
 80061e6:	d101      	bne.n	80061ec <__sfputs_r+0x12>
 80061e8:	2000      	movs	r0, #0
 80061ea:	e007      	b.n	80061fc <__sfputs_r+0x22>
 80061ec:	463a      	mov	r2, r7
 80061ee:	4630      	mov	r0, r6
 80061f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f4:	f7ff ffdc 	bl	80061b0 <__sfputc_r>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	d1f3      	bne.n	80061e4 <__sfputs_r+0xa>
 80061fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006200 <_vfiprintf_r>:
 8006200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006204:	460d      	mov	r5, r1
 8006206:	4614      	mov	r4, r2
 8006208:	4698      	mov	r8, r3
 800620a:	4606      	mov	r6, r0
 800620c:	b09d      	sub	sp, #116	; 0x74
 800620e:	b118      	cbz	r0, 8006218 <_vfiprintf_r+0x18>
 8006210:	6983      	ldr	r3, [r0, #24]
 8006212:	b90b      	cbnz	r3, 8006218 <_vfiprintf_r+0x18>
 8006214:	f7ff fa2c 	bl	8005670 <__sinit>
 8006218:	4b89      	ldr	r3, [pc, #548]	; (8006440 <_vfiprintf_r+0x240>)
 800621a:	429d      	cmp	r5, r3
 800621c:	d11b      	bne.n	8006256 <_vfiprintf_r+0x56>
 800621e:	6875      	ldr	r5, [r6, #4]
 8006220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006222:	07d9      	lsls	r1, r3, #31
 8006224:	d405      	bmi.n	8006232 <_vfiprintf_r+0x32>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	059a      	lsls	r2, r3, #22
 800622a:	d402      	bmi.n	8006232 <_vfiprintf_r+0x32>
 800622c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800622e:	f7ff fac2 	bl	80057b6 <__retarget_lock_acquire_recursive>
 8006232:	89ab      	ldrh	r3, [r5, #12]
 8006234:	071b      	lsls	r3, r3, #28
 8006236:	d501      	bpl.n	800623c <_vfiprintf_r+0x3c>
 8006238:	692b      	ldr	r3, [r5, #16]
 800623a:	b9eb      	cbnz	r3, 8006278 <_vfiprintf_r+0x78>
 800623c:	4629      	mov	r1, r5
 800623e:	4630      	mov	r0, r6
 8006240:	f7fe fa18 	bl	8004674 <__swsetup_r>
 8006244:	b1c0      	cbz	r0, 8006278 <_vfiprintf_r+0x78>
 8006246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006248:	07dc      	lsls	r4, r3, #31
 800624a:	d50e      	bpl.n	800626a <_vfiprintf_r+0x6a>
 800624c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006250:	b01d      	add	sp, #116	; 0x74
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	4b7b      	ldr	r3, [pc, #492]	; (8006444 <_vfiprintf_r+0x244>)
 8006258:	429d      	cmp	r5, r3
 800625a:	d101      	bne.n	8006260 <_vfiprintf_r+0x60>
 800625c:	68b5      	ldr	r5, [r6, #8]
 800625e:	e7df      	b.n	8006220 <_vfiprintf_r+0x20>
 8006260:	4b79      	ldr	r3, [pc, #484]	; (8006448 <_vfiprintf_r+0x248>)
 8006262:	429d      	cmp	r5, r3
 8006264:	bf08      	it	eq
 8006266:	68f5      	ldreq	r5, [r6, #12]
 8006268:	e7da      	b.n	8006220 <_vfiprintf_r+0x20>
 800626a:	89ab      	ldrh	r3, [r5, #12]
 800626c:	0598      	lsls	r0, r3, #22
 800626e:	d4ed      	bmi.n	800624c <_vfiprintf_r+0x4c>
 8006270:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006272:	f7ff faa1 	bl	80057b8 <__retarget_lock_release_recursive>
 8006276:	e7e9      	b.n	800624c <_vfiprintf_r+0x4c>
 8006278:	2300      	movs	r3, #0
 800627a:	9309      	str	r3, [sp, #36]	; 0x24
 800627c:	2320      	movs	r3, #32
 800627e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006282:	2330      	movs	r3, #48	; 0x30
 8006284:	f04f 0901 	mov.w	r9, #1
 8006288:	f8cd 800c 	str.w	r8, [sp, #12]
 800628c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800644c <_vfiprintf_r+0x24c>
 8006290:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006294:	4623      	mov	r3, r4
 8006296:	469a      	mov	sl, r3
 8006298:	f813 2b01 	ldrb.w	r2, [r3], #1
 800629c:	b10a      	cbz	r2, 80062a2 <_vfiprintf_r+0xa2>
 800629e:	2a25      	cmp	r2, #37	; 0x25
 80062a0:	d1f9      	bne.n	8006296 <_vfiprintf_r+0x96>
 80062a2:	ebba 0b04 	subs.w	fp, sl, r4
 80062a6:	d00b      	beq.n	80062c0 <_vfiprintf_r+0xc0>
 80062a8:	465b      	mov	r3, fp
 80062aa:	4622      	mov	r2, r4
 80062ac:	4629      	mov	r1, r5
 80062ae:	4630      	mov	r0, r6
 80062b0:	f7ff ff93 	bl	80061da <__sfputs_r>
 80062b4:	3001      	adds	r0, #1
 80062b6:	f000 80aa 	beq.w	800640e <_vfiprintf_r+0x20e>
 80062ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062bc:	445a      	add	r2, fp
 80062be:	9209      	str	r2, [sp, #36]	; 0x24
 80062c0:	f89a 3000 	ldrb.w	r3, [sl]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f000 80a2 	beq.w	800640e <_vfiprintf_r+0x20e>
 80062ca:	2300      	movs	r3, #0
 80062cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062d4:	f10a 0a01 	add.w	sl, sl, #1
 80062d8:	9304      	str	r3, [sp, #16]
 80062da:	9307      	str	r3, [sp, #28]
 80062dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062e0:	931a      	str	r3, [sp, #104]	; 0x68
 80062e2:	4654      	mov	r4, sl
 80062e4:	2205      	movs	r2, #5
 80062e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ea:	4858      	ldr	r0, [pc, #352]	; (800644c <_vfiprintf_r+0x24c>)
 80062ec:	f7ff fad2 	bl	8005894 <memchr>
 80062f0:	9a04      	ldr	r2, [sp, #16]
 80062f2:	b9d8      	cbnz	r0, 800632c <_vfiprintf_r+0x12c>
 80062f4:	06d1      	lsls	r1, r2, #27
 80062f6:	bf44      	itt	mi
 80062f8:	2320      	movmi	r3, #32
 80062fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062fe:	0713      	lsls	r3, r2, #28
 8006300:	bf44      	itt	mi
 8006302:	232b      	movmi	r3, #43	; 0x2b
 8006304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006308:	f89a 3000 	ldrb.w	r3, [sl]
 800630c:	2b2a      	cmp	r3, #42	; 0x2a
 800630e:	d015      	beq.n	800633c <_vfiprintf_r+0x13c>
 8006310:	4654      	mov	r4, sl
 8006312:	2000      	movs	r0, #0
 8006314:	f04f 0c0a 	mov.w	ip, #10
 8006318:	9a07      	ldr	r2, [sp, #28]
 800631a:	4621      	mov	r1, r4
 800631c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006320:	3b30      	subs	r3, #48	; 0x30
 8006322:	2b09      	cmp	r3, #9
 8006324:	d94e      	bls.n	80063c4 <_vfiprintf_r+0x1c4>
 8006326:	b1b0      	cbz	r0, 8006356 <_vfiprintf_r+0x156>
 8006328:	9207      	str	r2, [sp, #28]
 800632a:	e014      	b.n	8006356 <_vfiprintf_r+0x156>
 800632c:	eba0 0308 	sub.w	r3, r0, r8
 8006330:	fa09 f303 	lsl.w	r3, r9, r3
 8006334:	4313      	orrs	r3, r2
 8006336:	46a2      	mov	sl, r4
 8006338:	9304      	str	r3, [sp, #16]
 800633a:	e7d2      	b.n	80062e2 <_vfiprintf_r+0xe2>
 800633c:	9b03      	ldr	r3, [sp, #12]
 800633e:	1d19      	adds	r1, r3, #4
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	9103      	str	r1, [sp, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	bfbb      	ittet	lt
 8006348:	425b      	neglt	r3, r3
 800634a:	f042 0202 	orrlt.w	r2, r2, #2
 800634e:	9307      	strge	r3, [sp, #28]
 8006350:	9307      	strlt	r3, [sp, #28]
 8006352:	bfb8      	it	lt
 8006354:	9204      	strlt	r2, [sp, #16]
 8006356:	7823      	ldrb	r3, [r4, #0]
 8006358:	2b2e      	cmp	r3, #46	; 0x2e
 800635a:	d10c      	bne.n	8006376 <_vfiprintf_r+0x176>
 800635c:	7863      	ldrb	r3, [r4, #1]
 800635e:	2b2a      	cmp	r3, #42	; 0x2a
 8006360:	d135      	bne.n	80063ce <_vfiprintf_r+0x1ce>
 8006362:	9b03      	ldr	r3, [sp, #12]
 8006364:	3402      	adds	r4, #2
 8006366:	1d1a      	adds	r2, r3, #4
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	9203      	str	r2, [sp, #12]
 800636c:	2b00      	cmp	r3, #0
 800636e:	bfb8      	it	lt
 8006370:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006374:	9305      	str	r3, [sp, #20]
 8006376:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006450 <_vfiprintf_r+0x250>
 800637a:	2203      	movs	r2, #3
 800637c:	4650      	mov	r0, sl
 800637e:	7821      	ldrb	r1, [r4, #0]
 8006380:	f7ff fa88 	bl	8005894 <memchr>
 8006384:	b140      	cbz	r0, 8006398 <_vfiprintf_r+0x198>
 8006386:	2340      	movs	r3, #64	; 0x40
 8006388:	eba0 000a 	sub.w	r0, r0, sl
 800638c:	fa03 f000 	lsl.w	r0, r3, r0
 8006390:	9b04      	ldr	r3, [sp, #16]
 8006392:	3401      	adds	r4, #1
 8006394:	4303      	orrs	r3, r0
 8006396:	9304      	str	r3, [sp, #16]
 8006398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800639c:	2206      	movs	r2, #6
 800639e:	482d      	ldr	r0, [pc, #180]	; (8006454 <_vfiprintf_r+0x254>)
 80063a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063a4:	f7ff fa76 	bl	8005894 <memchr>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	d03f      	beq.n	800642c <_vfiprintf_r+0x22c>
 80063ac:	4b2a      	ldr	r3, [pc, #168]	; (8006458 <_vfiprintf_r+0x258>)
 80063ae:	bb1b      	cbnz	r3, 80063f8 <_vfiprintf_r+0x1f8>
 80063b0:	9b03      	ldr	r3, [sp, #12]
 80063b2:	3307      	adds	r3, #7
 80063b4:	f023 0307 	bic.w	r3, r3, #7
 80063b8:	3308      	adds	r3, #8
 80063ba:	9303      	str	r3, [sp, #12]
 80063bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063be:	443b      	add	r3, r7
 80063c0:	9309      	str	r3, [sp, #36]	; 0x24
 80063c2:	e767      	b.n	8006294 <_vfiprintf_r+0x94>
 80063c4:	460c      	mov	r4, r1
 80063c6:	2001      	movs	r0, #1
 80063c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80063cc:	e7a5      	b.n	800631a <_vfiprintf_r+0x11a>
 80063ce:	2300      	movs	r3, #0
 80063d0:	f04f 0c0a 	mov.w	ip, #10
 80063d4:	4619      	mov	r1, r3
 80063d6:	3401      	adds	r4, #1
 80063d8:	9305      	str	r3, [sp, #20]
 80063da:	4620      	mov	r0, r4
 80063dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063e0:	3a30      	subs	r2, #48	; 0x30
 80063e2:	2a09      	cmp	r2, #9
 80063e4:	d903      	bls.n	80063ee <_vfiprintf_r+0x1ee>
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0c5      	beq.n	8006376 <_vfiprintf_r+0x176>
 80063ea:	9105      	str	r1, [sp, #20]
 80063ec:	e7c3      	b.n	8006376 <_vfiprintf_r+0x176>
 80063ee:	4604      	mov	r4, r0
 80063f0:	2301      	movs	r3, #1
 80063f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063f6:	e7f0      	b.n	80063da <_vfiprintf_r+0x1da>
 80063f8:	ab03      	add	r3, sp, #12
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	462a      	mov	r2, r5
 80063fe:	4630      	mov	r0, r6
 8006400:	4b16      	ldr	r3, [pc, #88]	; (800645c <_vfiprintf_r+0x25c>)
 8006402:	a904      	add	r1, sp, #16
 8006404:	f7fd fc94 	bl	8003d30 <_printf_float>
 8006408:	4607      	mov	r7, r0
 800640a:	1c78      	adds	r0, r7, #1
 800640c:	d1d6      	bne.n	80063bc <_vfiprintf_r+0x1bc>
 800640e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006410:	07d9      	lsls	r1, r3, #31
 8006412:	d405      	bmi.n	8006420 <_vfiprintf_r+0x220>
 8006414:	89ab      	ldrh	r3, [r5, #12]
 8006416:	059a      	lsls	r2, r3, #22
 8006418:	d402      	bmi.n	8006420 <_vfiprintf_r+0x220>
 800641a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800641c:	f7ff f9cc 	bl	80057b8 <__retarget_lock_release_recursive>
 8006420:	89ab      	ldrh	r3, [r5, #12]
 8006422:	065b      	lsls	r3, r3, #25
 8006424:	f53f af12 	bmi.w	800624c <_vfiprintf_r+0x4c>
 8006428:	9809      	ldr	r0, [sp, #36]	; 0x24
 800642a:	e711      	b.n	8006250 <_vfiprintf_r+0x50>
 800642c:	ab03      	add	r3, sp, #12
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	462a      	mov	r2, r5
 8006432:	4630      	mov	r0, r6
 8006434:	4b09      	ldr	r3, [pc, #36]	; (800645c <_vfiprintf_r+0x25c>)
 8006436:	a904      	add	r1, sp, #16
 8006438:	f7fd ff16 	bl	8004268 <_printf_i>
 800643c:	e7e4      	b.n	8006408 <_vfiprintf_r+0x208>
 800643e:	bf00      	nop
 8006440:	080068a8 	.word	0x080068a8
 8006444:	080068c8 	.word	0x080068c8
 8006448:	08006888 	.word	0x08006888
 800644c:	08006a44 	.word	0x08006a44
 8006450:	08006a4a 	.word	0x08006a4a
 8006454:	08006a4e 	.word	0x08006a4e
 8006458:	08003d31 	.word	0x08003d31
 800645c:	080061db 	.word	0x080061db

08006460 <_sbrk_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	2300      	movs	r3, #0
 8006464:	4d05      	ldr	r5, [pc, #20]	; (800647c <_sbrk_r+0x1c>)
 8006466:	4604      	mov	r4, r0
 8006468:	4608      	mov	r0, r1
 800646a:	602b      	str	r3, [r5, #0]
 800646c:	f7fb f828 	bl	80014c0 <_sbrk>
 8006470:	1c43      	adds	r3, r0, #1
 8006472:	d102      	bne.n	800647a <_sbrk_r+0x1a>
 8006474:	682b      	ldr	r3, [r5, #0]
 8006476:	b103      	cbz	r3, 800647a <_sbrk_r+0x1a>
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	bd38      	pop	{r3, r4, r5, pc}
 800647c:	20000310 	.word	0x20000310

08006480 <__sread>:
 8006480:	b510      	push	{r4, lr}
 8006482:	460c      	mov	r4, r1
 8006484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006488:	f000 f8e2 	bl	8006650 <_read_r>
 800648c:	2800      	cmp	r0, #0
 800648e:	bfab      	itete	ge
 8006490:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006492:	89a3      	ldrhlt	r3, [r4, #12]
 8006494:	181b      	addge	r3, r3, r0
 8006496:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800649a:	bfac      	ite	ge
 800649c:	6563      	strge	r3, [r4, #84]	; 0x54
 800649e:	81a3      	strhlt	r3, [r4, #12]
 80064a0:	bd10      	pop	{r4, pc}

080064a2 <__swrite>:
 80064a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a6:	461f      	mov	r7, r3
 80064a8:	898b      	ldrh	r3, [r1, #12]
 80064aa:	4605      	mov	r5, r0
 80064ac:	05db      	lsls	r3, r3, #23
 80064ae:	460c      	mov	r4, r1
 80064b0:	4616      	mov	r6, r2
 80064b2:	d505      	bpl.n	80064c0 <__swrite+0x1e>
 80064b4:	2302      	movs	r3, #2
 80064b6:	2200      	movs	r2, #0
 80064b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064bc:	f000 f898 	bl	80065f0 <_lseek_r>
 80064c0:	89a3      	ldrh	r3, [r4, #12]
 80064c2:	4632      	mov	r2, r6
 80064c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064c8:	81a3      	strh	r3, [r4, #12]
 80064ca:	4628      	mov	r0, r5
 80064cc:	463b      	mov	r3, r7
 80064ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064d6:	f000 b817 	b.w	8006508 <_write_r>

080064da <__sseek>:
 80064da:	b510      	push	{r4, lr}
 80064dc:	460c      	mov	r4, r1
 80064de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064e2:	f000 f885 	bl	80065f0 <_lseek_r>
 80064e6:	1c43      	adds	r3, r0, #1
 80064e8:	89a3      	ldrh	r3, [r4, #12]
 80064ea:	bf15      	itete	ne
 80064ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80064ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064f6:	81a3      	strheq	r3, [r4, #12]
 80064f8:	bf18      	it	ne
 80064fa:	81a3      	strhne	r3, [r4, #12]
 80064fc:	bd10      	pop	{r4, pc}

080064fe <__sclose>:
 80064fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006502:	f000 b831 	b.w	8006568 <_close_r>
	...

08006508 <_write_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4604      	mov	r4, r0
 800650c:	4608      	mov	r0, r1
 800650e:	4611      	mov	r1, r2
 8006510:	2200      	movs	r2, #0
 8006512:	4d05      	ldr	r5, [pc, #20]	; (8006528 <_write_r+0x20>)
 8006514:	602a      	str	r2, [r5, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f7fa fb2c 	bl	8000b74 <_write>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_write_r+0x1e>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_write_r+0x1e>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	20000310 	.word	0x20000310

0800652c <__assert_func>:
 800652c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800652e:	4614      	mov	r4, r2
 8006530:	461a      	mov	r2, r3
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <__assert_func+0x2c>)
 8006534:	4605      	mov	r5, r0
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68d8      	ldr	r0, [r3, #12]
 800653a:	b14c      	cbz	r4, 8006550 <__assert_func+0x24>
 800653c:	4b07      	ldr	r3, [pc, #28]	; (800655c <__assert_func+0x30>)
 800653e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006542:	9100      	str	r1, [sp, #0]
 8006544:	462b      	mov	r3, r5
 8006546:	4906      	ldr	r1, [pc, #24]	; (8006560 <__assert_func+0x34>)
 8006548:	f000 f81e 	bl	8006588 <fiprintf>
 800654c:	f000 f89f 	bl	800668e <abort>
 8006550:	4b04      	ldr	r3, [pc, #16]	; (8006564 <__assert_func+0x38>)
 8006552:	461c      	mov	r4, r3
 8006554:	e7f3      	b.n	800653e <__assert_func+0x12>
 8006556:	bf00      	nop
 8006558:	2000000c 	.word	0x2000000c
 800655c:	08006a55 	.word	0x08006a55
 8006560:	08006a62 	.word	0x08006a62
 8006564:	08006a90 	.word	0x08006a90

08006568 <_close_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	2300      	movs	r3, #0
 800656c:	4d05      	ldr	r5, [pc, #20]	; (8006584 <_close_r+0x1c>)
 800656e:	4604      	mov	r4, r0
 8006570:	4608      	mov	r0, r1
 8006572:	602b      	str	r3, [r5, #0]
 8006574:	f7fa ff74 	bl	8001460 <_close>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_close_r+0x1a>
 800657c:	682b      	ldr	r3, [r5, #0]
 800657e:	b103      	cbz	r3, 8006582 <_close_r+0x1a>
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	20000310 	.word	0x20000310

08006588 <fiprintf>:
 8006588:	b40e      	push	{r1, r2, r3}
 800658a:	b503      	push	{r0, r1, lr}
 800658c:	4601      	mov	r1, r0
 800658e:	ab03      	add	r3, sp, #12
 8006590:	4805      	ldr	r0, [pc, #20]	; (80065a8 <fiprintf+0x20>)
 8006592:	f853 2b04 	ldr.w	r2, [r3], #4
 8006596:	6800      	ldr	r0, [r0, #0]
 8006598:	9301      	str	r3, [sp, #4]
 800659a:	f7ff fe31 	bl	8006200 <_vfiprintf_r>
 800659e:	b002      	add	sp, #8
 80065a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065a4:	b003      	add	sp, #12
 80065a6:	4770      	bx	lr
 80065a8:	2000000c 	.word	0x2000000c

080065ac <_fstat_r>:
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	2300      	movs	r3, #0
 80065b0:	4d06      	ldr	r5, [pc, #24]	; (80065cc <_fstat_r+0x20>)
 80065b2:	4604      	mov	r4, r0
 80065b4:	4608      	mov	r0, r1
 80065b6:	4611      	mov	r1, r2
 80065b8:	602b      	str	r3, [r5, #0]
 80065ba:	f7fa ff5c 	bl	8001476 <_fstat>
 80065be:	1c43      	adds	r3, r0, #1
 80065c0:	d102      	bne.n	80065c8 <_fstat_r+0x1c>
 80065c2:	682b      	ldr	r3, [r5, #0]
 80065c4:	b103      	cbz	r3, 80065c8 <_fstat_r+0x1c>
 80065c6:	6023      	str	r3, [r4, #0]
 80065c8:	bd38      	pop	{r3, r4, r5, pc}
 80065ca:	bf00      	nop
 80065cc:	20000310 	.word	0x20000310

080065d0 <_isatty_r>:
 80065d0:	b538      	push	{r3, r4, r5, lr}
 80065d2:	2300      	movs	r3, #0
 80065d4:	4d05      	ldr	r5, [pc, #20]	; (80065ec <_isatty_r+0x1c>)
 80065d6:	4604      	mov	r4, r0
 80065d8:	4608      	mov	r0, r1
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	f7fa ff5a 	bl	8001494 <_isatty>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d102      	bne.n	80065ea <_isatty_r+0x1a>
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	b103      	cbz	r3, 80065ea <_isatty_r+0x1a>
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	bd38      	pop	{r3, r4, r5, pc}
 80065ec:	20000310 	.word	0x20000310

080065f0 <_lseek_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4604      	mov	r4, r0
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	2200      	movs	r2, #0
 80065fa:	4d05      	ldr	r5, [pc, #20]	; (8006610 <_lseek_r+0x20>)
 80065fc:	602a      	str	r2, [r5, #0]
 80065fe:	461a      	mov	r2, r3
 8006600:	f7fa ff52 	bl	80014a8 <_lseek>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d102      	bne.n	800660e <_lseek_r+0x1e>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	b103      	cbz	r3, 800660e <_lseek_r+0x1e>
 800660c:	6023      	str	r3, [r4, #0]
 800660e:	bd38      	pop	{r3, r4, r5, pc}
 8006610:	20000310 	.word	0x20000310

08006614 <__ascii_mbtowc>:
 8006614:	b082      	sub	sp, #8
 8006616:	b901      	cbnz	r1, 800661a <__ascii_mbtowc+0x6>
 8006618:	a901      	add	r1, sp, #4
 800661a:	b142      	cbz	r2, 800662e <__ascii_mbtowc+0x1a>
 800661c:	b14b      	cbz	r3, 8006632 <__ascii_mbtowc+0x1e>
 800661e:	7813      	ldrb	r3, [r2, #0]
 8006620:	600b      	str	r3, [r1, #0]
 8006622:	7812      	ldrb	r2, [r2, #0]
 8006624:	1e10      	subs	r0, r2, #0
 8006626:	bf18      	it	ne
 8006628:	2001      	movne	r0, #1
 800662a:	b002      	add	sp, #8
 800662c:	4770      	bx	lr
 800662e:	4610      	mov	r0, r2
 8006630:	e7fb      	b.n	800662a <__ascii_mbtowc+0x16>
 8006632:	f06f 0001 	mvn.w	r0, #1
 8006636:	e7f8      	b.n	800662a <__ascii_mbtowc+0x16>

08006638 <__malloc_lock>:
 8006638:	4801      	ldr	r0, [pc, #4]	; (8006640 <__malloc_lock+0x8>)
 800663a:	f7ff b8bc 	b.w	80057b6 <__retarget_lock_acquire_recursive>
 800663e:	bf00      	nop
 8006640:	20000304 	.word	0x20000304

08006644 <__malloc_unlock>:
 8006644:	4801      	ldr	r0, [pc, #4]	; (800664c <__malloc_unlock+0x8>)
 8006646:	f7ff b8b7 	b.w	80057b8 <__retarget_lock_release_recursive>
 800664a:	bf00      	nop
 800664c:	20000304 	.word	0x20000304

08006650 <_read_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	4611      	mov	r1, r2
 8006658:	2200      	movs	r2, #0
 800665a:	4d05      	ldr	r5, [pc, #20]	; (8006670 <_read_r+0x20>)
 800665c:	602a      	str	r2, [r5, #0]
 800665e:	461a      	mov	r2, r3
 8006660:	f7fa fee1 	bl	8001426 <_read>
 8006664:	1c43      	adds	r3, r0, #1
 8006666:	d102      	bne.n	800666e <_read_r+0x1e>
 8006668:	682b      	ldr	r3, [r5, #0]
 800666a:	b103      	cbz	r3, 800666e <_read_r+0x1e>
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	bd38      	pop	{r3, r4, r5, pc}
 8006670:	20000310 	.word	0x20000310

08006674 <__ascii_wctomb>:
 8006674:	4603      	mov	r3, r0
 8006676:	4608      	mov	r0, r1
 8006678:	b141      	cbz	r1, 800668c <__ascii_wctomb+0x18>
 800667a:	2aff      	cmp	r2, #255	; 0xff
 800667c:	d904      	bls.n	8006688 <__ascii_wctomb+0x14>
 800667e:	228a      	movs	r2, #138	; 0x8a
 8006680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	4770      	bx	lr
 8006688:	2001      	movs	r0, #1
 800668a:	700a      	strb	r2, [r1, #0]
 800668c:	4770      	bx	lr

0800668e <abort>:
 800668e:	2006      	movs	r0, #6
 8006690:	b508      	push	{r3, lr}
 8006692:	f000 f82b 	bl	80066ec <raise>
 8006696:	2001      	movs	r0, #1
 8006698:	f7fa febb 	bl	8001412 <_exit>

0800669c <_raise_r>:
 800669c:	291f      	cmp	r1, #31
 800669e:	b538      	push	{r3, r4, r5, lr}
 80066a0:	4604      	mov	r4, r0
 80066a2:	460d      	mov	r5, r1
 80066a4:	d904      	bls.n	80066b0 <_raise_r+0x14>
 80066a6:	2316      	movs	r3, #22
 80066a8:	6003      	str	r3, [r0, #0]
 80066aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80066b2:	b112      	cbz	r2, 80066ba <_raise_r+0x1e>
 80066b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80066b8:	b94b      	cbnz	r3, 80066ce <_raise_r+0x32>
 80066ba:	4620      	mov	r0, r4
 80066bc:	f000 f830 	bl	8006720 <_getpid_r>
 80066c0:	462a      	mov	r2, r5
 80066c2:	4601      	mov	r1, r0
 80066c4:	4620      	mov	r0, r4
 80066c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066ca:	f000 b817 	b.w	80066fc <_kill_r>
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d00a      	beq.n	80066e8 <_raise_r+0x4c>
 80066d2:	1c59      	adds	r1, r3, #1
 80066d4:	d103      	bne.n	80066de <_raise_r+0x42>
 80066d6:	2316      	movs	r3, #22
 80066d8:	6003      	str	r3, [r0, #0]
 80066da:	2001      	movs	r0, #1
 80066dc:	e7e7      	b.n	80066ae <_raise_r+0x12>
 80066de:	2400      	movs	r4, #0
 80066e0:	4628      	mov	r0, r5
 80066e2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80066e6:	4798      	blx	r3
 80066e8:	2000      	movs	r0, #0
 80066ea:	e7e0      	b.n	80066ae <_raise_r+0x12>

080066ec <raise>:
 80066ec:	4b02      	ldr	r3, [pc, #8]	; (80066f8 <raise+0xc>)
 80066ee:	4601      	mov	r1, r0
 80066f0:	6818      	ldr	r0, [r3, #0]
 80066f2:	f7ff bfd3 	b.w	800669c <_raise_r>
 80066f6:	bf00      	nop
 80066f8:	2000000c 	.word	0x2000000c

080066fc <_kill_r>:
 80066fc:	b538      	push	{r3, r4, r5, lr}
 80066fe:	2300      	movs	r3, #0
 8006700:	4d06      	ldr	r5, [pc, #24]	; (800671c <_kill_r+0x20>)
 8006702:	4604      	mov	r4, r0
 8006704:	4608      	mov	r0, r1
 8006706:	4611      	mov	r1, r2
 8006708:	602b      	str	r3, [r5, #0]
 800670a:	f7fa fe72 	bl	80013f2 <_kill>
 800670e:	1c43      	adds	r3, r0, #1
 8006710:	d102      	bne.n	8006718 <_kill_r+0x1c>
 8006712:	682b      	ldr	r3, [r5, #0]
 8006714:	b103      	cbz	r3, 8006718 <_kill_r+0x1c>
 8006716:	6023      	str	r3, [r4, #0]
 8006718:	bd38      	pop	{r3, r4, r5, pc}
 800671a:	bf00      	nop
 800671c:	20000310 	.word	0x20000310

08006720 <_getpid_r>:
 8006720:	f7fa be60 	b.w	80013e4 <_getpid>

08006724 <_init>:
 8006724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006726:	bf00      	nop
 8006728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800672a:	bc08      	pop	{r3}
 800672c:	469e      	mov	lr, r3
 800672e:	4770      	bx	lr

08006730 <_fini>:
 8006730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006732:	bf00      	nop
 8006734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006736:	bc08      	pop	{r3}
 8006738:	469e      	mov	lr, r3
 800673a:	4770      	bx	lr
