INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/misc/misc.srcs/sources_1/new/abt_minfinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abt_minfinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/misc/misc.srcs/sources_1/new/tb_abt_minfinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_abt_minfinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/misc/misc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
