--------------------------------------------------------------------------------
Release 5.1.03i - Trace F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

C:/xilinx/bin/nt/trce.exe -quiet -e 3 -l 3 -xml cpu cpu.ncd -o cpu.twr cpu.pcf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,speed:             xc2s50e,-6 (PRODUCTION 1.16 2002-11-01)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:2666 - Constraint ignored: TS_P2P = MAXDELAY FROM TIMEGRP "PADS"
   TO TIMEGRP "PADS" 20 nS  ; 


================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 20 nS  ; 

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_FULL = PERIOD TIMEGRP "CLK_GRP"  25 nS   HIGH 50.000000 % ;

 31757 items analyzed, 0 timing errors detected.
 Minimum period is  24.680ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 30 nS  AFTER COMP "clk" ;

 6040 items analyzed, 0 timing errors detected.
 Minimum allowable offset is  28.380ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
---------------+------------+
               | clk (edge) |
Destination Pad|   to PAD   |
---------------+------------+
yout<0>        |   26.469(R)|
yout<10>       |   28.380(R)|
yout<11>       |   28.258(R)|
yout<12>       |   28.315(R)|
yout<13>       |   27.729(R)|
yout<14>       |   27.794(R)|
yout<15>       |   27.478(R)|
yout<1>        |   26.877(R)|
yout<2>        |   27.322(R)|
yout<3>        |   26.048(R)|
yout<4>        |   26.699(R)|
yout<5>        |   27.552(R)|
yout<6>        |   27.881(R)|
yout<7>        |   27.815(R)|
yout<8>        |   27.756(R)|
yout<9>        |   27.636(R)|
---------------+------------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.680|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 37797 paths, 0 nets, and 1464 connections (99.9% coverage)

Design statistics:
   Minimum period:  24.680ns (Maximum frequency:  40.519MHz)
   Minimum output required time after clock:  28.380ns


Analysis completed Sun Mar 30 15:53:51 2003
--------------------------------------------------------------------------------

