 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta	  57.61	  vpr	  977.74 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  1001204	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  954.6 MiB	  0.86	  357	  766	  60	  641	  65	  977.7 MiB	  0.12	  0.00	  6.35401	  -69.4549	  -6.35401	  6.35401	  2.86	  0.000465315	  0.000420844	  0.0160358	  0.0150253	  -1	  -1	  -1	  -1	  22	  733	  20	  0	  0	  110609.	  1256.92	  2.97	  0.289566	  0.252729	  11258	  24748	  -1	  707	  17	  404	  1758	  99454	  49887	  6.95923	  6.95923	  -76.0597	  -6.95923	  0	  0	  134428.	  1527.59	  0.02	  0.17	  0.11	  -1	  -1	  0.02	  0.0425503	  0.0402986	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override	  55.99	  vpr	  977.94 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  1001412	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  954.6 MiB	  0.81	  357	  766	  70	  650	  46	  977.9 MiB	  0.09	  0.00	  6.32857	  -68.7569	  -6.32857	  6.32857	  3.28	  0.000464533	  0.000415759	  0.0133806	  0.012371	  -1	  -1	  -1	  -1	  22	  772	  18	  0	  0	  110609.	  1256.92	  2.88	  0.33231	  0.27473	  11258	  24748	  -1	  677	  11	  329	  1072	  67161	  35008	  6.78152	  6.78152	  -74.045	  -6.78152	  0	  0	  134428.	  1527.59	  0.01	  0.11	  0.14	  -1	  -1	  0.01	  0.0296274	  0.0281668	 
