// Seed: 4021923059
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output wire id_2,
    output wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    output wand id_7,
    output wor id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri0 id_12,
    output uwire id_13,
    output supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    input supply1 id_18
);
  assign id_14 = id_16;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output tri id_5,
    input wor id_6
);
  assign id_5 = 1;
  module_0(
      id_0,
      id_1,
      id_5,
      id_2,
      id_6,
      id_3,
      id_5,
      id_4,
      id_2,
      id_1,
      id_0,
      id_2,
      id_6,
      id_2,
      id_2,
      id_6,
      id_1,
      id_6,
      id_1
  );
  wire id_8;
endmodule
