//
// File created by:  xmverilog
// Do not modify this file
//
/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/verilog/tsmc65_rvt_sc_adv10.v
/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/vlogout/toplevel_498.gate.v
