============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 16:49:31 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1110110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2768/48 useful/useless nets, 1477/31 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2269/14 useful/useless nets, 2069/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2253/16 useful/useless nets, 2057/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 618 better
SYN-1014 : Optimize round 2
SYN-1032 : 1748/75 useful/useless nets, 1552/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.790332s wall, 0.828125s user + 0.968750s system = 1.796875s CPU (100.4%)

RUN-1004 : used memory is 116 MB, reserved memory is 86 MB, peak memory is 117 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1776/260 useful/useless nets, 1609/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 122 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2392/4 useful/useless nets, 2225/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9389, tnet num: 2392, tinst num: 2224, tnode num: 11762, tedge num: 13978.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 379 (3.40), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.32), #lev = 6 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 793 instances into 369 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 580 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.792528s wall, 1.656250s user + 1.125000s system = 2.781250s CPU (99.6%)

RUN-1004 : used memory is 123 MB, reserved memory is 94 MB, peak memory is 143 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (246 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (422 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1538 instances
RUN-0007 : 598 luts, 727 seqs, 107 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1717 nets
RUN-1001 : 823 nets have 2 pins
RUN-1001 : 749 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     418     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1536 instances, 598 luts, 727 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7897, tnet num: 1715, tinst num: 1536, tnode num: 10690, tedge num: 13033.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097612s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 474949
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1536.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 373094, overlap = 67.5
PHY-3002 : Step(2): len = 303843, overlap = 67.5
PHY-3002 : Step(3): len = 263087, overlap = 67.5
PHY-3002 : Step(4): len = 235653, overlap = 67.5
PHY-3002 : Step(5): len = 216316, overlap = 67.5
PHY-3002 : Step(6): len = 197244, overlap = 67.5
PHY-3002 : Step(7): len = 181908, overlap = 67.5
PHY-3002 : Step(8): len = 167722, overlap = 67.5
PHY-3002 : Step(9): len = 152899, overlap = 67.5
PHY-3002 : Step(10): len = 140164, overlap = 67.5
PHY-3002 : Step(11): len = 132074, overlap = 67.5
PHY-3002 : Step(12): len = 118665, overlap = 67.5
PHY-3002 : Step(13): len = 108801, overlap = 67.5
PHY-3002 : Step(14): len = 104548, overlap = 67.5
PHY-3002 : Step(15): len = 96471.6, overlap = 67.5
PHY-3002 : Step(16): len = 88338.6, overlap = 67.6875
PHY-3002 : Step(17): len = 85203.8, overlap = 67.5625
PHY-3002 : Step(18): len = 79791, overlap = 67.625
PHY-3002 : Step(19): len = 75075.8, overlap = 71.25
PHY-3002 : Step(20): len = 70980.6, overlap = 73.6875
PHY-3002 : Step(21): len = 67269.8, overlap = 74.875
PHY-3002 : Step(22): len = 63854.7, overlap = 76.375
PHY-3002 : Step(23): len = 58802, overlap = 80.9375
PHY-3002 : Step(24): len = 54946.1, overlap = 81.2812
PHY-3002 : Step(25): len = 53481.5, overlap = 81.4688
PHY-3002 : Step(26): len = 51656.6, overlap = 82.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46044e-06
PHY-3002 : Step(27): len = 52384, overlap = 84.0312
PHY-3002 : Step(28): len = 52792.2, overlap = 84.4062
PHY-3002 : Step(29): len = 51331.9, overlap = 82.375
PHY-3002 : Step(30): len = 51127.8, overlap = 81.75
PHY-3002 : Step(31): len = 51427.2, overlap = 79.625
PHY-3002 : Step(32): len = 50439.7, overlap = 73.0312
PHY-3002 : Step(33): len = 50233.3, overlap = 74.6562
PHY-3002 : Step(34): len = 49680.1, overlap = 72.5312
PHY-3002 : Step(35): len = 48645.2, overlap = 72.125
PHY-3002 : Step(36): len = 47927, overlap = 71.7812
PHY-3002 : Step(37): len = 47244.8, overlap = 70.5312
PHY-3002 : Step(38): len = 46228.9, overlap = 68.7188
PHY-3002 : Step(39): len = 45978.2, overlap = 68.625
PHY-3002 : Step(40): len = 45205.5, overlap = 71.1562
PHY-3002 : Step(41): len = 44222.4, overlap = 71.0625
PHY-3002 : Step(42): len = 42109.5, overlap = 75
PHY-3002 : Step(43): len = 40043, overlap = 76.0938
PHY-3002 : Step(44): len = 38880.5, overlap = 76.5312
PHY-3002 : Step(45): len = 38183.3, overlap = 76.9062
PHY-3002 : Step(46): len = 37170.5, overlap = 77.5625
PHY-3002 : Step(47): len = 36192.8, overlap = 73.5625
PHY-3002 : Step(48): len = 35139.1, overlap = 74.5625
PHY-3002 : Step(49): len = 34523.4, overlap = 74.7188
PHY-3002 : Step(50): len = 34237.9, overlap = 75.125
PHY-3002 : Step(51): len = 33660.6, overlap = 70.2188
PHY-3002 : Step(52): len = 33076.8, overlap = 71.0312
PHY-3002 : Step(53): len = 32647.1, overlap = 71.0625
PHY-3002 : Step(54): len = 32352.1, overlap = 75.9688
PHY-3002 : Step(55): len = 32339.6, overlap = 78.75
PHY-3002 : Step(56): len = 31808.4, overlap = 79.5625
PHY-3002 : Step(57): len = 31542, overlap = 80
PHY-3002 : Step(58): len = 31331.3, overlap = 80.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92088e-06
PHY-3002 : Step(59): len = 31665.1, overlap = 80.875
PHY-3002 : Step(60): len = 31986.5, overlap = 82.8438
PHY-3002 : Step(61): len = 32285.5, overlap = 87.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38418e-05
PHY-3002 : Step(62): len = 32472.3, overlap = 82.6875
PHY-3002 : Step(63): len = 32662.7, overlap = 78.125
PHY-3002 : Step(64): len = 33195.5, overlap = 73.5312
PHY-3002 : Step(65): len = 33492.6, overlap = 75.5938
PHY-3002 : Step(66): len = 33469.3, overlap = 75.3438
PHY-3002 : Step(67): len = 33510.2, overlap = 72.9062
PHY-3002 : Step(68): len = 33361.3, overlap = 72.9688
PHY-3002 : Step(69): len = 33349.2, overlap = 72.9688
PHY-3002 : Step(70): len = 33219.5, overlap = 72.8438
PHY-3002 : Step(71): len = 33124.9, overlap = 73.125
PHY-3002 : Step(72): len = 33000.9, overlap = 82.6875
PHY-3002 : Step(73): len = 32902.8, overlap = 82.5
PHY-3002 : Step(74): len = 32836.2, overlap = 81.8125
PHY-3002 : Step(75): len = 32760.7, overlap = 75.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.76835e-05
PHY-3002 : Step(76): len = 33133.3, overlap = 77.3438
PHY-3002 : Step(77): len = 33216.4, overlap = 77.3438
PHY-3002 : Step(78): len = 33466.1, overlap = 79.8438
PHY-3002 : Step(79): len = 33486.4, overlap = 79.9062
PHY-3002 : Step(80): len = 33499, overlap = 79.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.5367e-05
PHY-3002 : Step(81): len = 33660.5, overlap = 79.9062
PHY-3002 : Step(82): len = 33708.2, overlap = 79.9062
PHY-3002 : Step(83): len = 33905.1, overlap = 79.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011507s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (407.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027641s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (113.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03051e-06
PHY-3002 : Step(84): len = 39462.4, overlap = 52.8125
PHY-3002 : Step(85): len = 39533.7, overlap = 52.5625
PHY-3002 : Step(86): len = 39700.6, overlap = 51.5312
PHY-3002 : Step(87): len = 39954.4, overlap = 51.4062
PHY-3002 : Step(88): len = 39886.2, overlap = 51.8125
PHY-3002 : Step(89): len = 39933.6, overlap = 52
PHY-3002 : Step(90): len = 39703.6, overlap = 51.3125
PHY-3002 : Step(91): len = 39689.2, overlap = 51.0312
PHY-3002 : Step(92): len = 39615, overlap = 50.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2061e-05
PHY-3002 : Step(93): len = 39455.4, overlap = 50.1562
PHY-3002 : Step(94): len = 39455.4, overlap = 50.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4122e-05
PHY-3002 : Step(95): len = 39419.4, overlap = 48.9062
PHY-3002 : Step(96): len = 39440.5, overlap = 45.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.82441e-05
PHY-3002 : Step(97): len = 39445.1, overlap = 41.7812
PHY-3002 : Step(98): len = 39495.7, overlap = 41.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.80589e-05
PHY-3002 : Step(99): len = 39650.3, overlap = 37.6562
PHY-3002 : Step(100): len = 39756.7, overlap = 37.2812
PHY-3002 : Step(101): len = 40236.6, overlap = 31.6875
PHY-3002 : Step(102): len = 41037, overlap = 26.875
PHY-3002 : Step(103): len = 41050.9, overlap = 24.8438
PHY-3002 : Step(104): len = 40834.7, overlap = 23.2812
PHY-3002 : Step(105): len = 40799.5, overlap = 22.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000156118
PHY-3002 : Step(106): len = 40656.7, overlap = 21.9688
PHY-3002 : Step(107): len = 40672.3, overlap = 21.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000312236
PHY-3002 : Step(108): len = 40675.6, overlap = 20.8438
PHY-3002 : Step(109): len = 40796.4, overlap = 20.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029197s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.70811e-05
PHY-3002 : Step(110): len = 40886.5, overlap = 68.2188
PHY-3002 : Step(111): len = 41077.5, overlap = 66.7188
PHY-3002 : Step(112): len = 42267.5, overlap = 60.4062
PHY-3002 : Step(113): len = 42766.9, overlap = 60.125
PHY-3002 : Step(114): len = 42227.3, overlap = 60
PHY-3002 : Step(115): len = 42114.4, overlap = 60.2188
PHY-3002 : Step(116): len = 41868.1, overlap = 60.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.41623e-05
PHY-3002 : Step(117): len = 42005.4, overlap = 59.6562
PHY-3002 : Step(118): len = 42231.8, overlap = 59.5
PHY-3002 : Step(119): len = 42965.1, overlap = 56.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148325
PHY-3002 : Step(120): len = 42792.9, overlap = 54.1875
PHY-3002 : Step(121): len = 43186.3, overlap = 53.0312
PHY-3002 : Step(122): len = 43857.9, overlap = 52.25
PHY-3002 : Step(123): len = 43840.6, overlap = 52.25
PHY-3002 : Step(124): len = 43914.6, overlap = 51.875
PHY-3002 : Step(125): len = 43669, overlap = 51.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000296649
PHY-3002 : Step(126): len = 43828.9, overlap = 51
PHY-3002 : Step(127): len = 43885.6, overlap = 51.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000544611
PHY-3002 : Step(128): len = 44463.6, overlap = 48.1562
PHY-3002 : Step(129): len = 44463.6, overlap = 48.1562
PHY-3002 : Step(130): len = 44435.6, overlap = 48.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000881181
PHY-3002 : Step(131): len = 45882.1, overlap = 38.4688
PHY-3002 : Step(132): len = 46280, overlap = 37.7812
PHY-3002 : Step(133): len = 46159.5, overlap = 37.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00176236
PHY-3002 : Step(134): len = 46622.5, overlap = 34.0938
PHY-3002 : Step(135): len = 46810.8, overlap = 35.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7897, tnet num: 1715, tinst num: 1536, tnode num: 10690, tedge num: 13033.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 87.75 peak overflow 3.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1717.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61216, over cnt = 242(0%), over = 816, worst = 18
PHY-1001 : End global iterations;  0.168099s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (111.5%)

PHY-1001 : Congestion index: top1 = 37.05, top5 = 24.20, top10 = 16.98, top15 = 12.31.
PHY-1001 : End incremental global routing;  0.216878s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (108.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056656s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1519 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1565 instances, 598 luts, 756 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 47132.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8013, tnet num: 1744, tinst num: 1565, tnode num: 10893, tedge num: 13207.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152301s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(136): len = 47867.4, overlap = 1.75
PHY-3002 : Step(137): len = 48482, overlap = 1.9375
PHY-3002 : Step(138): len = 48746.9, overlap = 1.875
PHY-3002 : Step(139): len = 48558.3, overlap = 1.875
PHY-3002 : Step(140): len = 48558.3, overlap = 1.875
PHY-3002 : Step(141): len = 48464.7, overlap = 1.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030365s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000308851
PHY-3002 : Step(142): len = 48389, overlap = 35.25
PHY-3002 : Step(143): len = 48389, overlap = 35.25
PHY-3001 : Final: Len = 48389, Over = 35.25
PHY-3001 : End incremental placement;  0.329649s wall, 0.328125s user + 0.500000s system = 0.828125s CPU (251.2%)

OPT-1001 : Total overflow 88.56 peak overflow 3.59
OPT-1001 : End high-fanout net optimization;  0.642903s wall, 0.640625s user + 0.515625s system = 1.156250s CPU (179.8%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 186.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1219/1746.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62760, over cnt = 238(0%), over = 802, worst = 18
PHY-1002 : len = 68704, over cnt = 146(0%), over = 311, worst = 12
PHY-1002 : len = 70944, over cnt = 51(0%), over = 101, worst = 12
PHY-1002 : len = 71664, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 72080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133911s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (151.7%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 25.12, top10 = 18.74, top15 = 13.90.
OPT-1001 : End congestion update;  0.167900s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (148.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.9%)

OPT-0007 : Start: WNS 14 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 14 TNS 0 NUM_FEPS 0 with 3 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 14 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.196863s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (142.9%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 186.
OPT-1001 : End physical optimization;  0.941649s wall, 0.984375s user + 0.562500s system = 1.546875s CPU (164.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 598 LUT to BLE ...
SYN-4008 : Packed 598 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 570 remaining SEQ's ...
SYN-4005 : Packed 343 SEQ with LUT/SLICE
SYN-4006 : 96 single LUT's are left
SYN-4006 : 227 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 825/1118 primitive instances ...
PHY-3001 : End packing;  0.035200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.8%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 666 instances
RUN-1001 : 309 mslices, 309 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1566 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 806 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 664 instances, 618 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 49514.6, Over = 51.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6895, tnet num: 1564, tinst num: 664, tnode num: 8939, tedge num: 11674.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152386s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.54156e-05
PHY-3002 : Step(144): len = 48675.4, overlap = 54
PHY-3002 : Step(145): len = 48226.1, overlap = 57
PHY-3002 : Step(146): len = 47801.5, overlap = 58
PHY-3002 : Step(147): len = 47682, overlap = 59.75
PHY-3002 : Step(148): len = 47471.5, overlap = 59
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.08311e-05
PHY-3002 : Step(149): len = 48109.6, overlap = 56.75
PHY-3002 : Step(150): len = 48666.8, overlap = 54.25
PHY-3002 : Step(151): len = 48667.3, overlap = 52.75
PHY-3002 : Step(152): len = 48904.6, overlap = 49.5
PHY-3002 : Step(153): len = 48904.6, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000181662
PHY-3002 : Step(154): len = 49651.8, overlap = 48.75
PHY-3002 : Step(155): len = 50693.6, overlap = 44.5
PHY-3002 : Step(156): len = 51387.9, overlap = 40.75
PHY-3002 : Step(157): len = 51401.1, overlap = 40
PHY-3002 : Step(158): len = 51422.5, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102058s wall, 0.078125s user + 0.390625s system = 0.468750s CPU (459.3%)

PHY-3001 : Trial Legalized: Len = 65265
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025211s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000948989
PHY-3002 : Step(159): len = 61283.3, overlap = 3.5
PHY-3002 : Step(160): len = 58505.3, overlap = 8.5
PHY-3002 : Step(161): len = 56849.1, overlap = 11.5
PHY-3002 : Step(162): len = 55591.7, overlap = 14.25
PHY-3002 : Step(163): len = 54963.2, overlap = 18.25
PHY-3002 : Step(164): len = 54626.4, overlap = 20
PHY-3002 : Step(165): len = 54321.7, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189798
PHY-3002 : Step(166): len = 54588.5, overlap = 20.75
PHY-3002 : Step(167): len = 54665.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00379595
PHY-3002 : Step(168): len = 54676.4, overlap = 20.25
PHY-3002 : Step(169): len = 54676.4, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 60467.7, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004293s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (363.9%)

PHY-3001 : 20 instances has been re-located, deltaX = 2, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 60817.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6895, tnet num: 1564, tinst num: 664, tnode num: 8939, tedge num: 11674.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78752, over cnt = 232(0%), over = 371, worst = 4
PHY-1002 : len = 79928, over cnt = 137(0%), over = 213, worst = 4
PHY-1002 : len = 81696, over cnt = 46(0%), over = 71, worst = 3
PHY-1002 : len = 82568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 82576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.276733s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (129.9%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 25.65, top10 = 20.43, top15 = 16.11.
PHY-1001 : End incremental global routing;  0.325976s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (124.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048547s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408366s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (122.4%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 186.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1399/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006666s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.4%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 25.65, top10 = 20.43, top15 = 16.11.
OPT-1001 : End congestion update;  0.056516s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036986s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.7%)

OPT-0007 : Start: WNS 180 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 648 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 664 instances, 618 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60858.6, Over = 0
PHY-3001 : End spreading;  0.003377s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (462.6%)

PHY-3001 : Final: Len = 60858.6, Over = 0
PHY-3001 : End incremental legalization;  0.032212s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 3 cells processed and 250 slack improved
OPT-0007 : Iter 2: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.134740s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.8%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033931s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1386/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82632, over cnt = 8(0%), over = 10, worst = 3
PHY-1002 : len = 82648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 82680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027627s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (169.7%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 25.61, top10 = 20.43, top15 = 16.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 301 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 301ps with logic level 6 
RUN-1001 :       #2 path slack 380ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 648 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 664 instances, 618 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60858.6, Over = 0
PHY-3001 : End spreading;  0.003293s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 60858.6, Over = 0
PHY-3001 : End incremental legalization;  0.034876s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (89.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1400/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 25.61, top10 = 20.43, top15 = 16.12.
OPT-1001 : End congestion update;  0.055703s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035313s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.5%)

OPT-0007 : Start: WNS 301 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.091833s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 190.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1400/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (466.1%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 25.61, top10 = 20.43, top15 = 16.12.
OPT-1001 : End congestion update;  0.035436s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023375s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.7%)

OPT-0007 : Start: WNS 301 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.063890s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.8%)

OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 190.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 190.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.2%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1400/1566.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003632s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (430.2%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 25.61, top10 = 20.43, top15 = 16.12.
RUN-1001 : End congestion update;  0.036551s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.5%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.058581s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.7%)

OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 190.
OPT-1001 : End physical optimization;  1.150407s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (110.0%)

RUN-1003 : finish command "place" in  6.163538s wall, 8.203125s user + 9.718750s system = 17.921875s CPU (290.8%)

RUN-1004 : used memory is 169 MB, reserved memory is 138 MB, peak memory is 190 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 666 instances
RUN-1001 : 309 mslices, 309 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1566 nets
RUN-1001 : 611 nets have 2 pins
RUN-1001 : 806 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6895, tnet num: 1564, tinst num: 664, tnode num: 8939, tedge num: 11674.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 309 mslices, 309 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78064, over cnt = 248(0%), over = 388, worst = 6
PHY-1002 : len = 79672, over cnt = 135(0%), over = 194, worst = 4
PHY-1002 : len = 81592, over cnt = 25(0%), over = 32, worst = 3
PHY-1002 : len = 82056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.290058s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.4%)

PHY-1001 : Congestion index: top1 = 33.30, top5 = 25.51, top10 = 20.24, top15 = 15.96.
PHY-1001 : End global routing;  0.334456s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (107.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 207, reserve = 177, peak = 219.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 472, reserve = 445, peak = 472.
PHY-1001 : End build detailed router design. 3.387309s wall, 3.343750s user + 0.046875s system = 3.390625s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.259080s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 504, reserve = 478, peak = 504.
PHY-1001 : End phase 1; 1.264917s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 303976, over cnt = 61(0%), over = 61, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End initial routed; 3.320123s wall, 3.812500s user + 0.187500s system = 4.000000s CPU (120.5%)

PHY-1001 : Update timing.....
PHY-1001 : 163/1413(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.342   |  -4.699   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.221514s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End phase 2; 3.541686s wall, 4.031250s user + 0.187500s system = 4.218750s CPU (119.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -1.033ns STNS -4.141ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.039721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.0%)

PHY-1022 : len = 304160, over cnt = 81(0%), over = 81, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.053326s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 303712, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.063403s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 303752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.026624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

PHY-1001 : Update timing.....
PHY-1001 : 157/1413(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.236   |  -4.344   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.250412s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.252751s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 521, reserve = 495, peak = 521.
PHY-1001 : End phase 3; 0.819715s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.033ns STNS -4.141ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.032270s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (145.3%)

PHY-1022 : len = 303784, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.045837s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.033ns, -4.141ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 303680, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.017801s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (175.6%)

PHY-1001 : Update timing.....
PHY-1001 : 157/1413(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.117   |  -4.225   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.264834s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.258597s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.7%)

PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End phase 4; 0.601156s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 303680
PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End export database. 0.010103s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.7%)

PHY-1001 : End detail routing;  9.834793s wall, 10.250000s user + 0.250000s system = 10.500000s CPU (106.8%)

RUN-1003 : finish command "route" in  10.400052s wall, 10.843750s user + 0.250000s system = 11.093750s CPU (106.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 449 MB, peak memory is 522 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      949   out of  19600    4.84%
#reg                      756   out of  19600    3.86%
#le                      1176
  #lut only               420   out of   1176   35.71%
  #reg only               227   out of   1176   19.30%
  #lut&reg                529   out of   1176   44.98%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        228
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   183
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        26
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_5.q1    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1176   |784     |165     |763     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |219    |186     |29      |108     |0       |0       |
|  U3_CRC                             |biss_crc6      |8      |8       |0       |6       |0       |0       |
|  U4_led                             |led            |71     |59      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |874    |528     |127     |604     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |874    |528     |127     |604     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |404    |200     |0       |404     |0       |0       |
|        reg_inst                     |register       |402    |198     |0       |402     |0       |0       |
|        tap_inst                     |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger        |470    |328     |127     |200     |0       |0       |
|        bus_inst                     |bus_top        |219    |149     |70      |82      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |53     |35      |18      |21      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |22     |14      |8       |6       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |23     |17      |6       |3       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |81     |53      |28      |28      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |26     |16      |10      |10      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |153    |114     |29      |81      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       600   
    #2          2       578   
    #3          3       140   
    #4          4        88   
    #5        5-10       95   
    #6        11-50      42   
    #7       101-500     5    
  Average     3.13            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6895, tnet num: 1564, tinst num: 664, tnode num: 8939, tedge num: 11674.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 664
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1566, pip num: 18218
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1481 valid insts, and 46287 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.446019s wall, 21.859375s user + 0.078125s system = 21.937500s CPU (896.9%)

RUN-1004 : used memory is 492 MB, reserved memory is 471 MB, peak memory is 667 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_164931.log"
