{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/src/clkDivider.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/src/common_pkg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/src/ledCounter.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/tb/clkDivider_tb.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/AditionalMaterial/GoWin-FPGA/projects/Tutorials/FPGA System Verilog/clkDivider/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}