// Seed: 1484203477
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = (1 ? 1 : 1);
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input wire id_8,
    output supply1 id_9,
    output wand id_10,
    input tri0 id_11
    , id_25,
    output tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    input uwire id_23
    , id_26
);
  assign id_25 = id_11;
  nand (
      id_0,
      id_1,
      id_11,
      id_13,
      id_16,
      id_17,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_4,
      id_5,
      id_8
  );
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  module_0();
endmodule
