Warning (10268): Verilog HDL information at detector.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv Line: 70
