command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	8274896	File	/home/p4ultr4n/workplace/ReVeal/raw_code/tcg_out_tlb_read_02_0.c								
ANR	8274897	Function	tcg_out_tlb_read	1:0:0:4145							
ANR	8274898	FunctionDef	"tcg_out_tlb_read (TCGContext * s , TCGReg addrlo , TCGReg addrhi , TCGMemOp opc , int mem_index , bool is_load)"		8274897	0					
ANR	8274899	CompoundStatement		5:0:152:4145	8274897	0					
ANR	8274900	IdentifierDeclStatement	TCGReg base = TCG_AREG0 ;	7:4:159:182	8274897	0	True				
ANR	8274901	IdentifierDecl	base = TCG_AREG0		8274897	0					
ANR	8274902	IdentifierDeclType	TCGReg		8274897	0					
ANR	8274903	Identifier	base		8274897	1					
ANR	8274904	AssignmentExpression	base = TCG_AREG0		8274897	2		=			
ANR	8274905	Identifier	TCG_AREG0		8274897	0					
ANR	8274906	Identifier	TCG_AREG0		8274897	1					
ANR	8274907	IdentifierDeclStatement	"int cmp_off = ( is_load ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write ) ) ;"	9:4:189:362	8274897	1	True				
ANR	8274908	IdentifierDecl	"cmp_off = ( is_load ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write ) )"		8274897	0					
ANR	8274909	IdentifierDeclType	int		8274897	0					
ANR	8274910	Identifier	cmp_off		8274897	1					
ANR	8274911	AssignmentExpression	"cmp_off = ( is_load ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write ) )"		8274897	2		=			
ANR	8274912	Identifier	cmp_off		8274897	0					
ANR	8274913	ConditionalExpression	"is_load ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8274897	1					
ANR	8274914	Condition	is_load		8274897	0					
ANR	8274915	Identifier	is_load		8274897	0					
ANR	8274916	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read )"		8274897	1					
ANR	8274917	Callee	offsetof		8274897	0					
ANR	8274918	Identifier	offsetof		8274897	0					
ANR	8274919	ArgumentList	CPUArchState		8274897	1					
ANR	8274920	Argument	CPUArchState		8274897	0					
ANR	8274921	Identifier	CPUArchState		8274897	0					
ANR	8274922	Argument	tlb_table [ mem_index ] [ 0 ] . addr_read		8274897	1					
ANR	8274923	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_read		8274897	0					
ANR	8274924	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8274897	0					
ANR	8274925	ArrayIndexing	tlb_table [ mem_index ]		8274897	0					
ANR	8274926	Identifier	tlb_table		8274897	0					
ANR	8274927	Identifier	mem_index		8274897	1					
ANR	8274928	PrimaryExpression	0		8274897	1					
ANR	8274929	Identifier	addr_read		8274897	1					
ANR	8274930	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8274897	2					
ANR	8274931	Callee	offsetof		8274897	0					
ANR	8274932	Identifier	offsetof		8274897	0					
ANR	8274933	ArgumentList	CPUArchState		8274897	1					
ANR	8274934	Argument	CPUArchState		8274897	0					
ANR	8274935	Identifier	CPUArchState		8274897	0					
ANR	8274936	Argument	tlb_table [ mem_index ] [ 0 ] . addr_write		8274897	1					
ANR	8274937	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_write		8274897	0					
ANR	8274938	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8274897	0					
ANR	8274939	ArrayIndexing	tlb_table [ mem_index ]		8274897	0					
ANR	8274940	Identifier	tlb_table		8274897	0					
ANR	8274941	Identifier	mem_index		8274897	1					
ANR	8274942	PrimaryExpression	0		8274897	1					
ANR	8274943	Identifier	addr_write		8274897	1					
ANR	8274944	IdentifierDeclStatement	"int add_off = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend ) ;"	17:4:369:437	8274897	2	True				
ANR	8274945	IdentifierDecl	"add_off = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"		8274897	0					
ANR	8274946	IdentifierDeclType	int		8274897	0					
ANR	8274947	Identifier	add_off		8274897	1					
ANR	8274948	AssignmentExpression	"add_off = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"		8274897	2		=			
ANR	8274949	Identifier	add_off		8274897	0					
ANR	8274950	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"		8274897	1					
ANR	8274951	Callee	offsetof		8274897	0					
ANR	8274952	Identifier	offsetof		8274897	0					
ANR	8274953	ArgumentList	CPUArchState		8274897	1					
ANR	8274954	Argument	CPUArchState		8274897	0					
ANR	8274955	Identifier	CPUArchState		8274897	0					
ANR	8274956	Argument	tlb_table [ mem_index ] [ 0 ] . addend		8274897	1					
ANR	8274957	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addend		8274897	0					
ANR	8274958	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8274897	0					
ANR	8274959	ArrayIndexing	tlb_table [ mem_index ]		8274897	0					
ANR	8274960	Identifier	tlb_table		8274897	0					
ANR	8274961	Identifier	mem_index		8274897	1					
ANR	8274962	PrimaryExpression	0		8274897	1					
ANR	8274963	Identifier	addend		8274897	1					
ANR	8274964	IdentifierDeclStatement	unsigned s_bits = opc & MO_SIZE ;	19:4:444:475	8274897	3	True				
ANR	8274965	IdentifierDecl	s_bits = opc & MO_SIZE		8274897	0					
ANR	8274966	IdentifierDeclType	unsigned		8274897	0					
ANR	8274967	Identifier	s_bits		8274897	1					
ANR	8274968	AssignmentExpression	s_bits = opc & MO_SIZE		8274897	2		=			
ANR	8274969	Identifier	s_bits		8274897	0					
ANR	8274970	BitAndExpression	opc & MO_SIZE		8274897	1		&			
ANR	8274971	Identifier	opc		8274897	0					
ANR	8274972	Identifier	MO_SIZE		8274897	1					
ANR	8274973	IdentifierDeclStatement	unsigned a_bits = get_alignment_bits ( opc ) ;	21:4:482:523	8274897	4	True				
ANR	8274974	IdentifierDecl	a_bits = get_alignment_bits ( opc )		8274897	0					
ANR	8274975	IdentifierDeclType	unsigned		8274897	0					
ANR	8274976	Identifier	a_bits		8274897	1					
ANR	8274977	AssignmentExpression	a_bits = get_alignment_bits ( opc )		8274897	2		=			
ANR	8274978	Identifier	a_bits		8274897	0					
ANR	8274979	CallExpression	get_alignment_bits ( opc )		8274897	1					
ANR	8274980	Callee	get_alignment_bits		8274897	0					
ANR	8274981	Identifier	get_alignment_bits		8274897	0					
ANR	8274982	ArgumentList	opc		8274897	1					
ANR	8274983	Argument	opc		8274897	0					
ANR	8274984	Identifier	opc		8274897	0					
ANR	8274985	IfStatement	if ( use_armv7_instructions )		8274897	5					
ANR	8274986	Condition	use_armv7_instructions	65:8:1253:1274	8274897	0	True				
ANR	8274987	Identifier	use_armv7_instructions		8274897	0					
ANR	8274988	CompoundStatement		61:32:1124:1124	8274897	1					
ANR	8274989	ExpressionStatement	"tcg_out_extract ( s , COND_AL , TCG_REG_R0 , addrlo , TARGET_PAGE_BITS , CPU_TLB_BITS )"	67:8:1288:1392	8274897	0	True				
ANR	8274990	CallExpression	"tcg_out_extract ( s , COND_AL , TCG_REG_R0 , addrlo , TARGET_PAGE_BITS , CPU_TLB_BITS )"		8274897	0					
ANR	8274991	Callee	tcg_out_extract		8274897	0					
ANR	8274992	Identifier	tcg_out_extract		8274897	0					
ANR	8274993	ArgumentList	s		8274897	1					
ANR	8274994	Argument	s		8274897	0					
ANR	8274995	Identifier	s		8274897	0					
ANR	8274996	Argument	COND_AL		8274897	1					
ANR	8274997	Identifier	COND_AL		8274897	0					
ANR	8274998	Argument	TCG_REG_R0		8274897	2					
ANR	8274999	Identifier	TCG_REG_R0		8274897	0					
ANR	8275000	Argument	addrlo		8274897	3					
ANR	8275001	Identifier	addrlo		8274897	0					
ANR	8275002	Argument	TARGET_PAGE_BITS		8274897	4					
ANR	8275003	Identifier	TARGET_PAGE_BITS		8274897	0					
ANR	8275004	Argument	CPU_TLB_BITS		8274897	5					
ANR	8275005	Identifier	CPU_TLB_BITS		8274897	0					
ANR	8275006	ElseStatement	else		8274897	0					
ANR	8275007	CompoundStatement		67:11:1253:1253	8274897	0					
ANR	8275008	ExpressionStatement	"tcg_out_dat_reg ( s , COND_AL , ARITH_MOV , TCG_REG_TMP , 0 , addrlo , SHIFT_IMM_LSR ( TARGET_PAGE_BITS ) )"	73:8:1417:1537	8274897	0	True				
ANR	8275009	CallExpression	"tcg_out_dat_reg ( s , COND_AL , ARITH_MOV , TCG_REG_TMP , 0 , addrlo , SHIFT_IMM_LSR ( TARGET_PAGE_BITS ) )"		8274897	0					
ANR	8275010	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275011	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275012	ArgumentList	s		8274897	1					
ANR	8275013	Argument	s		8274897	0					
ANR	8275014	Identifier	s		8274897	0					
ANR	8275015	Argument	COND_AL		8274897	1					
ANR	8275016	Identifier	COND_AL		8274897	0					
ANR	8275017	Argument	ARITH_MOV		8274897	2					
ANR	8275018	Identifier	ARITH_MOV		8274897	0					
ANR	8275019	Argument	TCG_REG_TMP		8274897	3					
ANR	8275020	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275021	Argument	0		8274897	4					
ANR	8275022	PrimaryExpression	0		8274897	0					
ANR	8275023	Argument	addrlo		8274897	5					
ANR	8275024	Identifier	addrlo		8274897	0					
ANR	8275025	Argument	SHIFT_IMM_LSR ( TARGET_PAGE_BITS )		8274897	6					
ANR	8275026	CallExpression	SHIFT_IMM_LSR ( TARGET_PAGE_BITS )		8274897	0					
ANR	8275027	Callee	SHIFT_IMM_LSR		8274897	0					
ANR	8275028	Identifier	SHIFT_IMM_LSR		8274897	0					
ANR	8275029	ArgumentList	TARGET_PAGE_BITS		8274897	1					
ANR	8275030	Argument	TARGET_PAGE_BITS		8274897	0					
ANR	8275031	Identifier	TARGET_PAGE_BITS		8274897	0					
ANR	8275032	IfStatement	if ( add_off > 0xfff || ( use_armv6_instructions && cmp_off > 0xff ) )		8274897	6					
ANR	8275033	Condition	add_off > 0xfff || ( use_armv6_instructions && cmp_off > 0xff )	83:8:1631:1691	8274897	0	True				
ANR	8275034	OrExpression	add_off > 0xfff || ( use_armv6_instructions && cmp_off > 0xff )		8274897	0		||			
ANR	8275035	RelationalExpression	add_off > 0xfff		8274897	0		>			
ANR	8275036	Identifier	add_off		8274897	0					
ANR	8275037	PrimaryExpression	0xfff		8274897	1					
ANR	8275038	AndExpression	use_armv6_instructions && cmp_off > 0xff		8274897	1		&&			
ANR	8275039	Identifier	use_armv6_instructions		8274897	0					
ANR	8275040	RelationalExpression	cmp_off > 0xff		8274897	1		>			
ANR	8275041	Identifier	cmp_off		8274897	0					
ANR	8275042	PrimaryExpression	0xff		8274897	1					
ANR	8275043	CompoundStatement		79:71:1541:1541	8274897	1					
ANR	8275044	ExpressionStatement	"tcg_out_dat_imm ( s , COND_AL , ARITH_ADD , TCG_REG_R2 , base , ( 24 << 7 ) | ( cmp_off >> 8 ) )"	85:8:1705:1814	8274897	0	True				
ANR	8275045	CallExpression	"tcg_out_dat_imm ( s , COND_AL , ARITH_ADD , TCG_REG_R2 , base , ( 24 << 7 ) | ( cmp_off >> 8 ) )"		8274897	0					
ANR	8275046	Callee	tcg_out_dat_imm		8274897	0					
ANR	8275047	Identifier	tcg_out_dat_imm		8274897	0					
ANR	8275048	ArgumentList	s		8274897	1					
ANR	8275049	Argument	s		8274897	0					
ANR	8275050	Identifier	s		8274897	0					
ANR	8275051	Argument	COND_AL		8274897	1					
ANR	8275052	Identifier	COND_AL		8274897	0					
ANR	8275053	Argument	ARITH_ADD		8274897	2					
ANR	8275054	Identifier	ARITH_ADD		8274897	0					
ANR	8275055	Argument	TCG_REG_R2		8274897	3					
ANR	8275056	Identifier	TCG_REG_R2		8274897	0					
ANR	8275057	Argument	base		8274897	4					
ANR	8275058	Identifier	base		8274897	0					
ANR	8275059	Argument	( 24 << 7 ) | ( cmp_off >> 8 )		8274897	5					
ANR	8275060	InclusiveOrExpression	( 24 << 7 ) | ( cmp_off >> 8 )		8274897	0		|			
ANR	8275061	ShiftExpression	24 << 7		8274897	0		<<			
ANR	8275062	PrimaryExpression	24		8274897	0					
ANR	8275063	PrimaryExpression	7		8274897	1					
ANR	8275064	ShiftExpression	cmp_off >> 8		8274897	1		>>			
ANR	8275065	Identifier	cmp_off		8274897	0					
ANR	8275066	PrimaryExpression	8		8274897	1					
ANR	8275067	ExpressionStatement	base = TCG_REG_R2	89:8:1825:1842	8274897	1	True				
ANR	8275068	AssignmentExpression	base = TCG_REG_R2		8274897	0		=			
ANR	8275069	Identifier	base		8274897	0					
ANR	8275070	Identifier	TCG_REG_R2		8274897	1					
ANR	8275071	ExpressionStatement	add_off -= cmp_off & 0xff00	91:8:1853:1880	8274897	2	True				
ANR	8275072	AssignmentExpression	add_off -= cmp_off & 0xff00		8274897	0		-=			
ANR	8275073	Identifier	add_off		8274897	0					
ANR	8275074	BitAndExpression	cmp_off & 0xff00		8274897	1		&			
ANR	8275075	Identifier	cmp_off		8274897	0					
ANR	8275076	PrimaryExpression	0xff00		8274897	1					
ANR	8275077	ExpressionStatement	cmp_off &= 0xff	93:8:1891:1906	8274897	3	True				
ANR	8275078	AssignmentExpression	cmp_off &= 0xff		8274897	0		&=			
ANR	8275079	Identifier	cmp_off		8274897	0					
ANR	8275080	PrimaryExpression	0xff		8274897	1					
ANR	8275081	IfStatement	if ( ! use_armv7_instructions )		8274897	7					
ANR	8275082	Condition	! use_armv7_instructions	97:8:1924:1946	8274897	0	True				
ANR	8275083	UnaryOperationExpression	! use_armv7_instructions		8274897	0					
ANR	8275084	UnaryOperator	!		8274897	0					
ANR	8275085	Identifier	use_armv7_instructions		8274897	1					
ANR	8275086	CompoundStatement		93:33:1796:1796	8274897	1					
ANR	8275087	ExpressionStatement	"tcg_out_dat_imm ( s , COND_AL , ARITH_AND , TCG_REG_R0 , TCG_REG_TMP , CPU_TLB_SIZE - 1 )"	99:8:1960:2066	8274897	0	True				
ANR	8275088	CallExpression	"tcg_out_dat_imm ( s , COND_AL , ARITH_AND , TCG_REG_R0 , TCG_REG_TMP , CPU_TLB_SIZE - 1 )"		8274897	0					
ANR	8275089	Callee	tcg_out_dat_imm		8274897	0					
ANR	8275090	Identifier	tcg_out_dat_imm		8274897	0					
ANR	8275091	ArgumentList	s		8274897	1					
ANR	8275092	Argument	s		8274897	0					
ANR	8275093	Identifier	s		8274897	0					
ANR	8275094	Argument	COND_AL		8274897	1					
ANR	8275095	Identifier	COND_AL		8274897	0					
ANR	8275096	Argument	ARITH_AND		8274897	2					
ANR	8275097	Identifier	ARITH_AND		8274897	0					
ANR	8275098	Argument	TCG_REG_R0		8274897	3					
ANR	8275099	Identifier	TCG_REG_R0		8274897	0					
ANR	8275100	Argument	TCG_REG_TMP		8274897	4					
ANR	8275101	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275102	Argument	CPU_TLB_SIZE - 1		8274897	5					
ANR	8275103	AdditiveExpression	CPU_TLB_SIZE - 1		8274897	0		-			
ANR	8275104	Identifier	CPU_TLB_SIZE		8274897	0					
ANR	8275105	PrimaryExpression	1		8274897	1					
ANR	8275106	ExpressionStatement	"tcg_out_dat_reg ( s , COND_AL , ARITH_ADD , TCG_REG_R2 , base , TCG_REG_R0 , SHIFT_IMM_LSL ( CPU_TLB_ENTRY_BITS ) )"	105:4:2080:2204	8274897	8	True				
ANR	8275107	CallExpression	"tcg_out_dat_reg ( s , COND_AL , ARITH_ADD , TCG_REG_R2 , base , TCG_REG_R0 , SHIFT_IMM_LSL ( CPU_TLB_ENTRY_BITS ) )"		8274897	0					
ANR	8275108	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275109	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275110	ArgumentList	s		8274897	1					
ANR	8275111	Argument	s		8274897	0					
ANR	8275112	Identifier	s		8274897	0					
ANR	8275113	Argument	COND_AL		8274897	1					
ANR	8275114	Identifier	COND_AL		8274897	0					
ANR	8275115	Argument	ARITH_ADD		8274897	2					
ANR	8275116	Identifier	ARITH_ADD		8274897	0					
ANR	8275117	Argument	TCG_REG_R2		8274897	3					
ANR	8275118	Identifier	TCG_REG_R2		8274897	0					
ANR	8275119	Argument	base		8274897	4					
ANR	8275120	Identifier	base		8274897	0					
ANR	8275121	Argument	TCG_REG_R0		8274897	5					
ANR	8275122	Identifier	TCG_REG_R0		8274897	0					
ANR	8275123	Argument	SHIFT_IMM_LSL ( CPU_TLB_ENTRY_BITS )		8274897	6					
ANR	8275124	CallExpression	SHIFT_IMM_LSL ( CPU_TLB_ENTRY_BITS )		8274897	0					
ANR	8275125	Callee	SHIFT_IMM_LSL		8274897	0					
ANR	8275126	Identifier	SHIFT_IMM_LSL		8274897	0					
ANR	8275127	ArgumentList	CPU_TLB_ENTRY_BITS		8274897	1					
ANR	8275128	Argument	CPU_TLB_ENTRY_BITS		8274897	0					
ANR	8275129	Identifier	CPU_TLB_ENTRY_BITS		8274897	0					
ANR	8275130	IfStatement	if ( use_armv6_instructions && TARGET_LONG_BITS == 64 )		8274897	9					
ANR	8275131	Condition	use_armv6_instructions && TARGET_LONG_BITS == 64	117:8:2415:2462	8274897	0	True				
ANR	8275132	AndExpression	use_armv6_instructions && TARGET_LONG_BITS == 64		8274897	0		&&			
ANR	8275133	Identifier	use_armv6_instructions		8274897	0					
ANR	8275134	EqualityExpression	TARGET_LONG_BITS == 64		8274897	1		==			
ANR	8275135	Identifier	TARGET_LONG_BITS		8274897	0					
ANR	8275136	PrimaryExpression	64		8274897	1					
ANR	8275137	CompoundStatement		113:58:2312:2312	8274897	1					
ANR	8275138	ExpressionStatement	"tcg_out_ldrd_8 ( s , COND_AL , TCG_REG_R0 , TCG_REG_R2 , cmp_off )"	119:8:2476:2535	8274897	0	True				
ANR	8275139	CallExpression	"tcg_out_ldrd_8 ( s , COND_AL , TCG_REG_R0 , TCG_REG_R2 , cmp_off )"		8274897	0					
ANR	8275140	Callee	tcg_out_ldrd_8		8274897	0					
ANR	8275141	Identifier	tcg_out_ldrd_8		8274897	0					
ANR	8275142	ArgumentList	s		8274897	1					
ANR	8275143	Argument	s		8274897	0					
ANR	8275144	Identifier	s		8274897	0					
ANR	8275145	Argument	COND_AL		8274897	1					
ANR	8275146	Identifier	COND_AL		8274897	0					
ANR	8275147	Argument	TCG_REG_R0		8274897	2					
ANR	8275148	Identifier	TCG_REG_R0		8274897	0					
ANR	8275149	Argument	TCG_REG_R2		8274897	3					
ANR	8275150	Identifier	TCG_REG_R2		8274897	0					
ANR	8275151	Argument	cmp_off		8274897	4					
ANR	8275152	Identifier	cmp_off		8274897	0					
ANR	8275153	ElseStatement	else		8274897	0					
ANR	8275154	CompoundStatement		117:11:2396:2396	8274897	0					
ANR	8275155	ExpressionStatement	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R0 , TCG_REG_R2 , cmp_off )"	123:8:2560:2620	8274897	0	True				
ANR	8275156	CallExpression	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R0 , TCG_REG_R2 , cmp_off )"		8274897	0					
ANR	8275157	Callee	tcg_out_ld32_12		8274897	0					
ANR	8275158	Identifier	tcg_out_ld32_12		8274897	0					
ANR	8275159	ArgumentList	s		8274897	1					
ANR	8275160	Argument	s		8274897	0					
ANR	8275161	Identifier	s		8274897	0					
ANR	8275162	Argument	COND_AL		8274897	1					
ANR	8275163	Identifier	COND_AL		8274897	0					
ANR	8275164	Argument	TCG_REG_R0		8274897	2					
ANR	8275165	Identifier	TCG_REG_R0		8274897	0					
ANR	8275166	Argument	TCG_REG_R2		8274897	3					
ANR	8275167	Identifier	TCG_REG_R2		8274897	0					
ANR	8275168	Argument	cmp_off		8274897	4					
ANR	8275169	Identifier	cmp_off		8274897	0					
ANR	8275170	IfStatement	if ( TARGET_LONG_BITS == 64 )		8274897	1					
ANR	8275171	Condition	TARGET_LONG_BITS == 64	125:12:2635:2656	8274897	0	True				
ANR	8275172	EqualityExpression	TARGET_LONG_BITS == 64		8274897	0		==			
ANR	8275173	Identifier	TARGET_LONG_BITS		8274897	0					
ANR	8275174	PrimaryExpression	64		8274897	1					
ANR	8275175	CompoundStatement		121:36:2506:2506	8274897	1					
ANR	8275176	ExpressionStatement	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R1 , TCG_REG_R2 , cmp_off + 4 )"	127:12:2674:2738	8274897	0	True				
ANR	8275177	CallExpression	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R1 , TCG_REG_R2 , cmp_off + 4 )"		8274897	0					
ANR	8275178	Callee	tcg_out_ld32_12		8274897	0					
ANR	8275179	Identifier	tcg_out_ld32_12		8274897	0					
ANR	8275180	ArgumentList	s		8274897	1					
ANR	8275181	Argument	s		8274897	0					
ANR	8275182	Identifier	s		8274897	0					
ANR	8275183	Argument	COND_AL		8274897	1					
ANR	8275184	Identifier	COND_AL		8274897	0					
ANR	8275185	Argument	TCG_REG_R1		8274897	2					
ANR	8275186	Identifier	TCG_REG_R1		8274897	0					
ANR	8275187	Argument	TCG_REG_R2		8274897	3					
ANR	8275188	Identifier	TCG_REG_R2		8274897	0					
ANR	8275189	Argument	cmp_off + 4		8274897	4					
ANR	8275190	AdditiveExpression	cmp_off + 4		8274897	0		+			
ANR	8275191	Identifier	cmp_off		8274897	0					
ANR	8275192	PrimaryExpression	4		8274897	1					
ANR	8275193	ExpressionStatement	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R2 , TCG_REG_R2 , add_off )"	137:4:2798:2858	8274897	10	True				
ANR	8275194	CallExpression	"tcg_out_ld32_12 ( s , COND_AL , TCG_REG_R2 , TCG_REG_R2 , add_off )"		8274897	0					
ANR	8275195	Callee	tcg_out_ld32_12		8274897	0					
ANR	8275196	Identifier	tcg_out_ld32_12		8274897	0					
ANR	8275197	ArgumentList	s		8274897	1					
ANR	8275198	Argument	s		8274897	0					
ANR	8275199	Identifier	s		8274897	0					
ANR	8275200	Argument	COND_AL		8274897	1					
ANR	8275201	Identifier	COND_AL		8274897	0					
ANR	8275202	Argument	TCG_REG_R2		8274897	2					
ANR	8275203	Identifier	TCG_REG_R2		8274897	0					
ANR	8275204	Argument	TCG_REG_R2		8274897	3					
ANR	8275205	Identifier	TCG_REG_R2		8274897	0					
ANR	8275206	Argument	add_off		8274897	4					
ANR	8275207	Identifier	add_off		8274897	0					
ANR	8275208	IfStatement	if ( a_bits < s_bits )		8274897	11					
ANR	8275209	Condition	a_bits < s_bits	145:8:3000:3014	8274897	0	True				
ANR	8275210	RelationalExpression	a_bits < s_bits		8274897	0		<			
ANR	8275211	Identifier	a_bits		8274897	0					
ANR	8275212	Identifier	s_bits		8274897	1					
ANR	8275213	CompoundStatement		141:25:2864:2864	8274897	1					
ANR	8275214	ExpressionStatement	a_bits = s_bits	147:8:3028:3043	8274897	0	True				
ANR	8275215	AssignmentExpression	a_bits = s_bits		8274897	0		=			
ANR	8275216	Identifier	a_bits		8274897	0					
ANR	8275217	Identifier	s_bits		8274897	1					
ANR	8275218	IfStatement	if ( use_armv7_instructions )		8274897	12					
ANR	8275219	Condition	use_armv7_instructions	153:8:3063:3084	8274897	0	True				
ANR	8275220	Identifier	use_armv7_instructions		8274897	0					
ANR	8275221	CompoundStatement		153:8:3021:3047	8274897	1					
ANR	8275222	IdentifierDeclStatement	tcg_target_ulong mask = ~ ( TARGET_PAGE_MASK | ( ( 1 << a_bits ) - 1 ) ) ;	155:8:3098:3163	8274897	0	True				
ANR	8275223	IdentifierDecl	mask = ~ ( TARGET_PAGE_MASK | ( ( 1 << a_bits ) - 1 ) )		8274897	0					
ANR	8275224	IdentifierDeclType	tcg_target_ulong		8274897	0					
ANR	8275225	Identifier	mask		8274897	1					
ANR	8275226	AssignmentExpression	mask = ~ ( TARGET_PAGE_MASK | ( ( 1 << a_bits ) - 1 ) )		8274897	2		=			
ANR	8275227	Identifier	mask		8274897	0					
ANR	8275228	UnaryOperationExpression	~ ( TARGET_PAGE_MASK | ( ( 1 << a_bits ) - 1 ) )		8274897	1					
ANR	8275229	UnaryOperator	~		8274897	0					
ANR	8275230	InclusiveOrExpression	TARGET_PAGE_MASK | ( ( 1 << a_bits ) - 1 )		8274897	1		|			
ANR	8275231	Identifier	TARGET_PAGE_MASK		8274897	0					
ANR	8275232	AdditiveExpression	( 1 << a_bits ) - 1		8274897	1		-			
ANR	8275233	ShiftExpression	1 << a_bits		8274897	0		<<			
ANR	8275234	PrimaryExpression	1		8274897	0					
ANR	8275235	Identifier	a_bits		8274897	1					
ANR	8275236	PrimaryExpression	1		8274897	1					
ANR	8275237	IdentifierDeclStatement	int rot = encode_imm ( mask ) ;	157:8:3174:3200	8274897	1	True				
ANR	8275238	IdentifierDecl	rot = encode_imm ( mask )		8274897	0					
ANR	8275239	IdentifierDeclType	int		8274897	0					
ANR	8275240	Identifier	rot		8274897	1					
ANR	8275241	AssignmentExpression	rot = encode_imm ( mask )		8274897	2		=			
ANR	8275242	Identifier	rot		8274897	0					
ANR	8275243	CallExpression	encode_imm ( mask )		8274897	1					
ANR	8275244	Callee	encode_imm		8274897	0					
ANR	8275245	Identifier	encode_imm		8274897	0					
ANR	8275246	ArgumentList	mask		8274897	1					
ANR	8275247	Argument	mask		8274897	0					
ANR	8275248	Identifier	mask		8274897	0					
ANR	8275249	IfStatement	if ( rot >= 0 )		8274897	2					
ANR	8275250	Condition	rot >= 0	161:12:3217:3224	8274897	0	True				
ANR	8275251	RelationalExpression	rot >= 0		8274897	0		>=			
ANR	8275252	Identifier	rot		8274897	0					
ANR	8275253	PrimaryExpression	0		8274897	1					
ANR	8275254	CompoundStatement		157:22:3074:3074	8274897	1					
ANR	8275255	ExpressionStatement	"tcg_out_dat_imm ( s , COND_AL , ARITH_BIC , TCG_REG_TMP , addrlo , rotl ( mask , rot ) | ( rot << 7 ) )"	163:12:3243:3361	8274897	0	True				
ANR	8275256	CallExpression	"tcg_out_dat_imm ( s , COND_AL , ARITH_BIC , TCG_REG_TMP , addrlo , rotl ( mask , rot ) | ( rot << 7 ) )"		8274897	0					
ANR	8275257	Callee	tcg_out_dat_imm		8274897	0					
ANR	8275258	Identifier	tcg_out_dat_imm		8274897	0					
ANR	8275259	ArgumentList	s		8274897	1					
ANR	8275260	Argument	s		8274897	0					
ANR	8275261	Identifier	s		8274897	0					
ANR	8275262	Argument	COND_AL		8274897	1					
ANR	8275263	Identifier	COND_AL		8274897	0					
ANR	8275264	Argument	ARITH_BIC		8274897	2					
ANR	8275265	Identifier	ARITH_BIC		8274897	0					
ANR	8275266	Argument	TCG_REG_TMP		8274897	3					
ANR	8275267	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275268	Argument	addrlo		8274897	4					
ANR	8275269	Identifier	addrlo		8274897	0					
ANR	8275270	Argument	"rotl ( mask , rot ) | ( rot << 7 )"		8274897	5					
ANR	8275271	InclusiveOrExpression	"rotl ( mask , rot ) | ( rot << 7 )"		8274897	0		|			
ANR	8275272	CallExpression	"rotl ( mask , rot )"		8274897	0					
ANR	8275273	Callee	rotl		8274897	0					
ANR	8275274	Identifier	rotl		8274897	0					
ANR	8275275	ArgumentList	mask		8274897	1					
ANR	8275276	Argument	mask		8274897	0					
ANR	8275277	Identifier	mask		8274897	0					
ANR	8275278	Argument	rot		8274897	1					
ANR	8275279	Identifier	rot		8274897	0					
ANR	8275280	ShiftExpression	rot << 7		8274897	1		<<			
ANR	8275281	Identifier	rot		8274897	0					
ANR	8275282	PrimaryExpression	7		8274897	1					
ANR	8275283	ElseStatement	else		8274897	0					
ANR	8275284	CompoundStatement		163:15:3226:3226	8274897	0					
ANR	8275285	ExpressionStatement	"tcg_out_movi32 ( s , COND_AL , TCG_REG_TMP , mask )"	169:12:3394:3439	8274897	0	True				
ANR	8275286	CallExpression	"tcg_out_movi32 ( s , COND_AL , TCG_REG_TMP , mask )"		8274897	0					
ANR	8275287	Callee	tcg_out_movi32		8274897	0					
ANR	8275288	Identifier	tcg_out_movi32		8274897	0					
ANR	8275289	ArgumentList	s		8274897	1					
ANR	8275290	Argument	s		8274897	0					
ANR	8275291	Identifier	s		8274897	0					
ANR	8275292	Argument	COND_AL		8274897	1					
ANR	8275293	Identifier	COND_AL		8274897	0					
ANR	8275294	Argument	TCG_REG_TMP		8274897	2					
ANR	8275295	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275296	Argument	mask		8274897	3					
ANR	8275297	Identifier	mask		8274897	0					
ANR	8275298	ExpressionStatement	"tcg_out_dat_reg ( s , COND_AL , ARITH_BIC , TCG_REG_TMP , addrlo , TCG_REG_TMP , 0 )"	171:12:3454:3558	8274897	1	True				
ANR	8275299	CallExpression	"tcg_out_dat_reg ( s , COND_AL , ARITH_BIC , TCG_REG_TMP , addrlo , TCG_REG_TMP , 0 )"		8274897	0					
ANR	8275300	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275301	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275302	ArgumentList	s		8274897	1					
ANR	8275303	Argument	s		8274897	0					
ANR	8275304	Identifier	s		8274897	0					
ANR	8275305	Argument	COND_AL		8274897	1					
ANR	8275306	Identifier	COND_AL		8274897	0					
ANR	8275307	Argument	ARITH_BIC		8274897	2					
ANR	8275308	Identifier	ARITH_BIC		8274897	0					
ANR	8275309	Argument	TCG_REG_TMP		8274897	3					
ANR	8275310	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275311	Argument	addrlo		8274897	4					
ANR	8275312	Identifier	addrlo		8274897	0					
ANR	8275313	Argument	TCG_REG_TMP		8274897	5					
ANR	8275314	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275315	Argument	0		8274897	6					
ANR	8275316	PrimaryExpression	0		8274897	0					
ANR	8275317	ExpressionStatement	"tcg_out_dat_reg ( s , COND_AL , ARITH_CMP , 0 , TCG_REG_R0 , TCG_REG_TMP , 0 )"	177:8:3580:3649	8274897	3	True				
ANR	8275318	CallExpression	"tcg_out_dat_reg ( s , COND_AL , ARITH_CMP , 0 , TCG_REG_R0 , TCG_REG_TMP , 0 )"		8274897	0					
ANR	8275319	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275320	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275321	ArgumentList	s		8274897	1					
ANR	8275322	Argument	s		8274897	0					
ANR	8275323	Identifier	s		8274897	0					
ANR	8275324	Argument	COND_AL		8274897	1					
ANR	8275325	Identifier	COND_AL		8274897	0					
ANR	8275326	Argument	ARITH_CMP		8274897	2					
ANR	8275327	Identifier	ARITH_CMP		8274897	0					
ANR	8275328	Argument	0		8274897	3					
ANR	8275329	PrimaryExpression	0		8274897	0					
ANR	8275330	Argument	TCG_REG_R0		8274897	4					
ANR	8275331	Identifier	TCG_REG_R0		8274897	0					
ANR	8275332	Argument	TCG_REG_TMP		8274897	5					
ANR	8275333	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275334	Argument	0		8274897	6					
ANR	8275335	PrimaryExpression	0		8274897	0					
ANR	8275336	ElseStatement	else		8274897	0					
ANR	8275337	CompoundStatement		175:11:3510:3510	8274897	0					
ANR	8275338	IfStatement	if ( a_bits )		8274897	0					
ANR	8275339	Condition	a_bits	181:12:3678:3683	8274897	0	True				
ANR	8275340	Identifier	a_bits		8274897	0					
ANR	8275341	CompoundStatement		177:20:3533:3533	8274897	1					
ANR	8275342	ExpressionStatement	"tcg_out_dat_imm ( s , COND_AL , ARITH_TST , 0 , addrlo , ( 1 << a_bits ) - 1 )"	183:12:3701:3798	8274897	0	True				
ANR	8275343	CallExpression	"tcg_out_dat_imm ( s , COND_AL , ARITH_TST , 0 , addrlo , ( 1 << a_bits ) - 1 )"		8274897	0					
ANR	8275344	Callee	tcg_out_dat_imm		8274897	0					
ANR	8275345	Identifier	tcg_out_dat_imm		8274897	0					
ANR	8275346	ArgumentList	s		8274897	1					
ANR	8275347	Argument	s		8274897	0					
ANR	8275348	Identifier	s		8274897	0					
ANR	8275349	Argument	COND_AL		8274897	1					
ANR	8275350	Identifier	COND_AL		8274897	0					
ANR	8275351	Argument	ARITH_TST		8274897	2					
ANR	8275352	Identifier	ARITH_TST		8274897	0					
ANR	8275353	Argument	0		8274897	3					
ANR	8275354	PrimaryExpression	0		8274897	0					
ANR	8275355	Argument	addrlo		8274897	4					
ANR	8275356	Identifier	addrlo		8274897	0					
ANR	8275357	Argument	( 1 << a_bits ) - 1		8274897	5					
ANR	8275358	AdditiveExpression	( 1 << a_bits ) - 1		8274897	0		-			
ANR	8275359	ShiftExpression	1 << a_bits		8274897	0		<<			
ANR	8275360	PrimaryExpression	1		8274897	0					
ANR	8275361	Identifier	a_bits		8274897	1					
ANR	8275362	PrimaryExpression	1		8274897	1					
ANR	8275363	ExpressionStatement	"tcg_out_dat_reg ( s , ( a_bits ? COND_EQ : COND_AL ) , ARITH_CMP , 0 , TCG_REG_R0 , TCG_REG_TMP , SHIFT_IMM_LSL ( TARGET_PAGE_BITS ) )"	189:8:3820:3990	8274897	1	True				
ANR	8275364	CallExpression	"tcg_out_dat_reg ( s , ( a_bits ? COND_EQ : COND_AL ) , ARITH_CMP , 0 , TCG_REG_R0 , TCG_REG_TMP , SHIFT_IMM_LSL ( TARGET_PAGE_BITS ) )"		8274897	0					
ANR	8275365	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275366	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275367	ArgumentList	s		8274897	1					
ANR	8275368	Argument	s		8274897	0					
ANR	8275369	Identifier	s		8274897	0					
ANR	8275370	Argument	a_bits ? COND_EQ : COND_AL		8274897	1					
ANR	8275371	ConditionalExpression	a_bits ? COND_EQ : COND_AL		8274897	0					
ANR	8275372	Condition	a_bits		8274897	0					
ANR	8275373	Identifier	a_bits		8274897	0					
ANR	8275374	Identifier	COND_EQ		8274897	1					
ANR	8275375	Identifier	COND_AL		8274897	2					
ANR	8275376	Argument	ARITH_CMP		8274897	2					
ANR	8275377	Identifier	ARITH_CMP		8274897	0					
ANR	8275378	Argument	0		8274897	3					
ANR	8275379	PrimaryExpression	0		8274897	0					
ANR	8275380	Argument	TCG_REG_R0		8274897	4					
ANR	8275381	Identifier	TCG_REG_R0		8274897	0					
ANR	8275382	Argument	TCG_REG_TMP		8274897	5					
ANR	8275383	Identifier	TCG_REG_TMP		8274897	0					
ANR	8275384	Argument	SHIFT_IMM_LSL ( TARGET_PAGE_BITS )		8274897	6					
ANR	8275385	CallExpression	SHIFT_IMM_LSL ( TARGET_PAGE_BITS )		8274897	0					
ANR	8275386	Callee	SHIFT_IMM_LSL		8274897	0					
ANR	8275387	Identifier	SHIFT_IMM_LSL		8274897	0					
ANR	8275388	ArgumentList	TARGET_PAGE_BITS		8274897	1					
ANR	8275389	Argument	TARGET_PAGE_BITS		8274897	0					
ANR	8275390	Identifier	TARGET_PAGE_BITS		8274897	0					
ANR	8275391	IfStatement	if ( TARGET_LONG_BITS == 64 )		8274897	13					
ANR	8275392	Condition	TARGET_LONG_BITS == 64	199:8:4010:4031	8274897	0	True				
ANR	8275393	EqualityExpression	TARGET_LONG_BITS == 64		8274897	0		==			
ANR	8275394	Identifier	TARGET_LONG_BITS		8274897	0					
ANR	8275395	PrimaryExpression	64		8274897	1					
ANR	8275396	CompoundStatement		195:32:3881:3881	8274897	1					
ANR	8275397	ExpressionStatement	"tcg_out_dat_reg ( s , COND_EQ , ARITH_CMP , 0 , TCG_REG_R1 , addrhi , 0 )"	201:8:4045:4109	8274897	0	True				
ANR	8275398	CallExpression	"tcg_out_dat_reg ( s , COND_EQ , ARITH_CMP , 0 , TCG_REG_R1 , addrhi , 0 )"		8274897	0					
ANR	8275399	Callee	tcg_out_dat_reg		8274897	0					
ANR	8275400	Identifier	tcg_out_dat_reg		8274897	0					
ANR	8275401	ArgumentList	s		8274897	1					
ANR	8275402	Argument	s		8274897	0					
ANR	8275403	Identifier	s		8274897	0					
ANR	8275404	Argument	COND_EQ		8274897	1					
ANR	8275405	Identifier	COND_EQ		8274897	0					
ANR	8275406	Argument	ARITH_CMP		8274897	2					
ANR	8275407	Identifier	ARITH_CMP		8274897	0					
ANR	8275408	Argument	0		8274897	3					
ANR	8275409	PrimaryExpression	0		8274897	0					
ANR	8275410	Argument	TCG_REG_R1		8274897	4					
ANR	8275411	Identifier	TCG_REG_R1		8274897	0					
ANR	8275412	Argument	addrhi		8274897	5					
ANR	8275413	Identifier	addrhi		8274897	0					
ANR	8275414	Argument	0		8274897	6					
ANR	8275415	PrimaryExpression	0		8274897	0					
ANR	8275416	ReturnStatement	return TCG_REG_R2 ;	207:4:4125:4142	8274897	14	True				
ANR	8275417	Identifier	TCG_REG_R2		8274897	0					
ANR	8275418	ReturnType	static TCGReg		8274897	1					
ANR	8275419	Identifier	tcg_out_tlb_read		8274897	2					
ANR	8275420	ParameterList	"TCGContext * s , TCGReg addrlo , TCGReg addrhi , TCGMemOp opc , int mem_index , bool is_load"		8274897	3					
ANR	8275421	Parameter	TCGContext * s	1:31:31:43	8274897	0	True				
ANR	8275422	ParameterType	TCGContext *		8274897	0					
ANR	8275423	Identifier	s		8274897	1					
ANR	8275424	Parameter	TCGReg addrlo	1:46:46:58	8274897	1	True				
ANR	8275425	ParameterType	TCGReg		8274897	0					
ANR	8275426	Identifier	addrlo		8274897	1					
ANR	8275427	Parameter	TCGReg addrhi	1:61:61:73	8274897	2	True				
ANR	8275428	ParameterType	TCGReg		8274897	0					
ANR	8275429	Identifier	addrhi		8274897	1					
ANR	8275430	Parameter	TCGMemOp opc	3:31:108:119	8274897	3	True				
ANR	8275431	ParameterType	TCGMemOp		8274897	0					
ANR	8275432	Identifier	opc		8274897	1					
ANR	8275433	Parameter	int mem_index	3:45:122:134	8274897	4	True				
ANR	8275434	ParameterType	int		8274897	0					
ANR	8275435	Identifier	mem_index		8274897	1					
ANR	8275436	Parameter	bool is_load	3:60:137:148	8274897	5	True				
ANR	8275437	ParameterType	bool		8274897	0					
ANR	8275438	Identifier	is_load		8274897	1					
ANR	8275439	CFGEntryNode	ENTRY		8274897		True				
ANR	8275440	CFGExitNode	EXIT		8274897		True				
ANR	8275441	Symbol	addrlo		8274897						
ANR	8275442	Symbol	* * mem_index		8274897						
ANR	8275443	Symbol	use_armv7_instructions		8274897						
ANR	8275444	Symbol	ARITH_TST		8274897						
ANR	8275445	Symbol	addrhi		8274897						
ANR	8275446	Symbol	ARITH_AND		8274897						
ANR	8275447	Symbol	SHIFT_IMM_LSL		8274897						
ANR	8275448	Symbol	CPU_TLB_ENTRY_BITS		8274897						
ANR	8275449	Symbol	encode_imm		8274897						
ANR	8275450	Symbol	MO_SIZE		8274897						
ANR	8275451	Symbol	SHIFT_IMM_LSR		8274897						
ANR	8275452	Symbol	COND_EQ		8274897						
ANR	8275453	Symbol	COND_AL		8274897						
ANR	8275454	Symbol	cmp_off		8274897						
ANR	8275455	Symbol	TCG_AREG0		8274897						
ANR	8275456	Symbol	opc		8274897						
ANR	8275457	Symbol	TARGET_PAGE_BITS		8274897						
ANR	8275458	Symbol	TARGET_LONG_BITS		8274897						
ANR	8275459	Symbol	tlb_table [ mem_index ] [ 0 ] . addend		8274897						
ANR	8275460	Symbol	ARITH_CMP		8274897						
ANR	8275461	Symbol	* mem_index		8274897						
ANR	8275462	Symbol	* tlb_table		8274897						
ANR	8275463	Symbol	ARITH_MOV		8274897						
ANR	8275464	Symbol	rotl		8274897						
ANR	8275465	Symbol	CPU_TLB_BITS		8274897						
ANR	8275466	Symbol	is_load		8274897						
ANR	8275467	Symbol	TCG_REG_TMP		8274897						
ANR	8275468	Symbol	TARGET_PAGE_MASK		8274897						
ANR	8275469	Symbol	a_bits		8274897						
ANR	8275470	Symbol	ARITH_ADD		8274897						
ANR	8275471	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_read		8274897						
ANR	8275472	Symbol	get_alignment_bits		8274897						
ANR	8275473	Symbol	CPU_TLB_SIZE		8274897						
ANR	8275474	Symbol	rot		8274897						
ANR	8275475	Symbol	offsetof		8274897						
ANR	8275476	Symbol	add_off		8274897						
ANR	8275477	Symbol	mask		8274897						
ANR	8275478	Symbol	ARITH_BIC		8274897						
ANR	8275479	Symbol	tlb_table		8274897						
ANR	8275480	Symbol	mem_index		8274897						
ANR	8275481	Symbol	TCG_REG_R1		8274897						
ANR	8275482	Symbol	TCG_REG_R0		8274897						
ANR	8275483	Symbol	s		8274897						
ANR	8275484	Symbol	TCG_REG_R2		8274897						
ANR	8275485	Symbol	CPUArchState		8274897						
ANR	8275486	Symbol	s_bits		8274897						
ANR	8275487	Symbol	* * tlb_table		8274897						
ANR	8275488	Symbol	base		8274897						
ANR	8275489	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_write		8274897						
ANR	8275490	Symbol	use_armv6_instructions		8274897						
