$date
	Sun Nov 17 17:18:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmem_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_read $end
$var reg 1 % mem_write $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 32 ' address [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 32 ( write_data [31:0] $end
$var parameter 32 ) MEM_SIZE $end
$var reg 32 * read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000 )
$end
#0
$dumpvars
b0 *
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
1%
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
b100 "
b100 '
#15000
1#
#20000
0#
b11001010111111101011101010111110 &
b11001010111111101011101010111110 (
b1000 "
b1000 '
1%
#25000
1#
#30000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 *
0#
1$
b100 "
b100 '
0%
#35000
1#
#40000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 *
0#
b1000 "
b1000 '
1$
#45000
1#
#50000
bx !
bx *
0#
b1100 "
b1100 '
1$
#55000
1#
#60000
b0 !
b0 *
0#
b10010001101000101011001111000 &
b10010001101000101011001111000 (
0$
#65000
1#
#70000
0#
