<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="16" e="14"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="39"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="55"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="76"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="119" e="119"/>
<c f="1" b="121" e="119"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="126"/>
<c f="1" b="127" e="127"/>
<c f="1" b="129" e="127"/>
<c f="1" b="130" e="130"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="176" e="176"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="177"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="16" e="14"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="39"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="55"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="76"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="119" e="119"/>
<c f="1" b="121" e="119"/>
<c f="1" b="125" e="125"/>
<c f="1" b="126" e="126"/>
<c f="1" b="127" e="127"/>
<c f="1" b="129" e="127"/>
<c f="1" b="130" e="130"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="132"/>
<c f="1" b="176" e="176"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="177"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="65" e="65"/>
<c f="2" b="66" e="65"/>
<c f="2" b="69" e="69"/>
<c f="2" b="71" e="69"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="618d3c3857d2cc2ad610b80ec9b48043_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="25" lineend="69" original="">
<cr namespace="llvm" access="none" depth="2" kind="class" name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64" file="2" linestart="27" lineend="67" previous="4aa57132a070f5f95fc9e8d80588fd61_ce37f0d8df989b88fee1f77ad0d2af64">
<base access="public">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a2676594cf4cbfcfe356f9f1ec58c18c"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_b26a17e77fdc8a74afb54d400b175b37" file="2" linestart="27" lineend="27"/>
<fl name="Subtarget" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" file="2" linestart="29" lineend="29" access="private" proto="llvm::AMDGPUSubtarget">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</fl>
<fl name="Layout" id="618d3c3857d2cc2ad610b80ec9b48043_e4999a44927e701f8002e1b5f219e314" file="2" linestart="30" lineend="30" const="true" access="private" proto="const llvm::DataLayout">
<QualType const="true">
<rt>
<cr id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8"/>
</rt>
</QualType>
</fl>
<fl name="FrameLowering" id="618d3c3857d2cc2ad610b80ec9b48043_d7afc1e2c11bf353d8f50c2cbb3ea1eb" file="2" linestart="31" lineend="31" access="private" proto="llvm::AMDGPUFrameLowering">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</fl>
<fl name="IntrinsicInfo" id="618d3c3857d2cc2ad610b80ec9b48043_ccd1b433cc643de03f73a706d5dbbf14" file="2" linestart="32" lineend="32" access="private" proto="llvm::AMDGPUIntrinsicInfo">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</fl>
<fl name="TLInfo" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" file="2" linestart="33" lineend="33" access="private" proto="std::unique_ptr&lt;AMDGPUTargetLowering&gt;">
<ety>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="InstrItins" id="618d3c3857d2cc2ad610b80ec9b48043_1085f2d94d185bddf95170c8c0a39263" file="2" linestart="34" lineend="34" isPtr="true" isLiteral="true" access="private" proto="const llvm::InstrItineraryData *">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="public"/>
<c name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_993d9ab919fc9f6bff65d7eae21f3461" file="2" linestart="37" lineend="39" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="llvm::TargetOptions" access2="none">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</c>
<d name="~AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_69c222cf7bbfce746595456f475cd5f0" file="2" linestart="40" lineend="40" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<m name="getFrameLowering" id="618d3c3857d2cc2ad610b80ec9b48043_1caf26f32291c40016551d49af29df9c" file="2" linestart="41" lineend="43" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUFrameLowering *">
<pt>
<QualType const="true">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="41" cb="64" le="43" ce="3">
<rx lb="42" cb="5" le="42" ce="13" pvirg="true">
<uo lb="42" cb="12" le="42" ce="13" kind="&amp;">
<mex lb="42" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_d7afc1e2c11bf353d8f50c2cbb3ea1eb" nm="FrameLowering" arrow="1">
<n19 lb="42" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getIntrinsicInfo" id="618d3c3857d2cc2ad610b80ec9b48043_e5f2f81430b7249f7179d93e88096d4c" file="2" linestart="44" lineend="46" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUIntrinsicInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="44" cb="64" le="46" ce="3">
<rx lb="45" cb="5" le="45" ce="13" pvirg="true">
<uo lb="45" cb="12" le="45" ce="13" kind="&amp;">
<mex lb="45" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_ccd1b433cc643de03f73a706d5dbbf14" nm="IntrinsicInfo" arrow="1">
<n19 lb="45" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrInfo" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a" file="2" linestart="47" lineend="49" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="47" cb="56" le="49" ce="3">
<rx lb="48" cb="5" le="48" ce="45" pvirg="true">
<mce lb="48" cb="12" le="48" ce="45" nbparm="0" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515">
<exp pvirg="true"/>
<mex lb="48" cb="12" le="48" ce="32" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" nm="getInstrInfo" arrow="1">
<mce lb="48" cb="12" le="48" ce="29" nbparm="0" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae">
<exp pvirg="true"/>
<mex lb="48" cb="12" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae" nm="getSubtargetImpl" arrow="1">
<n19 lb="48" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSubtargetImpl" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae" file="2" linestart="50" lineend="52" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUSubtarget *">
<pt>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="50" cb="60" le="52" ce="3">
<rx lb="51" cb="5" le="51" ce="13" pvirg="true">
<uo lb="51" cb="12" le="51" ce="13" kind="&amp;">
<mex lb="51" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" nm="Subtarget" arrow="1">
<n19 lb="51" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getRegisterInfo" id="618d3c3857d2cc2ad610b80ec9b48043_9bd7dba07e7a720375f31345fdbe30e6" file="2" linestart="53" lineend="55" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPURegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="53" cb="62" le="55" ce="3">
<rx lb="54" cb="5" le="54" ce="45" pvirg="true">
<uo lb="54" cb="12" le="54" ce="45" kind="&amp;">
<mce lb="54" cb="13" le="54" ce="45" nbparm="0" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5">
<exp pvirg="true"/>
<mex lb="54" cb="13" le="54" ce="29" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5" nm="getRegisterInfo" arrow="1">
<mce lb="54" cb="13" le="54" ce="26" nbparm="0" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a">
<exp pvirg="true"/>
<mex lb="54" cb="13" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a" nm="getInstrInfo" arrow="1">
<n19 lb="54" cb="13"/>
</mex>
</mce>
</mex>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getTargetLowering" id="618d3c3857d2cc2ad610b80ec9b48043_2e00f3f4e268ee6e6b829b9283743a48" file="2" linestart="56" lineend="58" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AMDGPUTargetLowering *">
<pt>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</pt>
</fpt>
<Stmt>
<u lb="56" cb="60" le="58" ce="3">
<rx lb="57" cb="5" le="57" ce="23" pvirg="true">
<mce lb="57" cb="12" le="57" ce="23" nbparm="0" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01">
<exp pvirg="true"/>
<mex lb="57" cb="12" le="57" ce="19" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01" nm="get" point="1">
<mex lb="57" cb="12" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" nm="TLInfo" arrow="1">
<n19 lb="57" cb="12"/>
</mex>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrItineraryData" id="618d3c3857d2cc2ad610b80ec9b48043_b699ce6d8985f0d6694b0ff590338bcc" file="2" linestart="59" lineend="61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::InstrItineraryData *">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="59" cb="68" le="61" ce="3">
<rx lb="60" cb="5" le="60" ce="12" pvirg="true">
<n32 lb="60" cb="12">
<mex lb="60" cb="12" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_1085f2d94d185bddf95170c8c0a39263" nm="InstrItins" arrow="1">
<n19 lb="60" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getDataLayout" id="618d3c3857d2cc2ad610b80ec9b48043_139974a55e16fc83548e6bd77620e7b2" file="2" linestart="62" lineend="62" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::DataLayout *">
<pt>
<QualType const="true">
<rt>
<cr id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="62" cb="52" le="62" ce="70">
<rx lb="62" cb="54" le="62" ce="62" pvirg="true">
<uo lb="62" cb="61" le="62" ce="62" kind="&amp;">
<mex lb="62" cb="62" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_e4999a44927e701f8002e1b5f219e314" nm="Layout" arrow="1">
<n19 lb="62" cb="62"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="createPassConfig" id="618d3c3857d2cc2ad610b80ec9b48043_d2e42228da7b6ce1013be073b0baba35" file="2" linestart="63" lineend="63" access="public" hasbody="true">
<fpt proto="llvm::TargetPassConfig *">
<pt>
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</pt>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="addAnalysisPasses" id="618d3c3857d2cc2ad610b80ec9b48043_9aa4b2ea42e9a5cfc53a795a8479366e" file="2" linestart="66" lineend="66" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="618d3c3857d2cc2ad610b80ec9b48043_a6d850f7325e7fbe2d5b9b35063ec95a" file="2" linestart="27" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUTargetMachine &amp;">
<lrf>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_c0134d6e5b4a06443245a12a2863697c" file="2" linestart="27" lineend="27" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AMDGPUTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="15" e="13"/>
<c f="3" b="50" e="50"/>
<c f="3" b="51" e="50"/>
<c f="3" b="101" e="101"/>
<c f="3" b="103" e="101"/>
<c f="3" b="103" e="103"/>
</Comments>
<Macros/>
<NamedDecl name="&lt;using-directive&gt;" id="7365fdb2fcded726d0a5f2c3b3db838a_6728b6b0f829183eb7bbd3d3d987c87d" file="3" linestart="23" lineend="23"/>
<ns name="llvm" id="7365fdb2fcded726d0a5f2c3b3db838a_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="25" lineend="101" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" file="3" linestart="27" lineend="99">
<base access="public">
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
</base>
<cr access="public" kind="class" name="R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_60fb79914c9b4151b7e5556dc49ac323" file="3" linestart="27" lineend="27"/>
<fl name="DAG" id="7365fdb2fcded726d0a5f2c3b3db838a_ce185a41817f97b32855a66f04f131a4" file="3" linestart="29" lineend="29" isPtr="true" isLiteral="true" access="private" proto="const llvm::ScheduleDAGMILive *">
<pt>
<QualType const="true">
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_a8b877799ac887135fc847b79fbb7be5"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="TII" id="7365fdb2fcded726d0a5f2c3b3db838a_2a28933bc0c460075ae958f3c16b533c" file="3" linestart="30" lineend="30" isPtr="true" isLiteral="true" access="private" proto="const llvm::R600InstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="TRI" id="7365fdb2fcded726d0a5f2c3b3db838a_84848a74b25deaeed4e78ebab85fda0a" file="3" linestart="31" lineend="31" isPtr="true" isLiteral="true" access="private" proto="const llvm::R600RegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="MRI" id="7365fdb2fcded726d0a5f2c3b3db838a_55f950abdb036bc93d1f3a56b9f7725a" file="3" linestart="32" lineend="32" isPtr="true" isLiteral="true" access="private" proto="llvm::MachineRegisterInfo *">
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
</fl>
<e parent="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" access="private" name="InstKind" id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082" file="3" linestart="34" lineend="39" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="IDAlu" id="7365fdb2fcded726d0a5f2c3b3db838a_cbe9818942a924a93ead1c2efc7c318e" file="3" linestart="35" lineend="35">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</ec>
<ec name="IDFetch" id="7365fdb2fcded726d0a5f2c3b3db838a_b279231177fe466a97659aad6f1188a8" file="3" linestart="36" lineend="36">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</ec>
<ec name="IDOther" id="7365fdb2fcded726d0a5f2c3b3db838a_5ea36cd95a7c09b721dc9d086b36ff30" file="3" linestart="37" lineend="37">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</ec>
<ec name="IDLast" id="7365fdb2fcded726d0a5f2c3b3db838a_6e26b104ed5c149e6f48c40752e1ef75" file="3" linestart="38" lineend="38">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</ec>
</e>
<e parent="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" access="private" name="AluKind" id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b" file="3" linestart="41" lineend="52" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="AluAny" id="7365fdb2fcded726d0a5f2c3b3db838a_f83028241f3e550913ed7d0f49190f00" file="3" linestart="42" lineend="42">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluT_X" id="7365fdb2fcded726d0a5f2c3b3db838a_d01ddb567fb83ac630b355db4ad47eee" file="3" linestart="43" lineend="43">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluT_Y" id="7365fdb2fcded726d0a5f2c3b3db838a_e68df0e46ced9fe95cb4695d3a87ec20" file="3" linestart="44" lineend="44">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluT_Z" id="7365fdb2fcded726d0a5f2c3b3db838a_258d8f37ef7bc3b516ce1b10f4f406a0" file="3" linestart="45" lineend="45">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluT_W" id="7365fdb2fcded726d0a5f2c3b3db838a_e2bb57fc78673f752d288a2755684125" file="3" linestart="46" lineend="46">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluT_XYZW" id="7365fdb2fcded726d0a5f2c3b3db838a_805410cf0bd87d3f6a63a33f8ac3f161" file="3" linestart="47" lineend="47">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluPredX" id="7365fdb2fcded726d0a5f2c3b3db838a_a7cadee859442fa1972d204465e7b0d2" file="3" linestart="48" lineend="48">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluTrans" id="7365fdb2fcded726d0a5f2c3b3db838a_e4063630691ac46cbb93a589b00684df" file="3" linestart="49" lineend="49">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluDiscarded" id="7365fdb2fcded726d0a5f2c3b3db838a_f9db609219a68ae05f9c3b8dd8c66e7c" file="3" linestart="50" lineend="50">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
<ec name="AluLast" id="7365fdb2fcded726d0a5f2c3b3db838a_5fd2160d919ce562a383d97a07289e63" file="3" linestart="51" lineend="51">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</ec>
</e>
<fl name="Available" id="7365fdb2fcded726d0a5f2c3b3db838a_2ccebb77c9754c22f5ba3da4a36c1fd8" file="3" linestart="54" lineend="54" isArray="true" access="private" proto="std::vector&lt;SUnit *&gt; [3]">
<at>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</at>
</fl>
<fl name="Pending" id="7365fdb2fcded726d0a5f2c3b3db838a_902921c5e955654b9e00b88f0c2594e8" file="3" linestart="54" lineend="54" isArray="true" access="private" proto="std::vector&lt;SUnit *&gt; [3]">
<at>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</at>
</fl>
<fl name="AvailableAlus" id="7365fdb2fcded726d0a5f2c3b3db838a_923f7eaed48f9138b3bbf5790bfe078e" file="3" linestart="55" lineend="55" isArray="true" access="private" proto="std::vector&lt;SUnit *&gt; [9]">
<at>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</at>
</fl>
<fl name="PhysicalRegCopy" id="7365fdb2fcded726d0a5f2c3b3db838a_b0062e8b29a65199b9f582ed72ac5bcb" file="3" linestart="56" lineend="56" access="private" proto="std::vector&lt;SUnit *&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="CurInstKind" id="7365fdb2fcded726d0a5f2c3b3db838a_0d32f9dfc977a27b568d15bc488dc099" file="3" linestart="58" lineend="58" isLiteral="true" access="private" proto="llvm::R600SchedStrategy::InstKind">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</fl>
<fl name="CurEmitted" id="7365fdb2fcded726d0a5f2c3b3db838a_3f7e33f841b6b4641c504a61ea316a20" file="3" linestart="59" lineend="59" isLiteral="true" access="private" proto="int">
<bt name="int"/>
</fl>
<fl name="NextInstKind" id="7365fdb2fcded726d0a5f2c3b3db838a_f65bf769f136f0a7c6d36d25d6cc32bc" file="3" linestart="60" lineend="60" isLiteral="true" access="private" proto="llvm::R600SchedStrategy::InstKind">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082"/>
</et>
</fl>
<fl name="AluInstCount" id="7365fdb2fcded726d0a5f2c3b3db838a_f2da32bcdddcc61b4e55852787f1ba4b" file="3" linestart="62" lineend="62" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="FetchInstCount" id="7365fdb2fcded726d0a5f2c3b3db838a_824c66b066602bf48e42daa15623ae50" file="3" linestart="63" lineend="63" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="InstKindLimit" id="7365fdb2fcded726d0a5f2c3b3db838a_717925aca3e678a48765084ce091f7d4" file="3" linestart="65" lineend="65" isArray="true" isLiteral="true" access="private" proto="int [3]">
<at>
<bt name="int"/>
</at>
</fl>
<fl name="OccupedSlotsMask" id="7365fdb2fcded726d0a5f2c3b3db838a_2eab468621fb231ae5551e83431aa3fe" file="3" linestart="67" lineend="67" isLiteral="true" access="private" proto="int">
<bt name="int"/>
</fl>
<Decl access="public"/>
<c name="R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_49c78534bdf915ba22fb90621d7606d6" file="3" linestart="70" lineend="72" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="70" cb="3">
<typeptr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_ead5b0ef4081ad12c232ef6f8ef2a7d9"/>
<temp/>
</n10>

</BaseInit>
<initlist id="7365fdb2fcded726d0a5f2c3b3db838a_ce185a41817f97b32855a66f04f131a4">
<Stmt>
<n32 lb="71" cb="9">
<n16 lb="71" cb="9">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</initlist>
<initlist id="7365fdb2fcded726d0a5f2c3b3db838a_2a28933bc0c460075ae958f3c16b533c">
<Stmt>
<n32 lb="71" cb="23">
<n16 lb="71" cb="23">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</initlist>
<initlist id="7365fdb2fcded726d0a5f2c3b3db838a_84848a74b25deaeed4e78ebab85fda0a">
<Stmt>
<n32 lb="71" cb="37">
<n16 lb="71" cb="37">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</initlist>
<initlist id="7365fdb2fcded726d0a5f2c3b3db838a_55f950abdb036bc93d1f3a56b9f7725a">
<Stmt>
<n32 lb="71" cb="51">
<n16 lb="71" cb="51">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="71" cb="60" le="72" ce="3"/>

</Stmt>
</c>
<d name="~R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_c813a4a141a18b40d78fa8e65cca5d2d" file="3" linestart="74" lineend="74" virtual="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="74" cb="32" le="74" ce="33"/>

</Stmt>
</d>
<m name="initialize" id="7365fdb2fcded726d0a5f2c3b3db838a_6d64f5c181b3322f3a2e8a171aee989b" file="3" linestart="76" lineend="76" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="dag" proto="llvm::ScheduleDAGMI *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_a2927402510217af223fa535ec72adea"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="pickNode" id="7365fdb2fcded726d0a5f2c3b3db838a_628b1876509620ccac89d5675147f25a" file="3" linestart="77" lineend="77" access="public">
<fpt proto="llvm::SUnit *">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</fpt>
<p name="IsTopNode" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="schedNode" id="7365fdb2fcded726d0a5f2c3b3db838a_e57e9137d113223349c9b2a6b4e2cb0e" file="3" linestart="78" lineend="78" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="SU" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IsTopNode" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="releaseTopNode" id="7365fdb2fcded726d0a5f2c3b3db838a_f328c738be20a5202203efaf3af2c3b0" file="3" linestart="79" lineend="79" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="SU" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="releaseBottomNode" id="7365fdb2fcded726d0a5f2c3b3db838a_e7f9630da589fe21caec5e8f456244e6" file="3" linestart="80" lineend="80" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="SU" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<fl name="InstructionsGroupCandidate" id="7365fdb2fcded726d0a5f2c3b3db838a_37181c6cc54bd984e2b1ee3cc557312e" file="3" linestart="83" lineend="83" access="private" proto="std::vector&lt;MachineInstr *&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="VLIW5" id="7365fdb2fcded726d0a5f2c3b3db838a_1c5236b46faaba03518f1cd01d2228a6" file="3" linestart="84" lineend="84" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<m name="getInstKind" id="7365fdb2fcded726d0a5f2c3b3db838a_2aedcc691fdc8b5beb0bdbab45e2393a" file="3" linestart="86" lineend="86" access="private">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="SU" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="regBelongsToClass" id="7365fdb2fcded726d0a5f2c3b3db838a_f8c30b3ca64c8f1c8b528b67c9c9c7b3" file="3" linestart="87" lineend="87" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAluKind" id="7365fdb2fcded726d0a5f2c3b3db838a_8b01de8bb890ce1d6c2055c164e9e78a" file="3" linestart="88" lineend="88" access="private">
<fpt const="true" proto="llvm::R600SchedStrategy::AluKind">
<et>
<e id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b"/>
</et>
</fpt>
<p name="SU" proto="llvm::SUnit *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="LoadAlu" id="7365fdb2fcded726d0a5f2c3b3db838a_eec3e126bdf98b21347310c694036c9d" file="3" linestart="89" lineend="89" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="AvailablesAluCount" id="7365fdb2fcded726d0a5f2c3b3db838a_ebe27d8843157f1efc3ff75917ffdc13" file="3" linestart="90" lineend="90" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
</m>
<m name="AttemptFillSlot" id="7365fdb2fcded726d0a5f2c3b3db838a_a1bd7e577c53e69bf86bd92ecaef50da" file="3" linestart="91" lineend="91" access="private">
<fpt proto="llvm::SUnit *">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</fpt>
<p name="Slot" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="AnyAlu" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="PrepareNextSlot" id="7365fdb2fcded726d0a5f2c3b3db838a_f20fff36fa759dd2225253fabbced21e" file="3" linestart="92" lineend="92" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="PopInst" id="7365fdb2fcded726d0a5f2c3b3db838a_49612ce764bf0331ea0d9601cee1b006" file="3" linestart="93" lineend="93" access="private">
<fpt proto="llvm::SUnit *">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</fpt>
<p name="Q" proto="std::vector&lt;SUnit *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AnyALU" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="AssignSlot" id="7365fdb2fcded726d0a5f2c3b3db838a_7b40714feac267cf58ee5acffd078d60" file="3" linestart="95" lineend="95" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Slot" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="pickAlu" id="7365fdb2fcded726d0a5f2c3b3db838a_15b39369114fa141f95e2e16c9d46e49" file="3" linestart="96" lineend="96" access="private">
<fpt proto="llvm::SUnit *">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</fpt>
</m>
<m name="pickOther" id="7365fdb2fcded726d0a5f2c3b3db838a_78a87f4b0ea985c38a21cda3c3950a55" file="3" linestart="97" lineend="97" access="private">
<fpt proto="llvm::SUnit *">
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</fpt>
<p name="QID" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="MoveUnits" id="7365fdb2fcded726d0a5f2c3b3db838a_833c73b9e558976396dd01e5c7926a00" file="3" linestart="98" lineend="98" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="QSrc" proto="std::vector&lt;SUnit *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="QDst" proto="std::vector&lt;SUnit *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<pt>
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e"/>
</rt>
</pt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="7365fdb2fcded726d0a5f2c3b3db838a_752018f49522ad007d2a23272c5e24ce" file="3" linestart="27" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::R600SchedStrategy &amp;">
<lrf>
<rt>
<cr id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::R600SchedStrategy &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_a17ba493b9ced02a416b3b368630cad2" file="3" linestart="27" lineend="27" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::R600SchedStrategy &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="7ad5601fc5bbf2aff3e4018cde540bd0_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="36" lineend="36"/>
<Decl lang="C">
<f name="LLVMInitializeR600Target" id="7ad5601fc5bbf2aff3e4018cde540bd0_d8467ed47637bdc1c0588da3b2c2126c" file="1" linestart="38" lineend="41" previous="3fc44e1dfe5b40d2f8708e748946dea4_d8467ed47637bdc1c0588da3b2c2126c" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="38" cb="44" le="41" ce="1">
<dst lb="40" cb="3" le="40" ce="64">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_bb240c3df47977b8c3917cb2db659120"/>
<template_arguments>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</template_arguments>
</tss>
<n10 lb="40" cb="46" le="40" ce="63">
<typeptr id="24b645364dfef939b676955407994880_f815896e4f4f8ad04fa865c9cbf1f6d6">
<template_arguments>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="40" cb="48" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_cdd13be29e83ce8b98a50532d9b0c808" nm="TheAMDGPUTarget"/>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
<f name="createR600MachineScheduler" id="7ad5601fc5bbf2aff3e4018cde540bd0_5c1fbcaaca8e789ae07bad7217a8bcc3" file="1" linestart="43" lineend="45" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="llvm::ScheduleDAGInstrs *">
<pt>
<rt>
<cr id="dde2ac2ab3780d14b87b96b0ca199ffd_476f1085e46bed25bd4ab48b969e38ca"/>
</rt>
</pt>
</fpt>
<p name="C" proto="llvm::MachineSchedContext *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_95ac490f2c716c8e8660160cfaab9abc"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="78" le="45" ce="1">
<rx lb="44" cb="3" le="44" ce="67" pvirg="true">
<n37 lb="44" cb="10" le="44" ce="67">
<n32 lb="44" cb="10" le="44" ce="67">
<new lb="44" cb="10" le="44" ce="67">
<typeptr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_05f8a6ad35003f7311dd9a2f273cb037"/>
<exp pvirg="true"/>
<n10 lb="44" cb="14" le="44" ce="67">
<typeptr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_05f8a6ad35003f7311dd9a2f273cb037"/>
<temp/>
<n32 lb="44" cb="32">
<drx lb="44" cb="32" kind="lvalue" nm="C"/>
</n32>
<n8 lb="44" cb="35" le="44" ce="66" >
<temp/>
<n10 lb="44" cb="35" le="44" ce="66">
<typeptr id="32ee2f37450bb59c9285f016557f98ab_a3963fd2b54345f7833a0c87afbef192">
<template_arguments>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8">
<template_arguments>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="44" cb="35" le="44" ce="66">
<exp pvirg="true"/>
<n8 lb="44" cb="35" le="44" ce="66" >
<temp/>
<n32 lb="44" cb="35" le="44" ce="66">
<n10 lb="44" cb="35" le="44" ce="66">
<typeptr id="32ee2f37450bb59c9285f016557f98ab_a3963fd2b54345f7833a0c87afbef192">
<template_arguments>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8">
<template_arguments>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="44" cb="35" le="44" ce="66">
<exp pvirg="true"/>
<n8 lb="44" cb="35" le="44" ce="66" >
<temp/>
<ce lb="44" cb="35" le="44" ce="66" nbparm="0" id="1135cd25965ca1fcacc9a319c3dc73ac_17e6d9ec897679e2454d6dbf62387811">
<exp pvirg="true"/>
<n32 lb="44" cb="35" le="44" ce="64">
<drx lb="44" cb="35" le="44" ce="64" kind="lvalue" id="1135cd25965ca1fcacc9a319c3dc73ac_17e6d9ec897679e2454d6dbf62387811" nm="make_unique">
<template_arguments>
<rt>
<cr id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172"/>
</rt>
</template_arguments>
</drx>
</n32>
</ce>
</n8>
</mte>
</n10>
</n32>
</n8>
</mte>
</n10>
</n8>
</n10>
</new>
</n32>
</n37>
</rx>
</u>

</Stmt>
</f>
<v name="SchedCustomRegistry" proto="llvm::MachineSchedRegistry" id="7ad5601fc5bbf2aff3e4018cde540bd0_ed70bec5669f47a5c028418555d47cf5" file="1" linestart="47" lineend="49" storage="static" init="true" access2="none">
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_90a90cd035f3cdff9abffd73ceb1b74b"/>
</rt>
<Stmt>
<n10 lb="48" cb="1" le="49" ce="47">
<typeptr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_6243cc8082108991cc659e7b31d760b2"/>
<temp/>
<n32 lb="48" cb="21">
<n52 lb="48" cb="21">
<slit/>
</n52>
</n32>
<n32 lb="48" cb="29">
<n52 lb="48" cb="29">
<slit/>
</n52>
</n32>
<n32 lb="49" cb="21">
<drx lb="49" cb="21" kind="lvalue" id="7ad5601fc5bbf2aff3e4018cde540bd0_5c1fbcaaca8e789ae07bad7217a8bcc3" nm="createR600MachineScheduler"/>
</n32>
</n10>

</Stmt>
</v>
<f name="computeDataLayout" id="7ad5601fc5bbf2aff3e4018cde540bd0_36508a6c05d0c1a979415adbda269227" file="1" linestart="51" lineend="63" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="ST" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="51" cb="65" le="63" ce="1">
<dst lb="52" cb="3" le="52" ce="32">
<exp pvirg="true"/>
<Var nm="Ret" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
<n37 lb="52" cb="15" le="52" ce="21">
<n10 lb="52" cb="15" le="52" ce="21">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_e3eb16c4c3462a2d9004e988dec04a31">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="52" cb="21">
<exp pvirg="true"/>
<n8 lb="52" cb="21" >
<temp/>
<n32 lb="52" cb="21">
<n10 lb="52" cb="21">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_27c29e5ae4008e8e02d1117a50805d4f">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="52" cb="21">
<n52 lb="52" cb="21">
<slit/>
</n52>
</n32>
</n10>
</n32>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<if lb="54" cb="3" le="57" ce="3">
<mce lb="54" cb="7" le="54" ce="18" nbparm="0" id="1fa1199557e4f7988cadb59401364979_a72c26a1f96abd9ee90feddb68a28233">
<exp pvirg="true"/>
<mex lb="54" cb="7" le="54" ce="10" id="1fa1199557e4f7988cadb59401364979_a72c26a1f96abd9ee90feddb68a28233" nm="is64bit" point="1">
<drx lb="54" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
<u lb="54" cb="21" le="57" ce="3">
<ocx lb="56" cb="5" le="56" ce="12" nbparm="2" id="f2e96efeaba09e7d8921632d675962d4_a8612e84f1c574dc3478dc0e33820781">
<exp pvirg="true"/>
<n32 lb="56" cb="9">
<drx lb="56" cb="9" kind="lvalue" id="f2e96efeaba09e7d8921632d675962d4_a8612e84f1c574dc3478dc0e33820781" nm="operator+="/>
</n32>
<drx lb="56" cb="5" kind="lvalue" nm="Ret"/>
<n32 lb="56" cb="12">
<n52 lb="56" cb="12">
<slit/>
</n52>
</n32>
</ocx>
</u>
</if>
<ocx lb="59" cb="3" le="60" ce="10" nbparm="2" id="f2e96efeaba09e7d8921632d675962d4_a8612e84f1c574dc3478dc0e33820781">
<exp pvirg="true"/>
<n32 lb="59" cb="7">
<drx lb="59" cb="7" kind="lvalue" id="f2e96efeaba09e7d8921632d675962d4_a8612e84f1c574dc3478dc0e33820781" nm="operator+="/>
</n32>
<drx lb="59" cb="3" kind="lvalue" nm="Ret"/>
<n32 lb="59" cb="10" le="60" ce="10">
<n52 lb="59" cb="10" le="60" ce="10">
<slit/>
</n52>
</n32>
</ocx>
<rx lb="62" cb="3" le="62" ce="10" pvirg="true">
<n10 lb="62" cb="10">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_e3eb16c4c3462a2d9004e988dec04a31">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="62" cb="10">
<drx lb="62" cb="10" kind="lvalue" nm="Ret"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</f>
<c name="AMDGPUTargetMachine" id="7ad5601fc5bbf2aff3e4018cde540bd0_993d9ab919fc9f6bff65d7eae21f3461" file="1" linestart="65" lineend="88" previous="618d3c3857d2cc2ad610b80ec9b48043_993d9ab919fc9f6bff65d7eae21f3461" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="llvm::TargetOptions" access2="none">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OptLevel" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n37 lb="72" cb="3" le="72" ce="62">
<n10 lb="72" cb="3" le="72" ce="62">
<typeptr id="d4e05c6b0f4f04a6e13045c31301b1c4_5ee8a0d90d26e31e034664655e00d471"/>
<temp/>
<drx lb="72" cb="21" kind="lvalue" nm="T"/>
<n10 lb="72" cb="24">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="72" cb="24">
<drx lb="72" cb="24" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="72" cb="28">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="72" cb="28">
<drx lb="72" cb="28" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="72" cb="33">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="72" cb="33">
<drx lb="72" cb="33" kind="lvalue" nm="FS"/>
</n32>
</n10>
<n8 lb="72" cb="37" >
<temp/>
<n10 lb="72" cb="37">
<typeptr id="90be8e8d40a2658b28379a2513e61bc6_5b0e5dee14025739a37938d09c826144"/>
<temp/>
<n32 lb="72" cb="37">
<drx lb="72" cb="37" kind="lvalue" nm="Options"/>
</n32>
</n10>
</n8>
<n32 lb="72" cb="46">
<drx lb="72" cb="46" kind="lvalue" nm="RM"/>
</n32>
<n32 lb="72" cb="50">
<drx lb="72" cb="50" kind="lvalue" nm="CM"/>
</n32>
<n32 lb="72" cb="54">
<drx lb="72" cb="54" kind="lvalue" nm="OptLevel"/>
</n32>
</n10>
</n37>

</BaseInit>
<initlist id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239">
<Stmt>
<n10 lb="73" cb="3" le="73" ce="24">
<typeptr id="1fa1199557e4f7988cadb59401364979_2551e81eb95fd74065986cf1c66bdbd1"/>
<temp/>
<n10 lb="73" cb="13">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="73" cb="13">
<drx lb="73" cb="13" kind="lvalue" nm="TT"/>
</n32>
</n10>
<n10 lb="73" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="73" cb="17">
<drx lb="73" cb="17" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="73" cb="22">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="73" cb="22">
<drx lb="73" cb="22" kind="lvalue" nm="FS"/>
</n32>
</n10>
</n10>

</Stmt>
</initlist>
<initlist id="618d3c3857d2cc2ad610b80ec9b48043_e4999a44927e701f8002e1b5f219e314">
<Stmt>
<n37 lb="74" cb="3" le="74" ce="38">
<n10 lb="74" cb="3" le="74" ce="38">
<typeptr id="d0eb770fe05b0b7f21e7d18e79d5985f_93a1f1a26e0b8e6a6cc6849104a312ad"/>
<temp/>
<n10 lb="74" cb="10" le="74" ce="37">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="74" cb="10" le="74" ce="37">
<exp pvirg="true"/>
<n32 lb="74" cb="10" le="74" ce="37">
<n10 lb="74" cb="10" le="74" ce="37">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_f65542d9c3508bbd2236074d105cb699"/>
<temp/>
<mte lb="74" cb="10" le="74" ce="37">
<exp pvirg="true"/>
<n32 lb="74" cb="10" le="74" ce="37">
<n8 lb="74" cb="10" le="74" ce="37" >
<temp/>
<ce lb="74" cb="10" le="74" ce="37" nbparm="1" id="7ad5601fc5bbf2aff3e4018cde540bd0_36508a6c05d0c1a979415adbda269227">
<exp pvirg="true"/>
<n32 lb="74" cb="10">
<drx lb="74" cb="10" kind="lvalue" id="7ad5601fc5bbf2aff3e4018cde540bd0_36508a6c05d0c1a979415adbda269227" nm="computeDataLayout"/>
</n32>
<n32 lb="74" cb="28">
<mex lb="74" cb="28" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" nm="Subtarget" arrow="1">
<n19 lb="74" cb="28"/>
</mex>
</n32>
</ce>
</n8>
</n32>
</mte>
</n10>
</n32>
</mte>
</n10>
</n10>
</n37>

</Stmt>
</initlist>
<initlist id="618d3c3857d2cc2ad610b80ec9b48043_d7afc1e2c11bf353d8f50c2cbb3ea1eb">
<Stmt>
<n10 lb="75" cb="3" le="77" ce="19">
<typeptr id="ce35e1cce7a628ae5a8d5e9d13211b49_72750b9196d86883f00fd6dd7ecb8b9f"/>
<temp/>
<drx lb="75" cb="17" le="75" ce="38" id="9ce16da58065b4e32bc19fccd9c585d4_f8ac3ea739d1e7e3c35fec17f4924af5" nm="StackGrowsUp"/>
<n32 lb="76" cb="17" le="76" ce="22">
<xop lb="76" cb="17" le="76" ce="22" kind="*">
<n45 lb="76" cb="17">
<flit/>
</n45>
<n45 lb="76" cb="22">
<flit/>
</n45>
</xop>
</n32>
<n45 lb="77" cb="18">
<flit/>
</n45>
<n12>
<exp pvirg="true"/>
</n12>
</n10>

</Stmt>
</initlist>
<initlist id="618d3c3857d2cc2ad610b80ec9b48043_ccd1b433cc643de03f73a706d5dbbf14">
<Stmt>
<n10 lb="78" cb="3" le="78" ce="21">
<typeptr id="9dbeabe9798146f462c7969919ad08ca_6e7aef183b3187e8ce33bebfa2d2dd2a"/>
<temp/>
<n32 lb="78" cb="17">
<n19 lb="78" cb="17"/>
</n32>
</n10>

</Stmt>
</initlist>
<initlist id="618d3c3857d2cc2ad610b80ec9b48043_1085f2d94d185bddf95170c8c0a39263">
<Stmt>
<uo lb="79" cb="14" le="79" ce="47" kind="&amp;">
<mce lb="79" cb="15" le="79" ce="47" nbparm="0" id="1fa1199557e4f7988cadb59401364979_b4048471df75561bbdc669de76ab973b">
<exp pvirg="true"/>
<mex lb="79" cb="15" le="79" ce="25" id="1fa1199557e4f7988cadb59401364979_b4048471df75561bbdc669de76ab973b" nm="getInstrItineraryData" point="1">
<n32 lb="79" cb="15">
<mex lb="79" cb="15" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" nm="Subtarget" arrow="1">
<n19 lb="79" cb="15"/>
</mex>
</n32>
</mex>
</mce>
</uo>

</Stmt>
</initlist>
<Stmt>
<u lb="79" cb="50" le="88" ce="1">
<if lb="81" cb="3" le="85" ce="3" else="true" elselb="83" elsecb="10">
<xop lb="81" cb="7" le="81" ce="53" kind="&lt;=">
<n32 lb="81" cb="7" le="81" ce="31">
<mce lb="81" cb="7" le="81" ce="31" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="81" cb="7" le="81" ce="17" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<n32 lb="81" cb="7">
<mex lb="81" cb="7" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" nm="Subtarget" arrow="1">
<n19 lb="81" cb="7"/>
</mex>
</n32>
</mex>
</mce>
</n32>
<n32 lb="81" cb="36" le="81" ce="53">
<drx lb="81" cb="36" le="81" ce="53" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<u lb="81" cb="71" le="83" ce="3">
<mce lb="82" cb="5" le="82" ce="47" nbparm="1" id="32ee2f37450bb59c9285f016557f98ab_799ec52093d920cfe58e97e61ff65978">
<exp pvirg="true"/>
<mex lb="82" cb="5" le="82" ce="12" id="32ee2f37450bb59c9285f016557f98ab_799ec52093d920cfe58e97e61ff65978" nm="reset" point="1">
<mex lb="82" cb="5" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" nm="TLInfo" arrow="1">
<n19 lb="82" cb="5"/>
</mex>
</mex>
<n32 lb="82" cb="18" le="82" ce="46">
<new lb="82" cb="18" le="82" ce="46">
<typeptr id="0a8f9d21b43518dea04c3a3cfc39569f_519c2e7c9ad45c3fb9e1d8287b37450b"/>
<exp pvirg="true"/>
<n10 lb="82" cb="22" le="82" ce="46">
<typeptr id="0a8f9d21b43518dea04c3a3cfc39569f_519c2e7c9ad45c3fb9e1d8287b37450b"/>
<temp/>
<n32 lb="82" cb="41" le="82" ce="42">
<uo lb="82" cb="41" le="82" ce="42" kind="*">
<n19 lb="82" cb="42"/>
</uo>
</n32>
</n10>
</new>
</n32>
</mce>
</u>
<u lb="83" cb="10" le="85" ce="3">
<mce lb="84" cb="5" le="84" ce="45" nbparm="1" id="32ee2f37450bb59c9285f016557f98ab_799ec52093d920cfe58e97e61ff65978">
<exp pvirg="true"/>
<mex lb="84" cb="5" le="84" ce="12" id="32ee2f37450bb59c9285f016557f98ab_799ec52093d920cfe58e97e61ff65978" nm="reset" point="1">
<mex lb="84" cb="5" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" nm="TLInfo" arrow="1">
<n19 lb="84" cb="5"/>
</mex>
</mex>
<n32 lb="84" cb="18" le="84" ce="44">
<new lb="84" cb="18" le="84" ce="44">
<typeptr id="4dd42c76c6aac2bfd04889fd38c1949e_4497c67a783a114f1cde6fdca757c8d2"/>
<exp pvirg="true"/>
<n10 lb="84" cb="22" le="84" ce="44">
<typeptr id="4dd42c76c6aac2bfd04889fd38c1949e_4497c67a783a114f1cde6fdca757c8d2"/>
<temp/>
<n32 lb="84" cb="39" le="84" ce="40">
<uo lb="84" cb="39" le="84" ce="40" kind="*">
<n19 lb="84" cb="40"/>
</uo>
</n32>
</n10>
</new>
</n32>
</mce>
</u>
</if>
<mce lb="86" cb="3" le="86" ce="32" nbparm="1" id="d4e05c6b0f4f04a6e13045c31301b1c4_bf8bbbf66ff668c7694c9fae42588c6e">
<exp pvirg="true"/>
<mex lb="86" cb="3" id="d4e05c6b0f4f04a6e13045c31301b1c4_bf8bbbf66ff668c7694c9fae42588c6e" nm="setRequiresStructuredCFG" arrow="1">
<n32 lb="86" cb="3">
<n19 lb="86" cb="3"/>
</n32>
</mex>
<n9 lb="86" cb="28"/>
</mce>
<mce lb="87" cb="3" le="87" ce="15" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_dcf5de6e9df3f54820904c8ac2aafb3a">
<exp pvirg="true"/>
<mex lb="87" cb="3" id="d4e05c6b0f4f04a6e13045c31301b1c4_dcf5de6e9df3f54820904c8ac2aafb3a" nm="initAsmInfo" arrow="1">
<n32 lb="87" cb="3">
<n19 lb="87" cb="3"/>
</n32>
</mex>
</mce>
</u>

</Stmt>
</c>
<d name="~AMDGPUTargetMachine" id="7ad5601fc5bbf2aff3e4018cde540bd0_69c222cf7bbfce746595456f475cd5f0" file="1" linestart="90" lineend="91" previous="618d3c3857d2cc2ad610b80ec9b48043_69c222cf7bbfce746595456f475cd5f0" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="90" cb="45" le="91" ce="1"/>

</Stmt>
</d>
<ns name="" id="7ad5601fc5bbf2aff3e4018cde540bd0_43bdcff846069eec8f780891b4754c4e" file="1" linestart="93" lineend="119">
<cr namespace="anonymous_namespace{amdgputargetmachine.cpp}" access="none" depth="4" kind="class" name="AMDGPUPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_ada8a34d62e219287ae8db0c4a7c583c" file="1" linestart="94" lineend="118">
<base access="public">
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_c3cfebc5f827f498c71f5e655099bd2b" file="1" linestart="94" lineend="94"/>
<Decl access="public"/>
<c name="AMDGPUPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_2cbae324dc049cd46ebe42d708bb135b" file="1" linestart="96" lineend="97" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::AMDGPUTargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="97" cb="7" le="97" ce="30">
<typeptr id="e9864f37b507319dbba5c806f7b7d57d_2405c35de124e9f09d32c1f8358e7c8d"/>
<temp/>
<n32 lb="97" cb="24">
<n32 lb="97" cb="24">
<drx lb="97" cb="24" kind="lvalue" nm="TM"/>
</n32>
</n32>
<drx lb="97" cb="28" kind="lvalue" nm="PM"/>
</n10>

</BaseInit>
<Stmt>
<u lb="97" cb="32" le="97" ce="33"/>

</Stmt>
</c>
<m name="getAMDGPUTargetMachine" id="7ad5601fc5bbf2aff3e4018cde540bd0_53b97774c8dff69cb123f05e5b3b7ce5" file="1" linestart="99" lineend="101" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AMDGPUTargetMachine &amp;">
<lrf>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</lrf>
</fpt>
<Stmt>
<u lb="99" cb="55" le="101" ce="3">
<rx lb="100" cb="5" le="100" ce="39" pvirg="true">
<mce lb="100" cb="12" le="100" ce="39" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_f75af5a943acc855e1e7f5595b546397">
<exp pvirg="true"/>
<mex lb="100" cb="12" le="100" ce="37" id="e9864f37b507319dbba5c806f7b7d57d_f75af5a943acc855e1e7f5595b546397" nm="getTM" arrow="1">
<n32 lb="100" cb="12">
<n19 lb="100" cb="12"/>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="createMachineScheduler" id="7ad5601fc5bbf2aff3e4018cde540bd0_8fade469f2e1dc200a2e3dfaabad887c" file="1" linestart="103" lineend="109" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::ScheduleDAGInstrs *">
<pt>
<rt>
<cr id="dde2ac2ab3780d14b87b96b0ca199ffd_476f1085e46bed25bd4ab48b969e38ca"/>
</rt>
</pt>
</fpt>
<p name="C" proto="llvm::MachineSchedContext *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_95ac490f2c716c8e8660160cfaab9abc"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="104" cb="65" le="109" ce="3">
<dst lb="105" cb="5" le="105" ce="68">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="105" cb="33" le="105" ce="67" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="105" cb="33" le="105" ce="65" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="105" cb="33">
<n32 lb="105" cb="33">
<mex lb="105" cb="33" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="105" cb="33">
<n19 lb="105" cb="33"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="106" cb="5" le="107" ce="42">
<xop lb="106" cb="9" le="106" ce="48" kind="&lt;=">
<n32 lb="106" cb="9" le="106" ce="26">
<mce lb="106" cb="9" le="106" ce="26" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="106" cb="9" le="106" ce="12" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="106" cb="9" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="106" cb="31" le="106" ce="48">
<drx lb="106" cb="31" le="106" ce="48" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<rx lb="107" cb="7" le="107" ce="42" pvirg="true">
<ce lb="107" cb="14" le="107" ce="42" nbparm="1" id="7ad5601fc5bbf2aff3e4018cde540bd0_5c1fbcaaca8e789ae07bad7217a8bcc3">
<exp pvirg="true"/>
<n32 lb="107" cb="14">
<drx lb="107" cb="14" kind="lvalue" id="7ad5601fc5bbf2aff3e4018cde540bd0_5c1fbcaaca8e789ae07bad7217a8bcc3" nm="createR600MachineScheduler"/>
</n32>
<n32 lb="107" cb="41">
<drx lb="107" cb="41" kind="lvalue" nm="C"/>
</n32>
</ce>
</rx>
</if>
<rx lb="108" cb="5" le="108" ce="12" pvirg="true">
<n32 lb="108" cb="12">
<n16 lb="108" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="addCodeGenPrepare" id="7ad5601fc5bbf2aff3e4018cde540bd0_86475cb7f4384e7e7a1883cd4acd47c8" file="1" linestart="111" lineend="111" virtual="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="addPreISel" id="7ad5601fc5bbf2aff3e4018cde540bd0_a9aa35d040918a540d519f05613779c8" file="1" linestart="112" lineend="112" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addInstSelector" id="7ad5601fc5bbf2aff3e4018cde540bd0_7960fd2f8b7c2f1a9022776c2e3dc8ec" file="1" linestart="113" lineend="113" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreRegAlloc" id="7ad5601fc5bbf2aff3e4018cde540bd0_af0cef31ef5f8fb24b18cdb5c10fcb25" file="1" linestart="114" lineend="114" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPostRegAlloc" id="7ad5601fc5bbf2aff3e4018cde540bd0_1d9deb55af26465ddd13e78b2a1e25a5" file="1" linestart="115" lineend="115" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreSched2" id="7ad5601fc5bbf2aff3e4018cde540bd0_c43a662d4c4c67185f79ff3e1e44462b" file="1" linestart="116" lineend="116" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="addPreEmitPass" id="7ad5601fc5bbf2aff3e4018cde540bd0_165c1919f29f14e6cd31757296dc26f2" file="1" linestart="117" lineend="117" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="operator=" id="7ad5601fc5bbf2aff3e4018cde540bd0_b6197d3609ef1be0bd690c36f47a3ee0" file="1" linestart="94" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AMDGPUPassConfig &amp;">
<lrf>
<rt>
<cr id="7ad5601fc5bbf2aff3e4018cde540bd0_ada8a34d62e219287ae8db0c4a7c583c"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUPassConfig &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7ad5601fc5bbf2aff3e4018cde540bd0_ada8a34d62e219287ae8db0c4a7c583c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_b406c920526de35c0a6f8617f7089178" file="1" linestart="94" lineend="94" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="94" cb="7"/>

</Stmt>
</d>
<c name="AMDGPUPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_85d8805d8de259173e64039240706431" file="1" linestart="94" lineend="94" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUPassConfig &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7ad5601fc5bbf2aff3e4018cde540bd0_ada8a34d62e219287ae8db0c4a7c583c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<m name="createPassConfig" id="7ad5601fc5bbf2aff3e4018cde540bd0_d2e42228da7b6ce1013be073b0baba35" file="1" linestart="121" lineend="123" previous="618d3c3857d2cc2ad610b80ec9b48043_d2e42228da7b6ce1013be073b0baba35" access="public" hasbody="true" isdef="true">
<fpt proto="llvm::TargetPassConfig *">
<pt>
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</pt>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="121" cb="78" le="123" ce="1">
<rx lb="122" cb="3" le="122" ce="39" pvirg="true">
<n32 lb="122" cb="10" le="122" ce="39">
<new lb="122" cb="10" le="122" ce="39">
<typeptr id="7ad5601fc5bbf2aff3e4018cde540bd0_2cbae324dc049cd46ebe42d708bb135b"/>
<exp pvirg="true"/>
<n10 lb="122" cb="14" le="122" ce="39">
<typeptr id="7ad5601fc5bbf2aff3e4018cde540bd0_2cbae324dc049cd46ebe42d708bb135b"/>
<temp/>
<n19 lb="122" cb="31"/>
<drx lb="122" cb="37" kind="lvalue" nm="PM"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="addAnalysisPasses" id="7ad5601fc5bbf2aff3e4018cde540bd0_9aa4b2ea42e9a5cfc53a795a8479366e" file="1" linestart="129" lineend="135" previous="618d3c3857d2cc2ad610b80ec9b48043_9aa4b2ea42e9a5cfc53a795a8479366e" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="129" cb="66" le="135" ce="1">
<mce lb="133" cb="3" le="133" ce="50" nbparm="1" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300">
<exp pvirg="true"/>
<mex lb="133" cb="3" le="133" ce="6" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300" nm="add" point="1">
<drx lb="133" cb="3" kind="lvalue" nm="PM"/>
</mex>
<n32 lb="133" cb="10" le="133" ce="49">
<ce lb="133" cb="10" le="133" ce="49" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_9388f66421326c7fff779a80fbca4f6a">
<exp pvirg="true"/>
<n32 lb="133" cb="10">
<drx lb="133" cb="10" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_9388f66421326c7fff779a80fbca4f6a" nm="createBasicTargetTransformInfoPass"/>
</n32>
<n32 lb="133" cb="45">
<n19 lb="133" cb="45"/>
</n32>
</ce>
</n32>
</mce>
<mce lb="134" cb="3" le="134" ce="51" nbparm="1" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300">
<exp pvirg="true"/>
<mex lb="134" cb="3" le="134" ce="6" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300" nm="add" point="1">
<drx lb="134" cb="3" kind="lvalue" nm="PM"/>
</mex>
<n32 lb="134" cb="10" le="134" ce="50">
<ce lb="134" cb="10" le="134" ce="50" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_667243da64bb86949f8ee2a8450a6328">
<exp pvirg="true"/>
<n32 lb="134" cb="10">
<drx lb="134" cb="10" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_667243da64bb86949f8ee2a8450a6328" nm="createAMDGPUTargetTransformInfoPass"/>
</n32>
<n32 lb="134" cb="46">
<n19 lb="134" cb="46"/>
</n32>
</ce>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="addCodeGenPrepare" id="7ad5601fc5bbf2aff3e4018cde540bd0_86475cb7f4384e7e7a1883cd4acd47c8" file="1" linestart="137" lineend="145" previous="7ad5601fc5bbf2aff3e4018cde540bd0_86475cb7f4384e7e7a1883cd4acd47c8" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="137" cb="44" le="145" ce="1">
<dst lb="138" cb="3" le="138" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="138" cb="31" le="138" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="138" cb="31" le="138" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="138" cb="31">
<n32 lb="138" cb="31">
<mex lb="138" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="138" cb="31">
<n19 lb="138" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="139" cb="3" le="142" ce="3">
<mce lb="139" cb="7" le="139" ce="33" nbparm="0" id="1fa1199557e4f7988cadb59401364979_f0b160255e2cea65160c2d1c2e4029af">
<exp pvirg="true"/>
<mex lb="139" cb="7" le="139" ce="10" id="1fa1199557e4f7988cadb59401364979_f0b160255e2cea65160c2d1c2e4029af" nm="isPromoteAllocaEnabled" point="1">
<drx lb="139" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
<u lb="139" cb="36" le="142" ce="3">
<mce lb="140" cb="5" le="140" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="140" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="140" cb="5">
<n19 lb="140" cb="5"/>
</n32>
</mex>
<n32 lb="140" cb="13" le="140" ce="41">
<ce lb="140" cb="13" le="140" ce="41" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_7c8924339cb14a3b6143c9b6b2c2d7ab">
<exp pvirg="true"/>
<n32 lb="140" cb="13">
<drx lb="140" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_7c8924339cb14a3b6143c9b6b2c2d7ab" nm="createAMDGPUPromoteAlloca"/>
</n32>
<drx lb="140" cb="39" kind="lvalue" nm="ST"/>
</ce>
</n32>
</mce>
<mce lb="141" cb="5" le="141" ce="29" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="141" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="141" cb="5">
<n19 lb="141" cb="5"/>
</n32>
</mex>
<n32 lb="141" cb="13" le="141" ce="28">
<ce lb="141" cb="13" le="141" ce="28" nbparm="1" id="6a7caca5aec710651b425d5b684553e6_4a16059ddd2dc0d26fd2abbff81e7b1f">
<exp pvirg="true"/>
<n32 lb="141" cb="13">
<drx lb="141" cb="13" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_4a16059ddd2dc0d26fd2abbff81e7b1f" nm="createSROAPass"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mce>
</u>
</if>
<mce lb="144" cb="3" le="144" ce="39" nbparm="0" id="e9864f37b507319dbba5c806f7b7d57d_e7a1d0946c2a229d27e0049bd89949d2">
<exp pvirg="true"/>
<mex lb="144" cb="3" le="144" ce="21" id="e9864f37b507319dbba5c806f7b7d57d_e7a1d0946c2a229d27e0049bd89949d2" nm="addCodeGenPrepare" arrow="1">
<n32 lb="144" cb="21">
<n19 lb="144" cb="21"/>
</n32>
</mex>
</mce>
</u>

</Stmt>
</m>
<m name="addPreISel" id="7ad5601fc5bbf2aff3e4018cde540bd0_a9aa35d040918a540d519f05613779c8" file="1" linestart="147" lineend="161" previous="7ad5601fc5bbf2aff3e4018cde540bd0_a9aa35d040918a540d519f05613779c8" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="148" cb="32" le="161" ce="1">
<dst lb="149" cb="3" le="149" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="149" cb="31" le="149" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="149" cb="31" le="149" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="149" cb="31">
<n32 lb="149" cb="31">
<mex lb="149" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="149" cb="31">
<n19 lb="149" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<mce lb="150" cb="3" le="150" ce="33" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="150" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="150" cb="3">
<n19 lb="150" cb="3"/>
</n32>
</mex>
<n32 lb="150" cb="11" le="150" ce="32">
<ce lb="150" cb="11" le="150" ce="32" nbparm="0" id="6a7caca5aec710651b425d5b684553e6_36a60e5e08ffc56c9fb7de4fe8e73d31">
<exp pvirg="true"/>
<n32 lb="150" cb="11">
<drx lb="150" cb="11" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_36a60e5e08ffc56c9fb7de4fe8e73d31" nm="createFlattenCFGPass"/>
</n32>
</ce>
</n32>
</mce>
<if lb="151" cb="3" le="152" ce="39">
<mce lb="151" cb="7" le="151" ce="34" nbparm="0" id="1fa1199557e4f7988cadb59401364979_03ff959a0f7aaa73aeba06410caa430d">
<exp pvirg="true"/>
<mex lb="151" cb="7" le="151" ce="10" id="1fa1199557e4f7988cadb59401364979_03ff959a0f7aaa73aeba06410caa430d" nm="IsIRStructurizerEnabled" point="1">
<drx lb="151" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
<mce lb="152" cb="5" le="152" ce="39" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="152" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="152" cb="5">
<n19 lb="152" cb="5"/>
</n32>
</mex>
<ce lb="152" cb="13" le="152" ce="38" nbparm="0" id="6a7caca5aec710651b425d5b684553e6_f4a0ac201185423255311d852c52a7ac">
<exp pvirg="true"/>
<n32 lb="152" cb="13">
<drx lb="152" cb="13" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_f4a0ac201185423255311d852c52a7ac" nm="createStructurizeCFGPass"/>
</n32>
</ce>
</mce>
</if>
<if lb="153" cb="3" le="159" ce="3" else="true" elselb="157" elsecb="10">
<xop lb="153" cb="7" le="153" ce="46" kind="&gt;=">
<n32 lb="153" cb="7" le="153" ce="24">
<mce lb="153" cb="7" le="153" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="153" cb="7" le="153" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="153" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="153" cb="29" le="153" ce="46">
<drx lb="153" cb="29" le="153" ce="46" id="1fa1199557e4f7988cadb59401364979_805e77cd21cfaf32c72878cd53648ce1" nm="SOUTHERN_ISLANDS"/>
</n32>
</xop>
<u lb="153" cb="64" le="157" ce="3">
<mce lb="154" cb="5" le="154" ce="32" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="154" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="154" cb="5">
<n19 lb="154" cb="5"/>
</n32>
</mex>
<n32 lb="154" cb="13" le="154" ce="31">
<ce lb="154" cb="13" le="154" ce="31" nbparm="0" id="6a7caca5aec710651b425d5b684553e6_343506cf8bf4579206574c2fecf65004">
<exp pvirg="true"/>
<n32 lb="154" cb="13">
<drx lb="154" cb="13" kind="lvalue" id="6a7caca5aec710651b425d5b684553e6_343506cf8bf4579206574c2fecf65004" nm="createSinkingPass"/>
</n32>
</ce>
</n32>
</mce>
<mce lb="155" cb="5" le="155" ce="35" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="155" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="155" cb="5">
<n19 lb="155" cb="5"/>
</n32>
</mex>
<n32 lb="155" cb="13" le="155" ce="34">
<ce lb="155" cb="13" le="155" ce="34" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_06860ff8b1ef04d27cf86300804e90ca">
<exp pvirg="true"/>
<n32 lb="155" cb="13">
<drx lb="155" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_06860ff8b1ef04d27cf86300804e90ca" nm="createSITypeRewriter"/>
</n32>
</ce>
</n32>
</mce>
<mce lb="156" cb="5" le="156" ce="46" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="156" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="156" cb="5">
<n19 lb="156" cb="5"/>
</n32>
</mex>
<n32 lb="156" cb="13" le="156" ce="45">
<ce lb="156" cb="13" le="156" ce="45" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_04dab4fb2af99385cdc329c0ed9d452d">
<exp pvirg="true"/>
<n32 lb="156" cb="13">
<drx lb="156" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_04dab4fb2af99385cdc329c0ed9d452d" nm="createSIAnnotateControlFlowPass"/>
</n32>
</ce>
</n32>
</mce>
</u>
<u lb="157" cb="10" le="159" ce="3">
<mce lb="158" cb="5" le="158" ce="50" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="158" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="158" cb="5">
<n19 lb="158" cb="5"/>
</n32>
</mex>
<n32 lb="158" cb="13" le="158" ce="49">
<ce lb="158" cb="13" le="158" ce="49" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_b43e966aef208b99364ad4c3f84b5534">
<exp pvirg="true"/>
<n32 lb="158" cb="13">
<drx lb="158" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_b43e966aef208b99364ad4c3f84b5534" nm="createR600TextureIntrinsicsReplacer"/>
</n32>
</ce>
</n32>
</mce>
</u>
</if>
<rx lb="160" cb="3" le="160" ce="10" pvirg="true">
<n9 lb="160" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addInstSelector" id="7ad5601fc5bbf2aff3e4018cde540bd0_7960fd2f8b7c2f1a9022776c2e3dc8ec" file="1" linestart="163" lineend="167" previous="7ad5601fc5bbf2aff3e4018cde540bd0_7960fd2f8b7c2f1a9022776c2e3dc8ec" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="163" cb="42" le="167" ce="1">
<mce lb="164" cb="3" le="164" ce="56" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="164" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="164" cb="3">
<n19 lb="164" cb="3"/>
</n32>
</mex>
<n32 lb="164" cb="11" le="164" ce="55">
<ce lb="164" cb="11" le="164" ce="55" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_398f13bd6061152e1a3a9536ce729288">
<exp pvirg="true"/>
<n32 lb="164" cb="11">
<drx lb="164" cb="11" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_398f13bd6061152e1a3a9536ce729288" nm="createAMDGPUISelDag"/>
</n32>
<n32 lb="164" cb="31" le="164" ce="54">
<mce lb="164" cb="31" le="164" ce="54" nbparm="0" id="7ad5601fc5bbf2aff3e4018cde540bd0_53b97774c8dff69cb123f05e5b3b7ce5">
<exp pvirg="true"/>
<mex lb="164" cb="31" id="7ad5601fc5bbf2aff3e4018cde540bd0_53b97774c8dff69cb123f05e5b3b7ce5" nm="getAMDGPUTargetMachine" arrow="1">
<n32 lb="164" cb="31">
<n19 lb="164" cb="31"/>
</n32>
</mex>
</mce>
</n32>
</ce>
</n32>
</mce>
<mce lb="165" cb="3" le="165" ce="38" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="165" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="165" cb="3">
<n19 lb="165" cb="3"/>
</n32>
</mex>
<n32 lb="165" cb="11" le="165" ce="37">
<ce lb="165" cb="11" le="165" ce="37" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_4005edce54368efe170b6ccdc3d99730">
<exp pvirg="true"/>
<n32 lb="165" cb="11">
<drx lb="165" cb="11" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_4005edce54368efe170b6ccdc3d99730" nm="createSILowerI1CopiesPass"/>
</n32>
</ce>
</n32>
</mce>
<rx lb="166" cb="3" le="166" ce="10" pvirg="true">
<n9 lb="166" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreRegAlloc" id="7ad5601fc5bbf2aff3e4018cde540bd0_af0cef31ef5f8fb24b18cdb5c10fcb25" file="1" linestart="169" lineend="184" previous="7ad5601fc5bbf2aff3e4018cde540bd0_af0cef31ef5f8fb24b18cdb5c10fcb25" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="169" cb="41" le="184" ce="1">
<dst lb="170" cb="3" le="170" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="170" cb="31" le="170" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="170" cb="31" le="170" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="170" cb="31">
<n32 lb="170" cb="31">
<mex lb="170" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="170" cb="31">
<n19 lb="170" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="172" cb="3" le="182" ce="3" else="true" elselb="174" elsecb="10">
<xop lb="172" cb="7" le="172" ce="46" kind="&lt;=">
<n32 lb="172" cb="7" le="172" ce="24">
<mce lb="172" cb="7" le="172" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="172" cb="7" le="172" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="172" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="172" cb="29" le="172" ce="46">
<drx lb="172" cb="29" le="172" ce="46" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<u lb="172" cb="64" le="174" ce="3">
<mce lb="173" cb="5" le="173" ce="43" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="173" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="173" cb="5">
<n19 lb="173" cb="5"/>
</n32>
</mex>
<n32 lb="173" cb="13" le="173" ce="42">
<ce lb="173" cb="13" le="173" ce="42" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_80207b8207265b217124435a0bccf556">
<exp pvirg="true"/>
<n32 lb="173" cb="13">
<drx lb="173" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_80207b8207265b217124435a0bccf556" nm="createR600VectorRegMerger"/>
</n32>
<uo lb="173" cb="39" le="173" ce="40" kind="*">
<n32 lb="173" cb="40">
<mex lb="173" cb="40" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="173" cb="40">
<n19 lb="173" cb="40"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
</u>
<u lb="174" cb="10" le="182" ce="3">
<mce lb="175" cb="5" le="175" ce="43" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="175" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="175" cb="5">
<n19 lb="175" cb="5"/>
</n32>
</mex>
<n32 lb="175" cb="13" le="175" ce="42">
<ce lb="175" cb="13" le="175" ce="42" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_3097cf15272bfe25d3f01b068b2985f0">
<exp pvirg="true"/>
<n32 lb="175" cb="13">
<drx lb="175" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_3097cf15272bfe25d3f01b068b2985f0" nm="createSIFixSGPRCopiesPass"/>
</n32>
<uo lb="175" cb="39" le="175" ce="40" kind="*">
<n32 lb="175" cb="40">
<mex lb="175" cb="40" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="175" cb="40">
<n19 lb="175" cb="40"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
<mce lb="178" cb="5" le="178" ce="26" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57">
<exp pvirg="true"/>
<mex lb="178" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57" nm="addPass" arrow="1">
<n32 lb="178" cb="5">
<n19 lb="178" cb="5"/>
</n32>
</mex>
<n32 lb="178" cb="13" le="178" ce="14">
<uo lb="178" cb="13" le="178" ce="14" kind="&amp;">
<drx lb="178" cb="14" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_3d9e6c0b57fbc79652f82af0aa08cc91" nm="MachineCSEID"/>
</uo>
</n32>
</mce>
<mce lb="179" cb="5" le="179" ce="45" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="179" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="179" cb="5">
<n19 lb="179" cb="5"/>
</n32>
</mex>
<n32 lb="179" cb="13" le="179" ce="44">
<ce lb="179" cb="13" le="179" ce="44" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62">
<exp pvirg="true"/>
<n32 lb="179" cb="13">
<drx lb="179" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62" nm="createSIShrinkInstructionsPass"/>
</n32>
</ce>
</n32>
</mce>
<ce lb="180" cb="5" le="180" ce="71" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_9736855fae7d190d5f84123525350d9e">
<exp pvirg="true"/>
<n32 lb="180" cb="5">
<drx lb="180" cb="5" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_9736855fae7d190d5f84123525350d9e" nm="initializeSIFixSGPRLiveRangesPass"/>
</n32>
<uo lb="180" cb="39" le="180" ce="70" kind="*">
<ce lb="180" cb="40" le="180" ce="70" nbparm="0" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1">
<exp pvirg="true"/>
<n32 lb="180" cb="40" le="180" ce="54">
<drx lb="180" cb="40" le="180" ce="54" kind="lvalue" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1" nm="getPassRegistry"/>
</n32>
</ce>
</uo>
</ce>
<mce lb="181" cb="5" le="181" ce="60" nbparm="2" id="e9864f37b507319dbba5c806f7b7d57d_7687ceacbdcf43efb96c22a7d2b0bd7e">
<exp pvirg="true"/>
<mex lb="181" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_7687ceacbdcf43efb96c22a7d2b0bd7e" nm="insertPass" arrow="1">
<n32 lb="181" cb="5">
<n19 lb="181" cb="5"/>
</n32>
</mex>
<n32 lb="181" cb="16" le="181" ce="17">
<uo lb="181" cb="16" le="181" ce="17" kind="&amp;">
<drx lb="181" cb="17" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_0898b77d9d24d7ddd12d43dace7948a1" nm="RegisterCoalescerID"/>
</uo>
</n32>
<n10 lb="181" cb="38" le="181" ce="39">
<typeptr id="e9864f37b507319dbba5c806f7b7d57d_3e287b1ad8ed4a7ea8c97494b1478fa7"/>
<temp/>
<mte lb="181" cb="38" le="181" ce="39">
<exp pvirg="true"/>
<n32 lb="181" cb="38" le="181" ce="39">
<n10 lb="181" cb="38" le="181" ce="39">
<typeptr id="e9864f37b507319dbba5c806f7b7d57d_811441a0e33e8b371f5913fe58fbb778"/>
<temp/>
<n32 lb="181" cb="38" le="181" ce="39">
<uo lb="181" cb="38" le="181" ce="39" kind="&amp;">
<drx lb="181" cb="39" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_80adc566f646d51d911adb634b7b38d3" nm="SIFixSGPRLiveRangesID"/>
</uo>
</n32>
</n10>
</n32>
</mte>
</n10>
</mce>
</u>
</if>
<rx lb="183" cb="3" le="183" ce="10" pvirg="true">
<n9 lb="183" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPostRegAlloc" id="7ad5601fc5bbf2aff3e4018cde540bd0_1d9deb55af26465ddd13e78b2a1e25a5" file="1" linestart="186" lineend="194" previous="7ad5601fc5bbf2aff3e4018cde540bd0_1d9deb55af26465ddd13e78b2a1e25a5" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="186" cb="42" le="194" ce="1">
<dst lb="187" cb="3" le="187" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="187" cb="31" le="187" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="187" cb="31" le="187" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="187" cb="31">
<n32 lb="187" cb="31">
<mex lb="187" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="187" cb="31">
<n19 lb="187" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<mce lb="189" cb="3" le="189" ce="43" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="189" cb="3" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="189" cb="3">
<n19 lb="189" cb="3"/>
</n32>
</mex>
<n32 lb="189" cb="11" le="189" ce="42">
<ce lb="189" cb="11" le="189" ce="42" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62">
<exp pvirg="true"/>
<n32 lb="189" cb="11">
<drx lb="189" cb="11" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62" nm="createSIShrinkInstructionsPass"/>
</n32>
</ce>
</n32>
</mce>
<if lb="190" cb="3" le="192" ce="3">
<xop lb="190" cb="7" le="190" ce="45" kind="&gt;">
<n32 lb="190" cb="7" le="190" ce="24">
<mce lb="190" cb="7" le="190" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="190" cb="7" le="190" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="190" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="190" cb="28" le="190" ce="45">
<drx lb="190" cb="28" le="190" ce="45" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<u lb="190" cb="63" le="192" ce="3">
<mce lb="191" cb="5" le="191" ce="37" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="191" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="191" cb="5">
<n19 lb="191" cb="5"/>
</n32>
</mex>
<n32 lb="191" cb="13" le="191" ce="36">
<ce lb="191" cb="13" le="191" ce="36" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_2b1ffa4f4935b0d440d1eca17b6bc3e4">
<exp pvirg="true"/>
<n32 lb="191" cb="13">
<drx lb="191" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_2b1ffa4f4935b0d440d1eca17b6bc3e4" nm="createSIInsertWaits"/>
</n32>
<uo lb="191" cb="33" le="191" ce="34" kind="*">
<n32 lb="191" cb="34">
<mex lb="191" cb="34" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="191" cb="34">
<n19 lb="191" cb="34"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
</u>
</if>
<rx lb="193" cb="3" le="193" ce="10" pvirg="true">
<n9 lb="193" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreSched2" id="7ad5601fc5bbf2aff3e4018cde540bd0_c43a662d4c4c67185f79ff3e1e44462b" file="1" linestart="196" lineend="206" previous="7ad5601fc5bbf2aff3e4018cde540bd0_c43a662d4c4c67185f79ff3e1e44462b" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="196" cb="39" le="206" ce="1">
<dst lb="197" cb="3" le="197" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="197" cb="31" le="197" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="197" cb="31" le="197" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="197" cb="31">
<n32 lb="197" cb="31">
<mex lb="197" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="197" cb="31">
<n19 lb="197" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="199" cb="3" le="200" ce="42">
<xop lb="199" cb="7" le="199" ce="46" kind="&lt;=">
<n32 lb="199" cb="7" le="199" ce="24">
<mce lb="199" cb="7" le="199" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="199" cb="7" le="199" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="199" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="199" cb="29" le="199" ce="46">
<drx lb="199" cb="29" le="199" ce="46" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<mce lb="200" cb="5" le="200" ce="42" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="200" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="200" cb="5">
<n19 lb="200" cb="5"/>
</n32>
</mex>
<n32 lb="200" cb="13" le="200" ce="41">
<ce lb="200" cb="13" le="200" ce="41" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_917ac41e6f2f2a048cbd70c4df5d52c6">
<exp pvirg="true"/>
<n32 lb="200" cb="13">
<drx lb="200" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_917ac41e6f2f2a048cbd70c4df5d52c6" nm="createR600EmitClauseMarkers"/>
</n32>
</ce>
</n32>
</mce>
</if>
<if lb="201" cb="3" le="202" ce="27">
<mce lb="201" cb="7" le="201" ce="25" nbparm="0" id="1fa1199557e4f7988cadb59401364979_8d5ef983215a92dc547877dd1cf1d1b4">
<exp pvirg="true"/>
<mex lb="201" cb="7" le="201" ce="10" id="1fa1199557e4f7988cadb59401364979_8d5ef983215a92dc547877dd1cf1d1b4" nm="isIfCvtEnabled" point="1">
<drx lb="201" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
<mce lb="202" cb="5" le="202" ce="27" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57">
<exp pvirg="true"/>
<mex lb="202" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57" nm="addPass" arrow="1">
<n32 lb="202" cb="5">
<n19 lb="202" cb="5"/>
</n32>
</mex>
<n32 lb="202" cb="13" le="202" ce="14">
<uo lb="202" cb="13" le="202" ce="14" kind="&amp;">
<drx lb="202" cb="14" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_7431e852039a196100e736744c96a1dc" nm="IfConverterID"/>
</uo>
</n32>
</mce>
</if>
<if lb="203" cb="3" le="204" ce="43">
<xop lb="203" cb="7" le="203" ce="46" kind="&lt;=">
<n32 lb="203" cb="7" le="203" ce="24">
<mce lb="203" cb="7" le="203" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="203" cb="7" le="203" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="203" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="203" cb="29" le="203" ce="46">
<drx lb="203" cb="29" le="203" ce="46" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<mce lb="204" cb="5" le="204" ce="43" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="204" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="204" cb="5">
<n19 lb="204" cb="5"/>
</n32>
</mex>
<n32 lb="204" cb="13" le="204" ce="42">
<ce lb="204" cb="13" le="204" ce="42" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_b216ff94b0bd331039f54e34bd7c16e9">
<exp pvirg="true"/>
<n32 lb="204" cb="13">
<drx lb="204" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_b216ff94b0bd331039f54e34bd7c16e9" nm="createR600ClauseMergePass"/>
</n32>
<uo lb="204" cb="39" le="204" ce="40" kind="*">
<n32 lb="204" cb="40">
<mex lb="204" cb="40" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="204" cb="40">
<n19 lb="204" cb="40"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
</if>
<rx lb="205" cb="3" le="205" ce="10" pvirg="true">
<n9 lb="205" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="addPreEmitPass" id="7ad5601fc5bbf2aff3e4018cde540bd0_165c1919f29f14e6cd31757296dc26f2" file="1" linestart="208" lineend="221" previous="7ad5601fc5bbf2aff3e4018cde540bd0_165c1919f29f14e6cd31757296dc26f2" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="208" cb="41" le="221" ce="1">
<dst lb="209" cb="3" le="209" ce="66">
<exp pvirg="true"/>
<Var nm="ST">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<mce lb="209" cb="31" le="209" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="209" cb="31" le="209" ce="63" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" arrow="1">
<n32 lb="209" cb="31">
<n32 lb="209" cb="31">
<mex lb="209" cb="31" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="209" cb="31">
<n19 lb="209" cb="31"/>
</n32>
</mex>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="210" cb="3" le="218" ce="3" else="true" elselb="216" elsecb="10">
<xop lb="210" cb="7" le="210" ce="46" kind="&lt;=">
<n32 lb="210" cb="7" le="210" ce="24">
<mce lb="210" cb="7" le="210" ce="24" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="210" cb="7" le="210" ce="10" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<drx lb="210" cb="7" kind="lvalue" nm="ST"/>
</mex>
</mce>
</n32>
<n32 lb="210" cb="29" le="210" ce="46">
<drx lb="210" cb="29" le="210" ce="46" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
<u lb="210" cb="64" le="216" ce="3">
<mce lb="211" cb="5" le="211" ce="46" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="211" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="211" cb="5">
<n19 lb="211" cb="5"/>
</n32>
</mex>
<n32 lb="211" cb="13" le="211" ce="45">
<ce lb="211" cb="13" le="211" ce="45" nbparm="0" id="4aa57132a070f5f95fc9e8d80588fd61_8e7093e6b0079385f333b70eb01cd5b2">
<exp pvirg="true"/>
<n32 lb="211" cb="13">
<drx lb="211" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_8e7093e6b0079385f333b70eb01cd5b2" nm="createAMDGPUCFGStructurizerPass"/>
</n32>
</ce>
</n32>
</mce>
<mce lb="212" cb="5" le="212" ce="51" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="212" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="212" cb="5">
<n19 lb="212" cb="5"/>
</n32>
</mex>
<n32 lb="212" cb="13" le="212" ce="50">
<ce lb="212" cb="13" le="212" ce="50" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_04deb935acc72049e9e9e9bc5d280130">
<exp pvirg="true"/>
<n32 lb="212" cb="13">
<drx lb="212" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_04deb935acc72049e9e9e9bc5d280130" nm="createR600ExpandSpecialInstrsPass"/>
</n32>
<uo lb="212" cb="47" le="212" ce="48" kind="*">
<n32 lb="212" cb="48">
<mex lb="212" cb="48" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="212" cb="48">
<n19 lb="212" cb="48"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
<mce lb="213" cb="5" le="213" ce="38" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57">
<exp pvirg="true"/>
<mex lb="213" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57" nm="addPass" arrow="1">
<n32 lb="213" cb="5">
<n19 lb="213" cb="5"/>
</n32>
</mex>
<n32 lb="213" cb="13" le="213" ce="14">
<uo lb="213" cb="13" le="213" ce="14" kind="&amp;">
<drx lb="213" cb="14" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_b5f624498be2dd9204be8d76db0d0fd7" nm="FinalizeMachineBundlesID"/>
</uo>
</n32>
</mce>
<mce lb="214" cb="5" le="214" ce="38" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="214" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="214" cb="5">
<n19 lb="214" cb="5"/>
</n32>
</mex>
<n32 lb="214" cb="13" le="214" ce="37">
<ce lb="214" cb="13" le="214" ce="37" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_2ab5aa9878ddfee41671760856d1ed03">
<exp pvirg="true"/>
<n32 lb="214" cb="13">
<drx lb="214" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_2ab5aa9878ddfee41671760856d1ed03" nm="createR600Packetizer"/>
</n32>
<uo lb="214" cb="34" le="214" ce="35" kind="*">
<n32 lb="214" cb="35">
<mex lb="214" cb="35" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="214" cb="35">
<n19 lb="214" cb="35"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
<mce lb="215" cb="5" le="215" ce="48" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="215" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="215" cb="5">
<n19 lb="215" cb="5"/>
</n32>
</mex>
<n32 lb="215" cb="13" le="215" ce="47">
<ce lb="215" cb="13" le="215" ce="47" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_00d8438d7a3f2e2cd2901381ce1b8837">
<exp pvirg="true"/>
<n32 lb="215" cb="13">
<drx lb="215" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_00d8438d7a3f2e2cd2901381ce1b8837" nm="createR600ControlFlowFinalizer"/>
</n32>
<uo lb="215" cb="44" le="215" ce="45" kind="*">
<n32 lb="215" cb="45">
<mex lb="215" cb="45" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="215" cb="45">
<n19 lb="215" cb="45"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
</u>
<u lb="216" cb="10" le="218" ce="3">
<mce lb="217" cb="5" le="217" ce="46" nbparm="1" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586">
<exp pvirg="true"/>
<mex lb="217" cb="5" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" nm="addPass" arrow="1">
<n32 lb="217" cb="5">
<n19 lb="217" cb="5"/>
</n32>
</mex>
<n32 lb="217" cb="13" le="217" ce="45">
<ce lb="217" cb="13" le="217" ce="45" nbparm="1" id="4aa57132a070f5f95fc9e8d80588fd61_d5b1b07adc413287a7984ff552a6eba0">
<exp pvirg="true"/>
<n32 lb="217" cb="13">
<drx lb="217" cb="13" kind="lvalue" id="4aa57132a070f5f95fc9e8d80588fd61_d5b1b07adc413287a7984ff552a6eba0" nm="createSILowerControlFlowPass"/>
</n32>
<uo lb="217" cb="42" le="217" ce="43" kind="*">
<n32 lb="217" cb="43">
<mex lb="217" cb="43" kind="lvalue" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" nm="TM" arrow="1">
<n32 lb="217" cb="43">
<n19 lb="217" cb="43"/>
</n32>
</mex>
</n32>
</uo>
</ce>
</n32>
</mce>
</u>
</if>
<rx lb="220" cb="3" le="220" ce="10" pvirg="true">
<n9 lb="220" cb="10"/>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
