INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Documents/GitHub/EC311/HW6_Q5/HW6_Q5.srcs/sources_1/new/Q_Six.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q_Six
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Documents/GitHub/EC311/HW6_Q5/HW6_Q5.srcs/sim_1/new/Q_Six_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q_Six_test
