#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f71810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f496e0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1f72b10 .functor NOT 1, L_0x1f9c610, C4<0>, C4<0>, C4<0>;
L_0x1f9c3f0 .functor XOR 2, L_0x1f9c2b0, L_0x1f9c350, C4<00>, C4<00>;
L_0x1f9c500 .functor XOR 2, L_0x1f9c3f0, L_0x1f9c460, C4<00>, C4<00>;
v0x1f99260_0 .net "Y1_dut", 0 0, L_0x1f9b160;  1 drivers
v0x1f99320_0 .net "Y1_ref", 0 0, L_0x1f4e5f0;  1 drivers
v0x1f993c0_0 .net "Y3_dut", 0 0, L_0x1f9c010;  1 drivers
v0x1f99490_0 .net "Y3_ref", 0 0, L_0x1f9a8f0;  1 drivers
v0x1f99560_0 .net *"_ivl_10", 1 0, L_0x1f9c460;  1 drivers
v0x1f99650_0 .net *"_ivl_12", 1 0, L_0x1f9c500;  1 drivers
v0x1f996f0_0 .net *"_ivl_2", 1 0, L_0x1f9c210;  1 drivers
v0x1f997b0_0 .net *"_ivl_4", 1 0, L_0x1f9c2b0;  1 drivers
v0x1f99890_0 .net *"_ivl_6", 1 0, L_0x1f9c350;  1 drivers
v0x1f99970_0 .net *"_ivl_8", 1 0, L_0x1f9c3f0;  1 drivers
v0x1f99a50_0 .var "clk", 0 0;
v0x1f99af0_0 .var/2u "stats1", 223 0;
v0x1f99bb0_0 .var/2u "strobe", 0 0;
v0x1f99c70_0 .net "tb_match", 0 0, L_0x1f9c610;  1 drivers
v0x1f99d40_0 .net "tb_mismatch", 0 0, L_0x1f72b10;  1 drivers
v0x1f99de0_0 .net "w", 0 0, v0x1f974e0_0;  1 drivers
v0x1f99e80_0 .net "y", 5 0, v0x1f97580_0;  1 drivers
L_0x1f9c210 .concat [ 1 1 0 0], L_0x1f9a8f0, L_0x1f4e5f0;
L_0x1f9c2b0 .concat [ 1 1 0 0], L_0x1f9a8f0, L_0x1f4e5f0;
L_0x1f9c350 .concat [ 1 1 0 0], L_0x1f9c010, L_0x1f9b160;
L_0x1f9c460 .concat [ 1 1 0 0], L_0x1f9a8f0, L_0x1f4e5f0;
L_0x1f9c610 .cmp/eeq 2, L_0x1f9c210, L_0x1f9c500;
S_0x1f49360 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1f496e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1f4e5f0 .functor AND 1, L_0x1f9a0a0, v0x1f974e0_0, C4<1>, C4<1>;
L_0x1f64340 .functor OR 1, L_0x1f9a260, L_0x1f9a300, C4<0>, C4<0>;
L_0x1f72b80 .functor OR 1, L_0x1f64340, L_0x1f9a420, C4<0>, C4<0>;
L_0x1f9a740 .functor OR 1, L_0x1f72b80, L_0x1f9a590, C4<0>, C4<0>;
L_0x1f9a880 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9a8f0 .functor AND 1, L_0x1f9a740, L_0x1f9a880, C4<1>, C4<1>;
v0x1f72c80_0 .net "Y1", 0 0, L_0x1f4e5f0;  alias, 1 drivers
v0x1f72d20_0 .net "Y3", 0 0, L_0x1f9a8f0;  alias, 1 drivers
v0x1f4e700_0 .net *"_ivl_1", 0 0, L_0x1f9a0a0;  1 drivers
v0x1f4e7d0_0 .net *"_ivl_11", 0 0, L_0x1f9a420;  1 drivers
v0x1f964f0_0 .net *"_ivl_12", 0 0, L_0x1f72b80;  1 drivers
v0x1f96620_0 .net *"_ivl_15", 0 0, L_0x1f9a590;  1 drivers
v0x1f96700_0 .net *"_ivl_16", 0 0, L_0x1f9a740;  1 drivers
v0x1f967e0_0 .net *"_ivl_18", 0 0, L_0x1f9a880;  1 drivers
v0x1f968c0_0 .net *"_ivl_5", 0 0, L_0x1f9a260;  1 drivers
v0x1f96a30_0 .net *"_ivl_7", 0 0, L_0x1f9a300;  1 drivers
v0x1f96b10_0 .net *"_ivl_8", 0 0, L_0x1f64340;  1 drivers
v0x1f96bf0_0 .net "w", 0 0, v0x1f974e0_0;  alias, 1 drivers
v0x1f96cb0_0 .net "y", 5 0, v0x1f97580_0;  alias, 1 drivers
L_0x1f9a0a0 .part v0x1f97580_0, 0, 1;
L_0x1f9a260 .part v0x1f97580_0, 1, 1;
L_0x1f9a300 .part v0x1f97580_0, 2, 1;
L_0x1f9a420 .part v0x1f97580_0, 4, 1;
L_0x1f9a590 .part v0x1f97580_0, 5, 1;
S_0x1f96e10 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1f496e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1f97070_0 .net "clk", 0 0, v0x1f99a50_0;  1 drivers
v0x1f97150_0 .var/2s "errored1", 31 0;
v0x1f97230_0 .var/2s "onehot_error", 31 0;
v0x1f972f0_0 .net "tb_match", 0 0, L_0x1f9c610;  alias, 1 drivers
v0x1f973b0_0 .var/2s "temp", 31 0;
v0x1f974e0_0 .var "w", 0 0;
v0x1f97580_0 .var "y", 5 0;
E_0x1f5d9f0/0 .event negedge, v0x1f97070_0;
E_0x1f5d9f0/1 .event posedge, v0x1f97070_0;
E_0x1f5d9f0 .event/or E_0x1f5d9f0/0, E_0x1f5d9f0/1;
S_0x1f97680 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1f496e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1f9aef0 .functor AND 1, L_0x1f9aa90, v0x1f974e0_0, C4<1>, C4<1>;
L_0x1f9afb0 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9b020 .functor AND 1, L_0x1f9ab30, L_0x1f9afb0, C4<1>, C4<1>;
L_0x1f9b160 .functor OR 1, L_0x1f9aef0, L_0x1f9b020, C4<0>, C4<0>;
L_0x1f9b2f0 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9b470 .functor AND 1, L_0x1f9ab30, L_0x1f9b2f0, C4<1>, C4<1>;
L_0x1f9b570 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9b5e0 .functor AND 1, L_0x1f9abd0, L_0x1f9b570, C4<1>, C4<1>;
L_0x1f9b740 .functor OR 1, L_0x1f9b470, L_0x1f9b5e0, C4<0>, C4<0>;
L_0x1f9b850 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9b920 .functor AND 1, L_0x1f9ac70, L_0x1f9b850, C4<1>, C4<1>;
L_0x1f9b9e0 .functor OR 1, L_0x1f9b740, L_0x1f9b920, C4<0>, C4<0>;
L_0x1f9bb60 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9bbd0 .functor AND 1, L_0x1f9ad40, L_0x1f9bb60, C4<1>, C4<1>;
L_0x1f9baf0 .functor OR 1, L_0x1f9b9e0, L_0x1f9bbd0, C4<0>, C4<0>;
L_0x1f9be00 .functor NOT 1, v0x1f974e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9bf00 .functor AND 1, L_0x1f9ade0, L_0x1f9be00, C4<1>, C4<1>;
L_0x1f9c010 .functor OR 1, L_0x1f9baf0, L_0x1f9bf00, C4<0>, C4<0>;
v0x1f97920_0 .net "A", 0 0, L_0x1f9aa90;  1 drivers
v0x1f979e0_0 .net "B", 0 0, L_0x1f9ab30;  1 drivers
v0x1f97aa0_0 .net "C", 0 0, L_0x1f9abd0;  1 drivers
v0x1f97b70_0 .net "D", 0 0, L_0x1f9ac70;  1 drivers
v0x1f97c30_0 .net "E", 0 0, L_0x1f9ad40;  1 drivers
v0x1f97d40_0 .net "F", 0 0, L_0x1f9ade0;  1 drivers
v0x1f97e00_0 .net "Y1", 0 0, L_0x1f9b160;  alias, 1 drivers
v0x1f97ec0_0 .net "Y3", 0 0, L_0x1f9c010;  alias, 1 drivers
v0x1f97f80_0 .net *"_ivl_12", 0 0, L_0x1f9aef0;  1 drivers
v0x1f980f0_0 .net *"_ivl_14", 0 0, L_0x1f9afb0;  1 drivers
v0x1f981d0_0 .net *"_ivl_16", 0 0, L_0x1f9b020;  1 drivers
v0x1f982b0_0 .net *"_ivl_20", 0 0, L_0x1f9b2f0;  1 drivers
v0x1f98390_0 .net *"_ivl_22", 0 0, L_0x1f9b470;  1 drivers
v0x1f98470_0 .net *"_ivl_24", 0 0, L_0x1f9b570;  1 drivers
v0x1f98550_0 .net *"_ivl_26", 0 0, L_0x1f9b5e0;  1 drivers
v0x1f98630_0 .net *"_ivl_28", 0 0, L_0x1f9b740;  1 drivers
v0x1f98710_0 .net *"_ivl_30", 0 0, L_0x1f9b850;  1 drivers
v0x1f987f0_0 .net *"_ivl_32", 0 0, L_0x1f9b920;  1 drivers
v0x1f988d0_0 .net *"_ivl_34", 0 0, L_0x1f9b9e0;  1 drivers
v0x1f989b0_0 .net *"_ivl_36", 0 0, L_0x1f9bb60;  1 drivers
v0x1f98a90_0 .net *"_ivl_38", 0 0, L_0x1f9bbd0;  1 drivers
v0x1f98b70_0 .net *"_ivl_40", 0 0, L_0x1f9baf0;  1 drivers
v0x1f98c50_0 .net *"_ivl_42", 0 0, L_0x1f9be00;  1 drivers
v0x1f98d30_0 .net *"_ivl_44", 0 0, L_0x1f9bf00;  1 drivers
v0x1f98e10_0 .net "w", 0 0, v0x1f974e0_0;  alias, 1 drivers
v0x1f98eb0_0 .net "y", 5 0, v0x1f97580_0;  alias, 1 drivers
L_0x1f9aa90 .part v0x1f97580_0, 0, 1;
L_0x1f9ab30 .part v0x1f97580_0, 1, 1;
L_0x1f9abd0 .part v0x1f97580_0, 2, 1;
L_0x1f9ac70 .part v0x1f97580_0, 3, 1;
L_0x1f9ad40 .part v0x1f97580_0, 4, 1;
L_0x1f9ade0 .part v0x1f97580_0, 5, 1;
S_0x1f99040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1f496e0;
 .timescale -12 -12;
E_0x1f5d540 .event anyedge, v0x1f99bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f99bb0_0;
    %nor/r;
    %assign/vec4 v0x1f99bb0_0, 0;
    %wait E_0x1f5d540;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f96e10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f97150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f97230_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1f96e10;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5d9f0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f97580_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f974e0_0, 0;
    %load/vec4 v0x1f972f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f97230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f97230_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f97150_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5d9f0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1f973b0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1f973b0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1f973b0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1f973b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f973b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1f973b0_0;
    %pad/s 6;
    %assign/vec4 v0x1f97580_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f974e0_0, 0;
    %load/vec4 v0x1f972f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f97150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f97150_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1f97230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1f97150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1f97230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1f97150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f496e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f99a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f99bb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f496e0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f99a50_0;
    %inv;
    %store/vec4 v0x1f99a50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1f496e0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f97070_0, v0x1f99d40_0, v0x1f99e80_0, v0x1f99de0_0, v0x1f99320_0, v0x1f99260_0, v0x1f99490_0, v0x1f993c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f496e0;
T_6 ;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1f496e0;
T_7 ;
    %wait E_0x1f5d9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f99af0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
    %load/vec4 v0x1f99c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f99af0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1f99320_0;
    %load/vec4 v0x1f99320_0;
    %load/vec4 v0x1f99260_0;
    %xor;
    %load/vec4 v0x1f99320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1f99490_0;
    %load/vec4 v0x1f99490_0;
    %load/vec4 v0x1f993c0_0;
    %xor;
    %load/vec4 v0x1f99490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1f99af0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f99af0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/2012_q2b/iter0/response25/top_module.sv";
