/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:03:43 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_genet_rbuf.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:46p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_GENET_RBUF_H__
#define BCHP_MOCA_GENET_RBUF_H__

/***************************************************************************
 *MOCA_GENET_RBUF
 ***************************************************************************/
#define BCHP_MOCA_GENET_RBUF_CNTRL               0x00300300 /* RX Buffer Control Register */
#define BCHP_MOCA_GENET_RBUF_FLUSH_CNTRL         0x00300304 /* RX_Buffer Flush Control Register */
#define BCHP_MOCA_GENET_RBUF_PKT_RDY_THLD        0x00300308 /* RX Buffer Packet Ready Threshold Register */
#define BCHP_MOCA_GENET_RBUF_STATUS              0x0030030c /* RX Buffer Status Register */
#define BCHP_MOCA_GENET_RBUF_ENDIANESS_CNTRL     0x00300310 /* RX Buffer Endianess Control Register */
#define BCHP_MOCA_GENET_RBUF_RXCHK_CNTRL         0x00300314 /* RX Raw Checksum Control Register */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_7        0x00300318 /* RXC Extraction Offset Register 7 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_6        0x0030031c /* RXC Extraction Offset Register 6 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_5        0x00300320 /* RXC Extraction Offset Register 5 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_4        0x00300324 /* RXC Extraction Offset Register 4 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_3        0x00300328 /* RXC Extraction Offset Register 3 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_2        0x0030032c /* RXC Extraction Offset Register 2 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_1        0x00300330 /* RXC Extraction Offset Register 1 */
#define BCHP_MOCA_GENET_RBUF_RXC_OFFSET_0        0x00300334 /* RXC Extraction Offset Register 0 */
#define BCHP_MOCA_GENET_RBUF_HFB_CNTRL           0x00300338 /* HFB Control Register */
#define BCHP_MOCA_GENET_RBUF_HFB_FLTR_LEN_3      0x0030033c /* HFB Filter Length Register 3 */
#define BCHP_MOCA_GENET_RBUF_HFB_FLTR_LEN_2      0x00300340 /* HFB Filter Length Register 2 */
#define BCHP_MOCA_GENET_RBUF_HFB_FLTR_LEN_1      0x00300344 /* HFB Filter Length Register 1 */
#define BCHP_MOCA_GENET_RBUF_HFB_FLTR_LEN_0      0x00300348 /* HFB Filter Length Register 0 */
#define BCHP_MOCA_GENET_RBUF_TBUF_CNTRL          0x00300380 /* TBUF Control Register */
#define BCHP_MOCA_GENET_RBUF_TBUF_FLUSH_CNTRL    0x00300384 /* TBUF Flush Control Register */
#define BCHP_MOCA_GENET_RBUF_TBUF_ENDINESS_CNTRL 0x0030039c /* TBUF Endianess Control Register */
#define BCHP_MOCA_GENET_RBUF_TBUF_BP_MASK_AND_CNTRL 0x003003a0 /* TBUF Backpressure Mask and Control Register */
#define BCHP_MOCA_GENET_RBUF_TXCHK_PKTRDY_THLD   0x003003a4 /* TXCHK Packet Ready Threshold Register */
#define BCHP_MOCA_GENET_RBUF_PD_SRAM_CNTRL       0x003003a8 /* Pseudo Dual SRAM Control */
#define BCHP_MOCA_GENET_RBUF_RGMII_OOB_CNTRL     0x003003b0 /* RGMII OOB Control Register */
#define BCHP_MOCA_GENET_RBUF_RGMII_IB_STATUS     0x003003b4 /* RGMII InBand Status Register */
#define BCHP_MOCA_GENET_RBUF_RGMII_LED_CNTRL     0x003003b8 /* RGMII LED Control Register */
#define BCHP_MOCA_GENET_RBUF_MOCA_STATUS         0x003003c0 /* MOCA Transmit Buffer Threshold Crossed Register */
#define BCHP_MOCA_GENET_RBUF_TEST_MUX_CNTRL      0x003003dc /* ENET Test MUX Control Register */
#define BCHP_MOCA_GENET_RBUF_SPARE_REG_0         0x003003e0 /* ENET Spare Register 0 */
#define BCHP_MOCA_GENET_RBUF_SPARE_REG_1         0x003003e4 /* ENET Spare Register 1 */
#define BCHP_MOCA_GENET_RBUF_SPARE_REG_2         0x003003e8 /* ENET Spare Register 2 */
#define BCHP_MOCA_GENET_RBUF_SPARE_REG_3         0x003003ec /* ENET Spare Register 3 */

#endif /* #ifndef BCHP_MOCA_GENET_RBUF_H__ */

/* End of File */
