OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/routing/12-global.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 7 pins.
[INFO ODB-0131]     Created 1088 components and 4267 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4058 connections.
[INFO ODB-0133]     Created 106 nets and 209 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/routing/12-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 94000 150000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1088
Number of terminals:      7
Number of snets:          4
Number of nets:           106

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 29.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7871.
[INFO DRT-0033] mcon shape region query size = 18320.
[INFO DRT-0033] met1 shape region query size = 4296.
[INFO DRT-0033] via shape region query size = 416.
[INFO DRT-0033] met2 shape region query size = 416.
[INFO DRT-0033] via2 shape region query size = 344.
[INFO DRT-0033] met3 shape region query size = 621.
[INFO DRT-0033] via3 shape region query size = 244.
[INFO DRT-0033] met4 shape region query size = 278.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 17 pins.
[INFO DRT-0081]   Complete 17 unique inst patterns.
[INFO DRT-0084]   Complete 103 groups.
#scanned instances     = 1088
#unique  instances     = 25
#stdCellGenAp          = 162
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 153
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 209
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.37 (MB), peak = 106.37 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     431

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 109.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 151.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 75.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 184 vertical wires in 1 frboxes and 156 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 39 vertical wires in 1 frboxes and 45 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 110.29 (MB), peak = 112.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 110.29 (MB), peak = 112.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 146.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 144.61 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:01, memory = 157.78 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:01, memory = 160.61 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:01, memory = 160.61 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:01, memory = 160.61 (MB).
[INFO DRT-0199]   Number of violations = 60.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 478.77 (MB), peak = 490.65 (MB)
Total wire length = 2484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 556 um.
Total wire length on LAYER met2 = 1866 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 360.
Up-via summary (total 360):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    246
           met2      5
           met3      0
           met4      0
----------------------
                   360


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 60 violations.
    elapsed time = 00:00:00, memory = 479.02 (MB).
    Completing 20% with 60 violations.
    elapsed time = 00:00:00, memory = 479.02 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 479.02 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:00, memory = 479.02 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 479.02 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 479.02 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:01, memory = 480.83 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:01, memory = 487.53 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:01, memory = 487.53 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:01, memory = 487.53 (MB).
[INFO DRT-0199]   Number of violations = 54.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 487.66 (MB), peak = 499.45 (MB)
Total wire length = 2466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 525 um.
Total wire length on LAYER met2 = 1879 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 365.
Up-via summary (total 365):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    251
           met2      5
           met3      0
           met4      0
----------------------
                   365


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:00, memory = 487.66 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:01, memory = 487.66 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:01, memory = 487.66 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:01, memory = 487.66 (MB).
[INFO DRT-0199]   Number of violations = 40.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 487.65 (MB), peak = 499.57 (MB)
Total wire length = 2471 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 532 um.
Total wire length on LAYER met2 = 1877 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 373.
Up-via summary (total 373):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    259
           met2      5
           met3      0
           met4      0
----------------------
                   373


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 487.91 (MB), peak = 499.82 (MB)
Total wire length = 2493 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 532 um.
Total wire length on LAYER met2 = 1886 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 406.
Up-via summary (total 406):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    290
           met2      7
           met3      0
           met4      0
----------------------
                   406


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.91 (MB), peak = 499.82 (MB)
Total wire length = 2491 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 532 um.
Total wire length on LAYER met2 = 1884 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 410.
Up-via summary (total 410):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    294
           met2      7
           met3      0
           met4      0
----------------------
                   410


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 487.91 (MB), peak = 499.82 (MB)
Total wire length = 2493 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 532 um.
Total wire length on LAYER met2 = 1886 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 412.
Up-via summary (total 412):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    296
           met2      7
           met3      0
           met4      0
----------------------
                   412


[INFO DRT-0198] Complete detail routing.
Total wire length = 2493 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 532 um.
Total wire length on LAYER met2 = 1886 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 412.
Up-via summary (total 412):.

----------------------
 FR_MASTERSLICE      0
            li1    109
           met1    296
           met2      7
           met3      0
           met4      0
----------------------
                   412


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 487.91 (MB), peak = 499.82 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/results/routing/adc_clkgen_with_edgedetect.def
