0.6
2019.2
Nov  6 2019
21:57:16
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/glbl.v,1609580917,verilog,,,,glbl,,,,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v,1609692824,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,alu,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v,1609583318,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh,aludec,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v,1609692606,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,div,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh,eqcmp,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v,1609692976,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,hazard_57inst,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v,1609692606,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v,,hilo_distribute,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v,1609690229,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,loadData_byteSelect,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v,1609668380,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,maindec,,,../../../../rtls,,,,,
,,,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v,,mux2x1_64,,,,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v,1609690148,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,saveData_Mask,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v,,sign_extend,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v,,hilo_reg,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v,1609580956,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v,1609695236,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v,,inst_ram,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v,,adder,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v,1609692626,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v,,controller,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v,1609694974,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh;D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,datapath,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines.vh,1609580917,verilog,,,,,,,,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/defines2.vh,1609580917,verilog,,,,,,,,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v,1609657481,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v,,flopenrc,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v,,floprc,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v,1609686327,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v,,mips,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v,,mux2x1_32,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/mux2x1_64.v,,mux2x1_5,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v,,mux3x1_forward,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v,,mux4x1_forwardD,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v,,pc,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v,,regfile,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v,1609580917,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/top.v,,sl2,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/rtls/top.v,1609686569,verilog,,D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v,,top,,,../../../../rtls,,,,,
D:/thirdyear/hardwareSysthesis/git-okWithLandS/git-add_hazard/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v,1609580917,verilog,,,,testbench,,,../../../../rtls,,,,,
