# do FlipFlopD4BitRegister.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FlipFlopD4BitRegister
# 
# Top level modules:
# 	FlipFlopD4BitRegister
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FlipFlopD4BitRegister_vlg_sample_tst
# -- Compiling module FlipFlopD4BitRegister_vlg_check_tst
# -- Compiling module FlipFlopD4BitRegister_vlg_vec_tst
# 
# Top level modules:
# 	FlipFlopD4BitRegister_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.FlipFlopD4BitRegister_vlg_vec_tst 
# Loading work.FlipFlopD4BitRegister_vlg_vec_tst
# Loading work.FlipFlopD4BitRegister
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.FlipFlopD4BitRegister_vlg_sample_tst
# Loading work.FlipFlopD4BitRegister_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(237)
#    Time: 1 us  Iteration: 0  Instance: /FlipFlopD4BitRegister_vlg_vec_tst/tb_out
