0.7
2020.2
Nov 18 2020
09:47:47
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_clock_enable.vhd,1650975179,vhdl,,,,tb_clock_enable,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_cnt_up_down.vhd,1650975256,vhdl,,,,tb_cnt_up_down,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_driver_7seg_8digits.vhd,1650975773,vhdl,,,,tb_driver_7seg_8digits,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_hex_7seg.vhd,1650975273,vhdl,,,,tb_hex_7seg,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sources_1/new/clock_enable.vhd,1650971400,vhdl,D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_clock_enable.vhd,,,clock_enable,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sources_1/new/cnt_up_down.vhd,1650971476,vhdl,D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_cnt_up_down.vhd,,,cnt_up_down,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sources_1/new/driver_7seg_8digits.vhd,1650975313,vhdl,D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_driver_7seg_8digits.vhd,,,driver_7seg_8digits,,,,,,,,
D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sources_1/new/hex_7seg.vhd,1650971455,vhdl,D:/Documents/xcerny76/digital-electronics-1/labs/26.4/project/project.srcs/sim_1/new/tb_hex_7seg.vhd,,,hex_7seg,,,,,,,,
