ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"init.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/init.c"
  20              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EncodePriority:
  27              	.LVL0:
  28              	.LFB113:
  29              		.file 2 "Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h"
   1:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**************************************************************************//**
   2:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @file     core_cm4.h
   3:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @version  V5.0.8
   5:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * @date     04. June 2018
   6:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
   7:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*
   8:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  10:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  12:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  16:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *
  18:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  * limitations under the License.
  23:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  24:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  25:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined (__clang__)
  28:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 2


  30:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  31:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  34:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include <stdint.h>
  35:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  36:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
  37:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  extern "C" {
  38:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
  39:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  40:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
  41:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  44:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  47:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  50:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  53:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  54:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  55:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
  56:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                 CMSIS definitions
  57:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
  58:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
  59:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup Cortex_M4
  60:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
  61:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
  62:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  63:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include "cmsis_version.h"
  64:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  65:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  71:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  73:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
  76:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
  80:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
  81:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
  83:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
  84:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
  85:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
  86:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 3


  87:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  88:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
  92:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
  93:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
  95:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
  96:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
  97:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
  98:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
  99:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 100:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 104:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 105:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 107:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 108:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 109:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 110:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 111:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 112:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __ARMVFP__
 114:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 116:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 117:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 119:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 120:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 121:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 122:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 123:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 124:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 128:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 129:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 131:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 132:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 133:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 134:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 135:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 136:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 140:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 141:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 143:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 4


 144:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 145:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 146:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 147:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 148:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       1U
 152:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #else
 153:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****       #define __FPU_USED       0U
 155:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #endif
 156:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #else
 157:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_USED         0U
 158:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 159:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 160:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 161:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 162:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 164:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 165:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 166:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 167:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 168:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 169:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 171:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 173:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 176:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 177:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  extern "C" {
 178:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 179:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 180:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* check device defines and use defaults */
 181:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __CM4_REV
 183:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 186:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 187:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 191:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 192:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 196:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 197:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 5


 201:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 202:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
 206:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 207:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 208:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 210:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 212:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
 216:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef __cplusplus
 217:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
 219:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
 221:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 224:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* following defines should be used for structure members */
 225:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 229:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 231:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 232:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 233:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
 234:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                 Register Abstraction
 235:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   Core Register contain:
 236:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Register
 237:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core NVIC Register
 238:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SCB Register
 239:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SysTick Register
 240:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Debug Register
 241:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core MPU Register
 242:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core FPU Register
 243:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
 244:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 245:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
 248:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 249:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 250:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 254:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 255:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 256:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 257:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 6


 258:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 259:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 260:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 261:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 262:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 263:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } APSR_Type;
 274:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 275:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* APSR Register Definitions */
 276:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 279:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 282:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 285:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 288:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 291:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 294:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 295:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 296:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 298:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 299:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 300:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 301:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 302:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } IPSR_Type;
 307:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 308:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* IPSR Register Definitions */
 309:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 312:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 313:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 314:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 7


 315:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 316:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
 317:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 318:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 319:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 320:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } xPSR_Type;
 335:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 336:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* xPSR Register Definitions */
 337:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 340:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 343:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 346:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 349:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 352:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 355:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 358:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 361:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 364:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 367:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 368:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 369:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 371:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef union
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 8


 372:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 373:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   struct
 374:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 375:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } CONTROL_Type;
 382:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 383:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 387:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 390:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 393:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 395:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 396:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 397:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 401:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 402:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 403:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 404:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 406:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 407:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 408:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }  NVIC_Type;
 422:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 423:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 427:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 9


 429:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 430:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 431:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 435:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 436:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 437:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 438:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 440:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 441:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 442:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SCB_Type;
 464:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 465:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 469:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 472:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 475:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 478:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 481:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 485:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 10


 486:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 488:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 491:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 494:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 497:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 500:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 503:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 506:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 509:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 512:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 516:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 520:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 523:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 526:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 529:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 532:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 535:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 538:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 542:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 11


 543:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 545:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 548:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 552:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 555:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 558:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 561:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 564:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 567:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 571:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 574:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 577:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 580:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 583:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 586:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 589:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 592:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 595:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 598:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 12


 600:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 601:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 604:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 607:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 610:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 614:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 617:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 620:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 624:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 627:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 630:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 633:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 636:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 639:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 643:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 646:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 649:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 652:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 655:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 13


 657:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 658:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 661:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 665:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 668:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 671:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 674:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 677:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 680:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 684:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 687:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 690:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 694:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 697:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 700:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 703:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 706:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 708:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 709:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 710:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 14


 714:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 715:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 716:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 717:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 719:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 720:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 721:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SCnSCB_Type;
 725:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 726:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 730:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 734:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 737:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 740:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 743:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 746:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 748:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 749:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 750:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 754:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 755:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 756:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 757:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 759:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 760:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 761:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } SysTick_Type;
 766:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 767:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 15


 771:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 774:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 777:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 780:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 784:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 788:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 792:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 795:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 798:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 800:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 801:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 802:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 806:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 807:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 808:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 809:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 811:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 812:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 813:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  union
 814:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 815:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 16


 828:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } ITM_Type;
 846:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 847:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 851:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 855:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 858:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 861:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 864:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 867:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 870:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 873:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 876:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 879:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 883:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 17


 885:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 887:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 891:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 895:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 898:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 901:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 903:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 904:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 905:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
 909:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 910:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 911:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
 912:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
 914:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
 915:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 916:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } DWT_Type;
 940:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 941:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 18


 942:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 945:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 948:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 951:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 954:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 957:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 960:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 963:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 966:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 969:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 972:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 975:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 978:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 981:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 984:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 987:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 990:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 993:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
 996:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 19


 999:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1000:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1004:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1008:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1012:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1016:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1020:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1024:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1027:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1030:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1033:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1036:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1039:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1042:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1045:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1048:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1050:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1051:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1052:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 20


1056:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1057:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1058:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1059:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1061:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1062:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1063:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } TPI_Type;
1088:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1089:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1093:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1097:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1101:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1104:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1107:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1110:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 21


1113:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1114:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1117:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1121:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1125:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1128:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1131:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1134:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1137:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1140:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1143:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1147:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1150:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1154:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1157:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1160:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1163:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1166:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1169:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 22


1170:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1172:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1176:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1179:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1183:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1187:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1190:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1193:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1196:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1199:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1202:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1206:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1209:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1211:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1212:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1214:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1218:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1219:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1220:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1221:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1223:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1224:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1225:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 23


1227:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } MPU_Type;
1237:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1238:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1240:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1244:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1247:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1250:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1254:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1257:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1260:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1264:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1268:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1271:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1274:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1278:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1281:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 24


1284:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1287:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1290:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1293:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1296:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1299:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1302:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1305:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1308:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1309:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1310:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1314:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1315:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1316:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1317:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1319:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1320:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1321:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } FPU_Type;
1328:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1329:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1333:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1336:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1339:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 25


1341:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1342:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1345:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1348:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1351:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1354:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1357:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1361:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1365:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1368:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1371:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1374:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1378:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1381:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1384:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1387:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1390:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1393:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1396:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 26


1398:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1399:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1403:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1406:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1409:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1412:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1414:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1415:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1416:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1420:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1421:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1422:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1423:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1425:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** typedef struct
1426:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1427:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** } CoreDebug_Type;
1432:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1433:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1437:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1440:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1443:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1446:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1449:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1452:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 27


1455:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1458:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1461:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1464:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1467:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1470:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1474:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1477:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1481:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1484:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1487:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1490:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1493:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1496:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1499:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1502:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1505:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1508:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1511:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 28


1512:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1514:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1517:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1519:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1520:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1521:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1525:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1526:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1527:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1528:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return           Masked and shifted value.
1532:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1533:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1535:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1536:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1541:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1543:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1545:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1546:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1547:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1551:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1552:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1553:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1563:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 29


1569:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1572:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif
1576:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1577:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1580:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*@} */
1581:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1582:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1583:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1584:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /*******************************************************************************
1585:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   Core Function Interface contains:
1587:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core NVIC Functions
1588:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core SysTick Functions
1589:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Debug Functions
1590:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   - Core Register Access Functions
1591:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  ******************************************************************************/
1592:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1593:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** */
1595:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1596:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1597:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1598:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1600:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   @{
1604:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1605:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1606:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
1610:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
1612:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 30


1626:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #endif
1630:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #else
1632:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1636:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1638:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1639:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1647:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1648:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1649:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            Only values from 0..7 are used.
1653:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1657:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1659:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t reg_value;
1660:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1662:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1669:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1670:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1671:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1672:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1676:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1680:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1681:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1682:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 31


1683:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Enable Interrupt
1684:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1688:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1690:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1694:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1695:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1696:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1697:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1698:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1705:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1707:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1709:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1711:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1712:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1713:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1714:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1715:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1716:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1717:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1718:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1719:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Disable Interrupt
1720:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1724:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1726:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1728:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __DSB();
1730:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     __ISB();
1731:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1732:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1733:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1734:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1735:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1736:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt status is not pending.
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 32


1740:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1743:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1745:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1747:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1749:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1750:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1751:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1752:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1753:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1754:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1755:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1756:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1757:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1762:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1764:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1766:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1768:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1769:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1770:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1771:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1772:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1777:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1779:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1781:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1783:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1784:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1785:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1786:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1787:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1794:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1796:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 33


1797:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1798:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1800:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1801:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1802:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(0U);
1803:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1804:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1805:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1806:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1807:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1808:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            or negative to specify a processor exception.
1812:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1816:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1818:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1822:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1823:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1824:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1826:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1827:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1828:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1829:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1830:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            or negative to specify a processor exception.
1834:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return             Interrupt Priority.
1836:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1838:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
1840:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1841:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1843:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1845:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   else
1846:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
1847:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
1849:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
1850:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1851:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1852:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** /**
1853:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \brief   Encode Priority
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 34


1854:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****  */
1863:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
  30              		.loc 2 1864 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 2 1864 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
1865:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  39              		.loc 2 1865 3 is_stmt 1 view .LVU2
  40              		.loc 2 1865 12 is_stmt 0 view .LVU3
  41 0002 00F00700 		and	r0, r0, #7
  42              	.LVL1:
1866:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t PreemptPriorityBits;
  43              		.loc 2 1866 3 is_stmt 1 view .LVU4
1867:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   uint32_t SubPriorityBits;
  44              		.loc 2 1867 3 view .LVU5
1868:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1869:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  45              		.loc 2 1869 3 view .LVU6
  46              		.loc 2 1869 31 is_stmt 0 view .LVU7
  47 0006 C0F1070C 		rsb	ip, r0, #7
  48              		.loc 2 1869 23 view .LVU8
  49 000a BCF1040F 		cmp	ip, #4
  50 000e 28BF     		it	cs
  51 0010 4FF0040C 		movcs	ip, #4
  52              	.LVL2:
1870:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  53              		.loc 2 1870 3 is_stmt 1 view .LVU9
  54              		.loc 2 1870 44 is_stmt 0 view .LVU10
  55 0014 031D     		adds	r3, r0, #4
  56              		.loc 2 1870 109 view .LVU11
  57 0016 062B     		cmp	r3, #6
  58 0018 0FD9     		bls	.L3
  59              		.loc 2 1870 109 discriminator 1 view .LVU12
  60 001a C31E     		subs	r3, r0, #3
  61              	.L2:
  62              	.LVL3:
1871:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
1872:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   return (
  63              		.loc 2 1872 3 is_stmt 1 view .LVU13
1873:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  64              		.loc 2 1873 30 is_stmt 0 view .LVU14
  65 001c 4FF0FF3E 		mov	lr, #-1
  66 0020 0EFA0CF0 		lsl	r0, lr, ip
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 35


  67              	.LVL4:
  68              		.loc 2 1873 30 view .LVU15
  69 0024 21EA0001 		bic	r1, r1, r0
  70              	.LVL5:
  71              		.loc 2 1873 82 view .LVU16
  72 0028 9940     		lsls	r1, r1, r3
1874:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  73              		.loc 2 1874 30 view .LVU17
  74 002a 0EFA03FE 		lsl	lr, lr, r3
  75 002e 22EA0E02 		bic	r2, r2, lr
  76              	.LVL6:
1875:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****          );
1876:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
  77              		.loc 2 1876 1 view .LVU18
  78 0032 41EA0200 		orr	r0, r1, r2
  79 0036 5DF804FB 		ldr	pc, [sp], #4
  80              	.LVL7:
  81              	.L3:
1870:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** 
  82              		.loc 2 1870 109 discriminator 2 view .LVU19
  83 003a 0023     		movs	r3, #0
  84 003c EEE7     		b	.L2
  85              		.cfi_endproc
  86              	.LFE113:
  88              		.section	.text.RCC_Init,"ax",%progbits
  89              		.align	1
  90              		.global	RCC_Init
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	RCC_Init:
  96              	.LFB130:
   1:Core/Src/init.c **** #include "../Inc/init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** void RCC_Init(void)
   4:Core/Src/init.c **** { /*    RCC */
  97              		.loc 1 4 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
   5:Core/Src/init.c ****     MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U);
 102              		.loc 1 5 5 view .LVU21
 103 0000 404A     		ldr	r2, .L11
 104 0002 1368     		ldr	r3, [r2]
 105 0004 23F0F803 		bic	r3, r3, #248
 106 0008 43F08003 		orr	r3, r3, #128
 107 000c 1360     		str	r3, [r2]
   6:Core/Src/init.c ****     CLEAR_REG(RCC->CFGR);
 108              		.loc 1 6 5 view .LVU22
 109 000e 0023     		movs	r3, #0
 110 0010 9360     		str	r3, [r2, #8]
   7:Core/Src/init.c ****     while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 111              		.loc 1 7 5 view .LVU23
 112              	.L6:
 113              		.loc 1 7 46 discriminator 1 view .LVU24
 114              		.loc 1 7 12 is_stmt 0 discriminator 1 view .LVU25
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 36


 115 0012 3C4B     		ldr	r3, .L11
 116 0014 9B68     		ldr	r3, [r3, #8]
 117              		.loc 1 7 46 discriminator 1 view .LVU26
 118 0016 13F00C0F 		tst	r3, #12
 119 001a FAD1     		bne	.L6
   8:Core/Src/init.c ****         ;
   9:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 120              		.loc 1 9 5 is_stmt 1 view .LVU27
 121 001c 394A     		ldr	r2, .L11
 122 001e 1368     		ldr	r3, [r2]
 123 0020 23F08073 		bic	r3, r3, #16777216
 124 0024 1360     		str	r3, [r2]
  10:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 125              		.loc 1 10 5 view .LVU28
 126              	.L7:
 127              		.loc 1 10 45 discriminator 1 view .LVU29
 128              		.loc 1 10 12 is_stmt 0 discriminator 1 view .LVU30
 129 0026 374B     		ldr	r3, .L11
 130 0028 1B68     		ldr	r3, [r3]
 131              		.loc 1 10 45 discriminator 1 view .LVU31
 132 002a 13F0007F 		tst	r3, #33554432
 133 002e FAD1     		bne	.L7
  11:Core/Src/init.c ****         ;
  12:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 134              		.loc 1 12 5 is_stmt 1 view .LVU32
 135 0030 344A     		ldr	r2, .L11
 136 0032 1368     		ldr	r3, [r2]
 137 0034 23F41023 		bic	r3, r3, #589824
 138 0038 1360     		str	r3, [r2]
  13:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 139              		.loc 1 13 5 view .LVU33
 140              	.L8:
 141              		.loc 1 13 45 discriminator 1 view .LVU34
 142              		.loc 1 13 12 is_stmt 0 discriminator 1 view .LVU35
 143 003a 324B     		ldr	r3, .L11
 144 003c 1B68     		ldr	r3, [r3]
 145              		.loc 1 13 45 discriminator 1 view .LVU36
 146 003e 13F4003F 		tst	r3, #131072
 147 0042 FAD1     		bne	.L8
  14:Core/Src/init.c ****         ;
  15:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); /*    RCC 
 148              		.loc 1 15 5 is_stmt 1 view .LVU37
 149 0044 2F4B     		ldr	r3, .L11
 150 0046 1A68     		ldr	r2, [r3]
 151 0048 22F48022 		bic	r2, r2, #262144
 152 004c 1A60     		str	r2, [r3]
  16:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON);    //    
 153              		.loc 1 16 5 view .LVU38
 154 004e 1A68     		ldr	r2, [r3]
 155 0050 42F48032 		orr	r2, r2, #65536
 156 0054 1A60     		str	r2, [r3]
  17:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 157              		.loc 1 17 5 view .LVU39
 158              	.L9:
 159              		.loc 1 17 45 discriminator 1 view .LVU40
 160              		.loc 1 17 12 is_stmt 0 discriminator 1 view .LVU41
 161 0056 2B4B     		ldr	r3, .L11
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 37


 162 0058 1B68     		ldr	r3, [r3]
 163              		.loc 1 17 45 discriminator 1 view .LVU42
 164 005a 13F4003F 		tst	r3, #131072
 165 005e FAD0     		beq	.L9
  18:Core/Src/init.c ****         ;                                      //    
  19:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);         //     0, 
 166              		.loc 1 19 5 is_stmt 1 view .LVU43
 167 0060 284B     		ldr	r3, .L11
 168 0062 1A68     		ldr	r2, [r3]
 169 0064 22F48022 		bic	r2, r2, #262144
 170 0068 1A60     		str	r2, [r3]
  20:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON);            //  Clock detector
 171              		.loc 1 20 5 view .LVU44
 172 006a 1A68     		ldr	r2, [r3]
 173 006c 42F40022 		orr	r2, r2, #524288
 174 0070 1A60     		str	r2, [r3]
  21:Core/Src/init.c ****                                                /*   PLL
  22:Core/Src/init.c ****                                                 *   
  23:Core/Src/init.c ****                                                 *    
  24:Core/Src/init.c ****                                                 *     
  25:Core/Src/init.c ****                                                 *   PLL */
  26:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_0); // CLEAR_REG(RCC->PLLCFGR);
 175              		.loc 1 26 5 view .LVU45
 176 0072 5A68     		ldr	r2, [r3, #4]
 177 0074 42F48032 		orr	r2, r2, #65536
 178 0078 5A60     		str	r2, [r3, #4]
  27:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE);
 179              		.loc 1 27 5 view .LVU46
 180 007a 5A68     		ldr	r2, [r3, #4]
 181 007c 42F48002 		orr	r2, r2, #4194304
 182 0080 5A60     		str	r2, [r3, #4]
  28:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, RCC_PLLCFGR_PLLM_2); //  
 183              		.loc 1 28 5 view .LVU47
 184 0082 5A68     		ldr	r2, [r3, #4]
 185 0084 22F03F02 		bic	r2, r2, #63
 186 0088 42F00402 		orr	r2, r2, #4
 187 008c 5A60     		str	r2, [r3, #4]
  29:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_Msk, RCC_PLLCFGR_PLLN_2 | RCC_PLLCFGR_PLLN_4 | RCC_PL
 188              		.loc 1 29 5 view .LVU48
 189 008e 5A68     		ldr	r2, [r3, #4]
 190 0090 6FF38E12 		bfc	r2, #6, #9
 191 0094 42F43452 		orr	r2, r2, #11520
 192 0098 5A60     		str	r2, [r3, #4]
  30:Core/Src/init.c ****     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_Msk); //  
 193              		.loc 1 30 5 view .LVU49
 194 009a 5A68     		ldr	r2, [r3, #4]
 195 009c 22F44032 		bic	r2, r2, #196608
 196 00a0 5A60     		str	r2, [r3, #4]
  31:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON);                //  PLL
 197              		.loc 1 31 5 view .LVU50
 198 00a2 1A68     		ldr	r2, [r3]
 199 00a4 42F08072 		orr	r2, r2, #16777216
 200 00a8 1A60     		str	r2, [r3]
  32:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY))
 201              		.loc 1 32 5 view .LVU51
 202              	.L10:
 203              		.loc 1 32 12 discriminator 1 view .LVU52
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 38


 204 00aa 164B     		ldr	r3, .L11
 205 00ac 1B68     		ldr	r3, [r3]
 206 00ae 13F0007F 		tst	r3, #33554432
 207 00b2 FAD1     		bne	.L10
  33:Core/Src/init.c ****         ; //   PLL
  34:Core/Src/init.c ****     /*    RCC
  35:Core/Src/init.c ****      *       PLL
  36:Core/Src/init.c ****      *    AHB  APB
  37:Core/Src/init.c ****      *   MCO1  MCO2    
  38:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);           //  PLL  
 208              		.loc 1 38 5 view .LVU53
 209 00b4 134B     		ldr	r3, .L11
 210 00b6 9A68     		ldr	r2, [r3, #8]
 211 00b8 22F00302 		bic	r2, r2, #3
 212 00bc 42F00202 		orr	r2, r2, #2
 213 00c0 9A60     		str	r2, [r3, #8]
  39:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1);      //  AHB,
 214              		.loc 1 39 5 view .LVU54
 215 00c2 9A68     		ldr	r2, [r3, #8]
 216 00c4 22F0F002 		bic	r2, r2, #240
 217 00c8 9A60     		str	r2, [r3, #8]
  40:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4);    //  AP
 218              		.loc 1 40 5 view .LVU55
 219 00ca 9A68     		ldr	r2, [r3, #8]
 220 00cc 22F4E052 		bic	r2, r2, #7168
 221 00d0 42F4A052 		orr	r2, r2, #5120
 222 00d4 9A60     		str	r2, [r3, #8]
  41:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2);    //  AP
 223              		.loc 1 41 5 view .LVU56
 224 00d6 9A68     		ldr	r2, [r3, #8]
 225 00d8 22F46042 		bic	r2, r2, #57344
 226 00dc 42F40042 		orr	r2, r2, #32768
 227 00e0 9A60     		str	r2, [r3, #8]
  42:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_Msk); //  
 228              		.loc 1 42 5 view .LVU57
 229 00e2 9A68     		ldr	r2, [r3, #8]
 230 00e4 42F06052 		orr	r2, r2, #939524096
 231 00e8 9A60     		str	r2, [r3, #8]
  43:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2);                           //   
 232              		.loc 1 43 5 view .LVU58
 233 00ea 9A68     		ldr	r2, [r3, #8]
 234 00ec 22F04042 		bic	r2, r2, #-1073741824
 235 00f0 9A60     		str	r2, [r3, #8]
  44:Core/Src/init.c ****     /*    
  45:Core/Src/init.c ****      *   LATENCY  FLASH_ACR   5SW (
  46:Core/Src/init.c ****      *      
  47:Core/Src/init.c ****      */
  48:Core/Src/init.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS);
 236              		.loc 1 48 5 view .LVU59
 237 00f2 054A     		ldr	r2, .L11+4
 238 00f4 1368     		ldr	r3, [r2]
 239 00f6 23F00F03 		bic	r3, r3, #15
 240 00fa 43F00503 		orr	r3, r3, #5
 241 00fe 1360     		str	r3, [r2]
  49:Core/Src/init.c **** }
 242              		.loc 1 49 1 is_stmt 0 view .LVU60
 243 0100 7047     		bx	lr
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 39


 244              	.L12:
 245 0102 00BF     		.align	2
 246              	.L11:
 247 0104 00380240 		.word	1073887232
 248 0108 003C0240 		.word	1073888256
 249              		.cfi_endproc
 250              	.LFE130:
 252              		.section	.text.ITR_init,"ax",%progbits
 253              		.align	1
 254              		.global	ITR_init
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	ITR_init:
 260              	.LFB131:
  50:Core/Src/init.c **** 
  51:Core/Src/init.c **** void ITR_init(void)
  52:Core/Src/init.c **** {
 261              		.loc 1 52 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 266              	.LCFI1:
 267              		.cfi_def_cfa_offset 24
 268              		.cfi_offset 3, -24
 269              		.cfi_offset 4, -20
 270              		.cfi_offset 5, -16
 271              		.cfi_offset 6, -12
 272              		.cfi_offset 7, -8
 273              		.cfi_offset 14, -4
  53:Core/Src/init.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);                                             // 
 274              		.loc 1 53 5 view .LVU62
 275 0002 254A     		ldr	r2, .L15
 276 0004 536C     		ldr	r3, [r2, #68]
 277 0006 43F48043 		orr	r3, r3, #16384
 278 000a 5364     		str	r3, [r2, #68]
  54:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI13_Msk, SYSCFG_EXTICR4_EXTI13_PC);      // 
 279              		.loc 1 54 5 view .LVU63
 280 000c 234E     		ldr	r6, .L15+4
 281 000e 7369     		ldr	r3, [r6, #20]
 282 0010 23F0F003 		bic	r3, r3, #240
 283 0014 43F02003 		orr	r3, r3, #32
 284 0018 7361     		str	r3, [r6, #20]
  55:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR13);                                                       // 
 285              		.loc 1 55 5 view .LVU64
 286 001a 214C     		ldr	r4, .L15+8
 287 001c 2368     		ldr	r3, [r4]
 288 001e 43F40053 		orr	r3, r3, #8192
 289 0022 2360     		str	r3, [r4]
  56:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR13);                                                     // 
 290              		.loc 1 56 5 view .LVU65
 291 0024 A368     		ldr	r3, [r4, #8]
 292 0026 43F40053 		orr	r3, r3, #8192
 293 002a A360     		str	r3, [r4, #8]
  57:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR13);                                                     // 
 294              		.loc 1 57 5 view .LVU66
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 40


 295 002c E368     		ldr	r3, [r4, #12]
 296 002e 43F40053 		orr	r3, r3, #8192
 297 0032 E360     		str	r3, [r4, #12]
  58:Core/Src/init.c ****     NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0)); // 
 298              		.loc 1 58 5 view .LVU67
 299              	.LBB14:
 300              	.LBI14:
1676:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 301              		.loc 2 1676 26 view .LVU68
 302              	.LBB15:
1678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 303              		.loc 2 1678 3 view .LVU69
1678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 304              		.loc 2 1678 26 is_stmt 0 view .LVU70
 305 0034 1B4F     		ldr	r7, .L15+12
 306 0036 F868     		ldr	r0, [r7, #12]
 307              	.LBE15:
 308              	.LBE14:
 309              		.loc 1 58 5 discriminator 1 view .LVU71
 310 0038 0022     		movs	r2, #0
 311 003a 1146     		mov	r1, r2
 312 003c C0F30220 		ubfx	r0, r0, #8, #3
 313 0040 FFF7FEFF 		bl	NVIC_EncodePriority
 314              	.LVL8:
 315              	.LBB16:
 316              	.LBI16:
1816:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 317              		.loc 2 1816 22 is_stmt 1 view .LVU72
 318              	.LBB17:
1818:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 319              		.loc 2 1818 3 view .LVU73
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 320              		.loc 2 1820 5 view .LVU74
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 321              		.loc 2 1820 48 is_stmt 0 view .LVU75
 322 0044 0001     		lsls	r0, r0, #4
 323              	.LVL9:
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 324              		.loc 2 1820 48 view .LVU76
 325 0046 C0B2     		uxtb	r0, r0
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 326              		.loc 2 1820 46 view .LVU77
 327 0048 174D     		ldr	r5, .L15+16
 328 004a 85F82803 		strb	r0, [r5, #808]
 329              	.LVL10:
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 330              		.loc 2 1820 46 view .LVU78
 331              	.LBE17:
 332              	.LBE16:
  59:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI15_10_IRQn);                                                          // 
 333              		.loc 1 59 5 is_stmt 1 view .LVU79
 334              	.LBB18:
 335              	.LBI18:
1688:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 336              		.loc 2 1688 22 view .LVU80
 337              	.LBB19:
1690:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 41


 338              		.loc 2 1690 3 view .LVU81
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 339              		.loc 2 1692 5 view .LVU82
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 340              		.loc 2 1692 43 is_stmt 0 view .LVU83
 341 004e 4FF48073 		mov	r3, #256
 342 0052 6B60     		str	r3, [r5, #4]
 343              	.LVL11:
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 344              		.loc 2 1692 43 view .LVU84
 345              	.LBE19:
 346              	.LBE18:
  60:Core/Src/init.c **** 
  61:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[2], SYSCFG_EXTICR3_EXTI9_Msk, SYSCFG_EXTICR3_EXTI9_PC);      // 
 347              		.loc 1 61 5 is_stmt 1 view .LVU85
 348 0054 3369     		ldr	r3, [r6, #16]
 349 0056 23F0F003 		bic	r3, r3, #240
 350 005a 43F02003 		orr	r3, r3, #32
 351 005e 3361     		str	r3, [r6, #16]
  62:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR9);                                                      // 
 352              		.loc 1 62 5 view .LVU86
 353 0060 2368     		ldr	r3, [r4]
 354 0062 43F40073 		orr	r3, r3, #512
 355 0066 2360     		str	r3, [r4]
  63:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR9);                                                    // 
 356              		.loc 1 63 5 view .LVU87
 357 0068 A368     		ldr	r3, [r4, #8]
 358 006a 43F40073 		orr	r3, r3, #512
 359 006e A360     		str	r3, [r4, #8]
  64:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR9);                                                    // 
 360              		.loc 1 64 5 view .LVU88
 361 0070 E368     		ldr	r3, [r4, #12]
 362 0072 43F40073 		orr	r3, r3, #512
 363 0076 E360     		str	r3, [r4, #12]
  65:Core/Src/init.c ****     NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 1)); // 
 364              		.loc 1 65 5 view .LVU89
 365              	.LBB20:
 366              	.LBI20:
1676:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 367              		.loc 2 1676 26 view .LVU90
 368              	.LBB21:
1678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 369              		.loc 2 1678 3 view .LVU91
1678:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** }
 370              		.loc 2 1678 26 is_stmt 0 view .LVU92
 371 0078 F868     		ldr	r0, [r7, #12]
 372              	.LBE21:
 373              	.LBE20:
 374              		.loc 1 65 5 discriminator 1 view .LVU93
 375 007a 0122     		movs	r2, #1
 376 007c 1146     		mov	r1, r2
 377 007e C0F30220 		ubfx	r0, r0, #8, #3
 378 0082 FFF7FEFF 		bl	NVIC_EncodePriority
 379              	.LVL12:
 380              	.LBB22:
 381              	.LBI22:
1816:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 42


 382              		.loc 2 1816 22 is_stmt 1 view .LVU94
 383              	.LBB23:
1818:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 384              		.loc 2 1818 3 view .LVU95
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 385              		.loc 2 1820 5 view .LVU96
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 386              		.loc 2 1820 48 is_stmt 0 view .LVU97
 387 0086 0001     		lsls	r0, r0, #4
 388              	.LVL13:
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 389              		.loc 2 1820 48 view .LVU98
 390 0088 C0B2     		uxtb	r0, r0
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 391              		.loc 2 1820 46 view .LVU99
 392 008a 85F81703 		strb	r0, [r5, #791]
 393              	.LVL14:
1820:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 394              		.loc 2 1820 46 view .LVU100
 395              	.LBE23:
 396              	.LBE22:
  66:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI9_5_IRQn);                                                          // 
 397              		.loc 1 66 5 is_stmt 1 view .LVU101
 398              	.LBB24:
 399              	.LBI24:
1688:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h **** {
 400              		.loc 2 1688 22 view .LVU102
 401              	.LBB25:
1690:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   {
 402              		.loc 2 1690 3 view .LVU103
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 403              		.loc 2 1692 5 view .LVU104
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 404              		.loc 2 1692 43 is_stmt 0 view .LVU105
 405 008e 4FF40003 		mov	r3, #8388608
 406 0092 2B60     		str	r3, [r5]
 407              	.LVL15:
1692:Core/Src/../Inc/../../CMSIS/Devices/../include/core_cm4.h ****   }
 408              		.loc 2 1692 43 view .LVU106
 409              	.LBE25:
 410              	.LBE24:
  67:Core/Src/init.c **** }
 411              		.loc 1 67 1 view .LVU107
 412 0094 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 413              	.L16:
 414 0096 00BF     		.align	2
 415              	.L15:
 416 0098 00380240 		.word	1073887232
 417 009c 00380140 		.word	1073821696
 418 00a0 003C0140 		.word	1073822720
 419 00a4 00ED00E0 		.word	-536810240
 420 00a8 00E100E0 		.word	-536813312
 421              		.cfi_endproc
 422              	.LFE131:
 424              		.section	.text.GPIO_Ini,"ax",%progbits
 425              		.align	1
 426              		.global	GPIO_Ini
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 43


 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	GPIO_Ini:
 432              	.LFB132:
  68:Core/Src/init.c **** 
  69:Core/Src/init.c **** void GPIO_Ini(void)
  70:Core/Src/init.c **** {
 433              		.loc 1 70 1 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		@ link register save eliminated.
  71:Core/Src/init.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN); // 
 438              		.loc 1 71 5 view .LVU109
 439 0000 1E4A     		ldr	r2, .L18
 440 0002 136B     		ldr	r3, [r2, #48]
 441 0004 43F00E03 		orr	r3, r3, #14
 442 0008 1363     		str	r3, [r2, #48]
  72:Core/Src/init.c **** 
  73:Core/Src/init.c ****     GPIOB_MODER |= GPIOB_MODE_PIN6_OUT;
 443              		.loc 1 73 5 view .LVU110
 444 000a 1D4B     		ldr	r3, .L18+4
 445 000c D3F80014 		ldr	r1, [r3, #1024]
 446              		.loc 1 73 17 is_stmt 0 view .LVU111
 447 0010 41F48051 		orr	r1, r1, #4096
 448 0014 C3F80014 		str	r1, [r3, #1024]
  74:Core/Src/init.c ****     GPIOB_OTYPER |= GPIOB_OTYPE_PIN6_PP;
 449              		.loc 1 74 5 is_stmt 1 view .LVU112
  75:Core/Src/init.c ****     GPIOB_OSPEEDR |= GPIOB_OSPEED_PIN6_MID;
 450              		.loc 1 75 5 view .LVU113
 451 0018 D3F80824 		ldr	r2, [r3, #1032]
 452              		.loc 1 75 19 is_stmt 0 view .LVU114
 453 001c 42F48062 		orr	r2, r2, #1024
 454 0020 C3F80824 		str	r2, [r3, #1032]
  76:Core/Src/init.c ****     GPIOB_PUPDR |= GPIOB_PUPDR_PIN6_NOPUPD;
 455              		.loc 1 76 5 is_stmt 1 view .LVU115
  77:Core/Src/init.c **** 
  78:Core/Src/init.c ****     *(uint32_t *)(0x40020400UL + 0x00UL) |= 0x004000000UL; //   13-
 456              		.loc 1 78 5 view .LVU116
 457              		.loc 1 78 42 is_stmt 0 view .LVU117
 458 0024 41F08061 		orr	r1, r1, #67108864
 459 0028 C3F80014 		str	r1, [r3, #1024]
  79:Core/Src/init.c ****     *(uint32_t *)(0x40020400UL + 0x04UL) |= 0x00;          //   Push-Pull 
 460              		.loc 1 79 5 is_stmt 1 view .LVU118
  80:Core/Src/init.c ****     *(uint32_t *)(0x40020400UL + 0x08UL) |= 0x001000000UL; //   
 461              		.loc 1 80 5 view .LVU119
 462              		.loc 1 80 42 is_stmt 0 view .LVU120
 463 002c 42F08072 		orr	r2, r2, #16777216
 464 0030 C3F80824 		str	r2, [r3, #1032]
  81:Core/Src/init.c ****     *(uint32_t *)(0x40020400UL + 0x0CUL) |= 0x00;          //  PU/PD 
 465              		.loc 1 81 5 is_stmt 1 view .LVU121
  82:Core/Src/init.c **** 
  83:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE12_0);         //   12- 
 466              		.loc 1 83 5 view .LVU122
 467 0034 03F58063 		add	r3, r3, #1024
 468 0038 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 44


 469 003a 42F08072 		orr	r2, r2, #16777216
 470 003e 1A60     		str	r2, [r3]
  84:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_12);        //   Push-Pull 
 471              		.loc 1 84 5 view .LVU123
 472 0040 5A68     		ldr	r2, [r3, #4]
 473 0042 22F48052 		bic	r2, r2, #4096
 474 0046 5A60     		str	r2, [r3, #4]
  85:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR12_0); //   
 475              		.loc 1 85 5 view .LVU124
 476 0048 9A68     		ldr	r2, [r3, #8]
 477 004a 42F08072 		orr	r2, r2, #16777216
 478 004e 9A60     		str	r2, [r3, #8]
  86:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD12_0);       //  PU/PD 
 479              		.loc 1 86 5 view .LVU125
 480 0050 DA68     		ldr	r2, [r3, #12]
 481 0052 22F08072 		bic	r2, r2, #16777216
 482 0056 DA60     		str	r2, [r3, #12]
  87:Core/Src/init.c **** 
  88:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE15_0);         //   15- 
 483              		.loc 1 88 5 view .LVU126
 484 0058 1A68     		ldr	r2, [r3]
 485 005a 42F08042 		orr	r2, r2, #1073741824
 486 005e 1A60     		str	r2, [r3]
  89:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_15);        //   Push-Pull 
 487              		.loc 1 89 5 view .LVU127
 488 0060 5A68     		ldr	r2, [r3, #4]
 489 0062 22F40042 		bic	r2, r2, #32768
 490 0066 5A60     		str	r2, [r3, #4]
  90:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR15_0); //   
 491              		.loc 1 90 5 view .LVU128
 492 0068 9A68     		ldr	r2, [r3, #8]
 493 006a 42F08042 		orr	r2, r2, #1073741824
 494 006e 9A60     		str	r2, [r3, #8]
  91:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD15_0);
 495              		.loc 1 91 5 view .LVU129
 496 0070 DA68     		ldr	r2, [r3, #12]
 497 0072 22F08042 		bic	r2, r2, #1073741824
 498 0076 DA60     		str	r2, [r3, #12]
  92:Core/Src/init.c **** }
 499              		.loc 1 92 1 is_stmt 0 view .LVU130
 500 0078 7047     		bx	lr
 501              	.L19:
 502 007a 00BF     		.align	2
 503              	.L18:
 504 007c 00380240 		.word	1073887232
 505 0080 00000240 		.word	1073872896
 506              		.cfi_endproc
 507              	.LFE132:
 509              		.section	.text.SysTick_Init,"ax",%progbits
 510              		.align	1
 511              		.global	SysTick_Init
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	SysTick_Init:
 517              	.LFB133:
  93:Core/Src/init.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 45


  94:Core/Src/init.c **** void SysTick_Init(void)
  95:Core/Src/init.c **** {
 518              		.loc 1 95 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
  96:Core/Src/init.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);                                     //  
 523              		.loc 1 96 5 view .LVU132
 524 0000 4FF0E023 		mov	r3, #-536813568
 525 0004 1A69     		ldr	r2, [r3, #16]
 526 0006 22F00102 		bic	r2, r2, #1
 527 000a 1A61     		str	r2, [r3, #16]
  97:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);                                      // 
 528              		.loc 1 97 5 view .LVU133
 529 000c 1A69     		ldr	r2, [r3, #16]
 530 000e 42F00202 		orr	r2, r2, #2
 531 0012 1A61     		str	r2, [r3, #16]
  98:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);                                    // 
 532              		.loc 1 98 5 view .LVU134
 533 0014 1A69     		ldr	r2, [r3, #16]
 534 0016 42F00402 		orr	r2, r2, #4
 535 001a 1A61     		str	r2, [r3, #16]
  99:Core/Src/init.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 179999 << SysTick_LOAD_RELOAD_Pos); // 
 536              		.loc 1 99 5 view .LVU135
 537 001c 5A69     		ldr	r2, [r3, #20]
 538 001e 02F07F42 		and	r2, r2, #-16777216
 539 0022 0649     		ldr	r1, .L21
 540 0024 0A43     		orrs	r2, r2, r1
 541 0026 5A61     		str	r2, [r3, #20]
 100:Core/Src/init.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 179999 << SysTick_VAL_CURRENT_Pos);  // 
 542              		.loc 1 100 5 view .LVU136
 543 0028 9A69     		ldr	r2, [r3, #24]
 544 002a 02F07F42 		and	r2, r2, #-16777216
 545 002e 0A43     		orrs	r2, r2, r1
 546 0030 9A61     		str	r2, [r3, #24]
 101:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);                                       // 
 547              		.loc 1 101 5 view .LVU137
 548 0032 1A69     		ldr	r2, [r3, #16]
 549 0034 42F00102 		orr	r2, r2, #1
 550 0038 1A61     		str	r2, [r3, #16]
 102:Core/Src/init.c **** }...
 551              		.loc 1 102 1 is_stmt 0 view .LVU138
 552 003a 7047     		bx	lr
 553              	.L22:
 554              		.align	2
 555              	.L21:
 556 003c 1FBF0200 		.word	179999
 557              		.cfi_endproc
 558              	.LFE133:
 560              		.text
 561              	.Letext0:
 562              		.file 3 "Core/Src/../Inc/../../CMSIS/Devices/stm32f429xx.h"
 563              		.file 4 "C:/Users/Admin/Desktop/StudioCode_Files/STM_files/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-
 564              		.file 5 "C:/Users/Admin/Desktop/StudioCode_Files/STM_files/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-
 565              		.file 6 "Core/Src/../Inc/../../CMSIS/Devices/stm32f4xx.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:21     .text.NVIC_EncodePriority:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:26     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:89     .text.RCC_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:95     .text.RCC_Init:00000000 RCC_Init
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:247    .text.RCC_Init:00000104 $d
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:253    .text.ITR_init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:259    .text.ITR_init:00000000 ITR_init
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:416    .text.ITR_init:00000098 $d
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:425    .text.GPIO_Ini:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:431    .text.GPIO_Ini:00000000 GPIO_Ini
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:504    .text.GPIO_Ini:0000007c $d
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:510    .text.SysTick_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:516    .text.SysTick_Init:00000000 SysTick_Init
C:\Users\Admin\AppData\Local\Temp\cc4JQwHN.s:556    .text.SysTick_Init:0000003c $d

NO UNDEFINED SYMBOLS
