<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Setup Transfers</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>RR Paths</TH>
<TH>FR Paths</TH>
<TH>RF Paths</TH>
<TH>FF Paths</TH>
</TR>
</thead><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >96894</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >8</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >125</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >clock_50_1</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >44</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</TD>
<TD >8</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</TD>
<TD >897</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >69</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >493072</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >33</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >clock_50_1</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >66</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >clock_50_1</TD>
<TD >2</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >clock_50_1</TD>
<TD >92</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody><tbody><TR >
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >40298</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
<TD  bgcolor="#999999" style="color: #000000">0</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
