[connectivity]
sp=cp_32_opt_accel_1.cp_32_update_0_write_pipe0:DDR[0]
sp=cp_32_opt_accel_1.raw_update_0_read_pipe0:DDR[1]
