# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do clock_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Digital\ IC\ Design/Watch {D:/Digital IC Design/Watch/clock.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# 
ls
# clock.sft                       clock_run_msim_rtl_verilog.do       clock_run_msim_rtl_verilog.do.bak4  msim_transcript  
# clock.vo                        clock_run_msim_rtl_verilog.do.bak   clock_v.sdo                         rtl_work         
# clock_fast.vo                   clock_run_msim_rtl_verilog.do.bak1  clock_v_fast.sdo                                     
# clock_modelsim.xrf              clock_run_msim_rtl_verilog.do.bak2  gate_work                                            
# clock_run_msim_gate_verilog.do  clock_run_msim_rtl_verilog.do.bak3  modelsim.ini                                         
cd ..
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
cd ..
# reading modelsim.ini
ls
# .gitignore  clock.v.bak                      clock_tb.vcd    simulation  
# README.md   clock_description.txt            db              vsim.wlf    
# clock.qpf   clock_nativelink_simulation.rpt  incremental_db  work        
# clock.qsf   clock_tb.v                       modelsim.ini                
# clock.v     clock_tb.v.bak                   output_files                
vlog clock.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
vlog clock_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vsim clock_tb
# vsim clock_tb 
# Loading work.clock_tb
# Loading work.clock
add wave *
run 1000000ms
# === TEST START ===
# Test: Main Clock Counting
# Test: Set Time
# Test: Stopwatch Start/Stop/Reset
# Test: Timer Set/Start/Stop
# Timer Done: 1
# === TEST END ===
# ** Note: $finish    : clock_tb.v(125)
#    Time: 29 sec  Iteration: 0  Instance: /clock_tb
# 1
# Break in Module clock_tb at clock_tb.v line 125
vlog clock.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
vsim clock_tb
# vsim clock_tb 
# Loading work.clock_tb
# Loading work.clock
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_hours' not found in the connected module (12th connection).
# 
#         Region: /clock_tb/uut
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_minutes' not found in the connected module (13th connection).
# 
#         Region: /clock_tb/uut
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_seconds' not found in the connected module (14th connection).
# 
#         Region: /clock_tb/uut
# Error loading design
vlog clock.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
vsim clock_tb
# vsim clock_tb 
# Loading work.clock_tb
# Loading work.clock
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_hours' not found in the connected module (12th connection).
# 
#         Region: /clock_tb/uut
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_minutes' not found in the connected module (13th connection).
# 
#         Region: /clock_tb/uut
# ** Error: (vsim-3063) clock_tb.v(47): Port 'set_timer_seconds' not found in the connected module (14th connection).
# 
#         Region: /clock_tb/uut
# Error loading design
vlog clock_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_tb
# ** Error: clock_tb.v(105): (vlog-2730) Undefined variable: 'inc_timer_seconds'.
# 
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
vlog clock.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock
# 
# Top level modules:
# 	clock
vlog clock_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_tb
# 
# Top level modules:
# 	clock_tb
vsim clock_tb
# vsim clock_tb 
# Loading work.clock_tb
# Loading work.clock
add wave *
run 1000000ms
# === TEST START ===
# Test: Main Clock Counting
# Test: Set Time
# Test: Stopwatch Start/Stop/Reset
# Test: Timer Set/Start/Stop
# Timer Done: 1
# === TEST END ===
# ** Note: $finish    : clock_tb.v(116)
#    Time: 31 sec  Iteration: 0  Instance: /clock_tb
# 1
# Break in Module clock_tb at clock_tb.v line 116
