/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[65] | in_data[42];
  assign celloutsig_1_6z = celloutsig_1_4z[4] | celloutsig_1_0z[5];
  assign celloutsig_1_8z = in_data[114] | in_data[129];
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_12z | celloutsig_0_6z[7];
  assign celloutsig_0_21z = celloutsig_0_14z | celloutsig_0_9z;
  assign celloutsig_1_9z = ~(celloutsig_1_8z ^ celloutsig_1_4z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z ^ celloutsig_0_8z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z ^ celloutsig_0_7z);
  assign celloutsig_0_17z = ~(in_data[78] ^ celloutsig_0_4z);
  assign celloutsig_0_25z = ~(celloutsig_0_0z ^ celloutsig_0_16z[6]);
  assign celloutsig_1_11z = { celloutsig_1_0z[7:0], celloutsig_1_9z } + in_data[138:130];
  assign celloutsig_0_6z = { in_data[22:18], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } + { in_data[75:71], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_19z = { _00_[3:2], celloutsig_0_10z, celloutsig_0_9z } + { celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z } + { celloutsig_0_24z, celloutsig_0_8z[6:2], celloutsig_0_8z[6], celloutsig_0_8z[3], celloutsig_0_2z, celloutsig_0_10z, _00_[3:2], _01_[2:0] };
  assign celloutsig_1_0z = in_data[135:123] + in_data[171:159];
  assign celloutsig_1_3z = { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } + in_data[109:100];
  assign celloutsig_1_4z = celloutsig_1_3z[8:0] + in_data[163:155];
  reg [4:0] _20_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 5'h00;
    else _20_ <= { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_7z };
  assign { _00_[3:2], _01_[2:0] } = _20_;
  assign celloutsig_0_7z = celloutsig_0_6z[6:0] === { in_data[6:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[7:2], celloutsig_0_4z, celloutsig_0_2z } === { celloutsig_0_8z[3:2], celloutsig_0_8z[6], celloutsig_0_8z[3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_8z[5], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_1z } === { celloutsig_0_8z[3:2], celloutsig_0_8z[6], celloutsig_0_8z[3] };
  assign celloutsig_0_27z = { celloutsig_0_11z[8:3], celloutsig_0_11z[4:3], celloutsig_0_11z[0] } === { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_3z[7:0] > { celloutsig_1_4z[6:1], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_3z[8:3] > { celloutsig_1_11z[6:2], celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[83:81], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[84:77], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[43:40], celloutsig_0_4z } > { in_data[80], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[70:48] > in_data[43:21];
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z } > celloutsig_0_6z[3:0];
  assign celloutsig_0_15z = celloutsig_0_11z[7:4] > { in_data[32:30], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[90:73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } > { in_data[56:38], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:4] > in_data[144:141];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } > in_data[136:122];
  assign celloutsig_0_16z = ~ { celloutsig_0_6z[4:0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_8z[2], celloutsig_0_8z[4], celloutsig_0_8z[6:5], celloutsig_0_8z[3] } = ~ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_11z[0], celloutsig_0_11z[3], celloutsig_0_11z[4], celloutsig_0_11z[5], celloutsig_0_11z[11:6] } = ~ { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[10:5] };
  assign _00_[1:0] = { celloutsig_0_10z, celloutsig_0_9z };
  assign _01_[14:3] = { celloutsig_0_24z, celloutsig_0_8z[6:2], celloutsig_0_8z[6], celloutsig_0_8z[3], celloutsig_0_2z, celloutsig_0_10z, _00_[3:2] };
  assign celloutsig_0_11z[2:1] = celloutsig_0_11z[4:3];
  assign celloutsig_0_8z[1:0] = { celloutsig_0_8z[6], celloutsig_0_8z[3] };
  assign { out_data[128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
