// Seed: 1799972396
`timescale 1ps / 1 ps
module module_0 ();
  logic id_0;
  assign id_0 = id_0;
  assign id_0 = (1 || 1 || 1);
  logic id_1;
  type_4(
      1'd0, 1, 1
  );
endmodule
