==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'EventStreamToFrameStream/src/minizedVersion.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'EventStreamToFrameStream/src/main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.426 ; gain = 45.352
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.461 ; gain = 45.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 126.375 ; gain = 68.301
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] EventStreamToFrameStream/src/minizedVersion.cpp:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 135.930 ; gain = 77.855
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readOneDataFromCol' (EventStreamToFrameStream/src/minizedVersion.cpp:35:56).
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (EventStreamToFrameStream/src/minizedVersion.cpp:59) in function 'writeOneDataToCol' completely.
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (EventStreamToFrameStream/src/minizedVersion.cpp:41) in function 'readOneDataFromCol' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.063 ; gain = 119.988
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (EventStreamToFrameStream/src/minizedVersion.cpp:99:16) in function 'EventStreamToFrameStreamMinized'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 192.059 ; gain = 133.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'EventStreamToFrameStreamMinized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readOneDataFromCol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readOneDataFromCol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.175 seconds; current allocated memory: 145.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 145.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneDataToCol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 145.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 146.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EventStreamToFrameStreamMinized'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 146.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 146.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readOneDataFromCol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readOneDataFromCol'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 147.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneDataToCol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneDataToCol'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 147.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EventStreamToFrameStreamMinized'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_dvsWidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_dvsHeight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_sliceDuration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_displayMode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_status_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/reg_frameCnt' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/xStream_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/yStream_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/polStream_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/tsStream_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EventStreamToFrameStreamMinized/frameStream_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'EventStreamToFrameStreamMinized' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lastTs' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'frameCnt_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'EventStreamToFrameStreamMinized_glDVSSlice_V' to 'EventStreamToFrambkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'EventStreamToFrameStreamMinized_rotationBit_V' to 'EventStreamToFramcud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'EventStreamToFrameStreamMinized/reg_displayMode' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'EventStreamToFrameStreamMinized'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 148.097 MB.
INFO: [RTMG 210-278] Implementing memory 'EventStreamToFrambkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'EventStreamToFramcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 203.375 ; gain = 145.301
INFO: [SYSC 207-301] Generating SystemC RTL for EventStreamToFrameStreamMinized.
INFO: [VHDL 208-304] Generating VHDL RTL for EventStreamToFrameStreamMinized.
INFO: [VLOG 209-307] Generating Verilog RTL for EventStreamToFrameStreamMinized.
INFO: [HLS 200-112] Total elapsed time: 29.512 seconds; peak allocated memory: 148.097 MB.
