Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Jan 10 01:43:55 2021
| Host             : XINGYF14 running 64-bit major release  (build 9200)
| Command          : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
| Design           : Kyber_Client
| Device           : xc7a12tcpg238-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.477        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.416        |
| Device Static (W)        | 0.060        |
| Effective TJA (C/W)      | 6.2          |
| Max Ambient (C)          | 82.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        3 |       --- |             --- |
| Slice Logic              |     0.140 |    12541 |       --- |             --- |
|   LUT as Logic           |     0.131 |     5551 |      8000 |           69.39 |
|   LUT as Distributed RAM |     0.003 |     1076 |      5000 |           21.52 |
|   Register               |     0.003 |     3981 |     16000 |           24.88 |
|   CARRY4                 |     0.001 |      162 |      3650 |            4.44 |
|   LUT as Shift Register  |     0.001 |      158 |      5000 |            3.16 |
|   F7/F8 Muxes            |    <0.001 |      155 |     14600 |            1.06 |
|   Others                 |     0.000 |      126 |       --- |             --- |
| Signals                  |     0.221 |     8699 |       --- |             --- |
| Block RAM                |     0.018 |        3 |        20 |           15.00 |
| DSPs                     |     0.003 |        2 |        40 |            5.00 |
| I/O                      |     0.006 |       76 |       112 |           67.86 |
| Static Power             |     0.060 |          |           |                 |
| Total                    |     0.477 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.416 |       0.411 |      0.005 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 6.2                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             6.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Kyber_Client                                   |     0.416 |
|   DFIFO                                        |     0.005 |
|     U0                                         |     0.005 |
|       inst_fifo_gen                            |     0.005 |
|         gconvfifo.rf                           |     0.005 |
|           grf.rf                               |     0.005 |
|             gntv_or_sync_fifo.gl0.rd           |    <0.001 |
|               grss.rsts                        |    <0.001 |
|                 c1                             |    <0.001 |
|                 c2                             |    <0.001 |
|               rpntr                            |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr           |    <0.001 |
|               gwss.wsts                        |    <0.001 |
|                 c0                             |    <0.001 |
|                 c1                             |    <0.001 |
|               wpntr                            |    <0.001 |
|             gntv_or_sync_fifo.mem              |     0.004 |
|               gdm.dm_gen.dm                    |     0.004 |
|                 RAM_reg_0_63_0_2               |    <0.001 |
|                 RAM_reg_0_63_12_14             |    <0.001 |
|                 RAM_reg_0_63_15_17             |    <0.001 |
|                 RAM_reg_0_63_18_20             |    <0.001 |
|                 RAM_reg_0_63_21_23             |    <0.001 |
|                 RAM_reg_0_63_3_5               |    <0.001 |
|                 RAM_reg_0_63_6_8               |    <0.001 |
|                 RAM_reg_0_63_9_11              |    <0.001 |
|                 RAM_reg_128_191_0_2            |    <0.001 |
|                 RAM_reg_128_191_12_14          |    <0.001 |
|                 RAM_reg_128_191_15_17          |    <0.001 |
|                 RAM_reg_128_191_18_20          |    <0.001 |
|                 RAM_reg_128_191_21_23          |    <0.001 |
|                 RAM_reg_128_191_3_5            |    <0.001 |
|                 RAM_reg_128_191_6_8            |    <0.001 |
|                 RAM_reg_128_191_9_11           |    <0.001 |
|                 RAM_reg_192_255_0_2            |    <0.001 |
|                 RAM_reg_192_255_12_14          |    <0.001 |
|                 RAM_reg_192_255_15_17          |    <0.001 |
|                 RAM_reg_192_255_18_20          |    <0.001 |
|                 RAM_reg_192_255_21_23          |    <0.001 |
|                 RAM_reg_192_255_3_5            |    <0.001 |
|                 RAM_reg_192_255_6_8            |    <0.001 |
|                 RAM_reg_192_255_9_11           |    <0.001 |
|                 RAM_reg_256_319_0_2            |    <0.001 |
|                 RAM_reg_256_319_12_14          |    <0.001 |
|                 RAM_reg_256_319_15_17          |    <0.001 |
|                 RAM_reg_256_319_18_20          |    <0.001 |
|                 RAM_reg_256_319_21_23          |    <0.001 |
|                 RAM_reg_256_319_3_5            |    <0.001 |
|                 RAM_reg_256_319_6_8            |    <0.001 |
|                 RAM_reg_256_319_9_11           |    <0.001 |
|                 RAM_reg_320_383_0_2            |    <0.001 |
|                 RAM_reg_320_383_12_14          |    <0.001 |
|                 RAM_reg_320_383_15_17          |    <0.001 |
|                 RAM_reg_320_383_18_20          |    <0.001 |
|                 RAM_reg_320_383_21_23          |    <0.001 |
|                 RAM_reg_320_383_3_5            |    <0.001 |
|                 RAM_reg_320_383_6_8            |    <0.001 |
|                 RAM_reg_320_383_9_11           |    <0.001 |
|                 RAM_reg_384_447_0_2            |    <0.001 |
|                 RAM_reg_384_447_12_14          |    <0.001 |
|                 RAM_reg_384_447_15_17          |    <0.001 |
|                 RAM_reg_384_447_18_20          |    <0.001 |
|                 RAM_reg_384_447_21_23          |    <0.001 |
|                 RAM_reg_384_447_3_5            |    <0.001 |
|                 RAM_reg_384_447_6_8            |    <0.001 |
|                 RAM_reg_384_447_9_11           |    <0.001 |
|                 RAM_reg_448_511_0_2            |    <0.001 |
|                 RAM_reg_448_511_12_14          |    <0.001 |
|                 RAM_reg_448_511_15_17          |    <0.001 |
|                 RAM_reg_448_511_18_20          |    <0.001 |
|                 RAM_reg_448_511_21_23          |    <0.001 |
|                 RAM_reg_448_511_3_5            |    <0.001 |
|                 RAM_reg_448_511_6_8            |    <0.001 |
|                 RAM_reg_448_511_9_11           |    <0.001 |
|                 RAM_reg_64_127_0_2             |    <0.001 |
|                 RAM_reg_64_127_12_14           |    <0.001 |
|                 RAM_reg_64_127_15_17           |    <0.001 |
|                 RAM_reg_64_127_18_20           |    <0.001 |
|                 RAM_reg_64_127_21_23           |    <0.001 |
|                 RAM_reg_64_127_3_5             |    <0.001 |
|                 RAM_reg_64_127_6_8             |    <0.001 |
|                 RAM_reg_64_127_9_11            |    <0.001 |
|   IFIFO                                        |     0.002 |
|     U0                                         |     0.002 |
|       inst_fifo_gen                            |     0.002 |
|         gconvfifo.rf                           |     0.002 |
|           grf.rf                               |     0.002 |
|             gntv_or_sync_fifo.gl0.rd           |    <0.001 |
|               grss.rsts                        |    <0.001 |
|               rpntr                            |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr           |    <0.001 |
|               gwss.wsts                        |    <0.001 |
|               wpntr                            |    <0.001 |
|             gntv_or_sync_fifo.mem              |     0.001 |
|               gdm.dm_gen.dm                    |     0.001 |
|                 RAM_reg_0_63_0_2               |    <0.001 |
|                 RAM_reg_0_63_12_14             |    <0.001 |
|                 RAM_reg_0_63_15_17             |    <0.001 |
|                 RAM_reg_0_63_18_20             |    <0.001 |
|                 RAM_reg_0_63_21_23             |    <0.001 |
|                 RAM_reg_0_63_24_26             |    <0.001 |
|                 RAM_reg_0_63_27_29             |    <0.001 |
|                 RAM_reg_0_63_30_30             |    <0.001 |
|                 RAM_reg_0_63_31_31             |    <0.001 |
|                 RAM_reg_0_63_3_5               |    <0.001 |
|                 RAM_reg_0_63_6_8               |    <0.001 |
|                 RAM_reg_0_63_9_11              |    <0.001 |
|                 RAM_reg_64_127_0_2             |    <0.001 |
|                 RAM_reg_64_127_12_14           |    <0.001 |
|                 RAM_reg_64_127_15_17           |    <0.001 |
|                 RAM_reg_64_127_18_20           |    <0.001 |
|                 RAM_reg_64_127_21_23           |    <0.001 |
|                 RAM_reg_64_127_24_26           |    <0.001 |
|                 RAM_reg_64_127_27_29           |    <0.001 |
|                 RAM_reg_64_127_30_30           |    <0.001 |
|                 RAM_reg_64_127_31_31           |    <0.001 |
|                 RAM_reg_64_127_3_5             |    <0.001 |
|                 RAM_reg_64_127_6_8             |    <0.001 |
|                 RAM_reg_64_127_9_11            |    <0.001 |
|   OFIFO                                        |     0.005 |
|     U0                                         |     0.005 |
|       inst_fifo_gen                            |     0.005 |
|         gconvfifo.rf                           |     0.005 |
|           grf.rf                               |     0.005 |
|             gntv_or_sync_fifo.gl0.rd           |     0.001 |
|               grss.rsts                        |    <0.001 |
|                 c1                             |    <0.001 |
|                 c2                             |    <0.001 |
|               rpntr                            |     0.001 |
|             gntv_or_sync_fifo.gl0.wr           |    <0.001 |
|               gwss.wsts                        |    <0.001 |
|                 c0                             |    <0.001 |
|                 c1                             |    <0.001 |
|               wpntr                            |    <0.001 |
|             gntv_or_sync_fifo.mem              |     0.003 |
|               gdm.dm_gen.dm                    |     0.003 |
|                 RAM_reg_0_63_0_2               |    <0.001 |
|                 RAM_reg_0_63_12_14             |    <0.001 |
|                 RAM_reg_0_63_15_17             |    <0.001 |
|                 RAM_reg_0_63_18_20             |    <0.001 |
|                 RAM_reg_0_63_21_23             |    <0.001 |
|                 RAM_reg_0_63_24_26             |    <0.001 |
|                 RAM_reg_0_63_27_29             |    <0.001 |
|                 RAM_reg_0_63_30_32             |    <0.001 |
|                 RAM_reg_0_63_3_5               |    <0.001 |
|                 RAM_reg_0_63_6_8               |    <0.001 |
|                 RAM_reg_0_63_9_11              |    <0.001 |
|                 RAM_reg_128_191_0_2            |    <0.001 |
|                 RAM_reg_128_191_12_14          |    <0.001 |
|                 RAM_reg_128_191_15_17          |    <0.001 |
|                 RAM_reg_128_191_18_20          |    <0.001 |
|                 RAM_reg_128_191_21_23          |    <0.001 |
|                 RAM_reg_128_191_24_26          |    <0.001 |
|                 RAM_reg_128_191_27_29          |    <0.001 |
|                 RAM_reg_128_191_30_32          |    <0.001 |
|                 RAM_reg_128_191_3_5            |    <0.001 |
|                 RAM_reg_128_191_6_8            |    <0.001 |
|                 RAM_reg_128_191_9_11           |    <0.001 |
|                 RAM_reg_192_255_0_2            |    <0.001 |
|                 RAM_reg_192_255_12_14          |    <0.001 |
|                 RAM_reg_192_255_15_17          |    <0.001 |
|                 RAM_reg_192_255_18_20          |    <0.001 |
|                 RAM_reg_192_255_21_23          |    <0.001 |
|                 RAM_reg_192_255_24_26          |    <0.001 |
|                 RAM_reg_192_255_27_29          |    <0.001 |
|                 RAM_reg_192_255_30_32          |    <0.001 |
|                 RAM_reg_192_255_3_5            |    <0.001 |
|                 RAM_reg_192_255_6_8            |    <0.001 |
|                 RAM_reg_192_255_9_11           |    <0.001 |
|                 RAM_reg_256_319_0_2            |    <0.001 |
|                 RAM_reg_256_319_12_14          |    <0.001 |
|                 RAM_reg_256_319_15_17          |    <0.001 |
|                 RAM_reg_256_319_18_20          |    <0.001 |
|                 RAM_reg_256_319_21_23          |    <0.001 |
|                 RAM_reg_256_319_24_26          |    <0.001 |
|                 RAM_reg_256_319_27_29          |    <0.001 |
|                 RAM_reg_256_319_30_32          |    <0.001 |
|                 RAM_reg_256_319_3_5            |    <0.001 |
|                 RAM_reg_256_319_6_8            |    <0.001 |
|                 RAM_reg_256_319_9_11           |    <0.001 |
|                 RAM_reg_320_383_0_2            |    <0.001 |
|                 RAM_reg_320_383_12_14          |    <0.001 |
|                 RAM_reg_320_383_15_17          |    <0.001 |
|                 RAM_reg_320_383_18_20          |    <0.001 |
|                 RAM_reg_320_383_21_23          |    <0.001 |
|                 RAM_reg_320_383_24_26          |    <0.001 |
|                 RAM_reg_320_383_27_29          |    <0.001 |
|                 RAM_reg_320_383_30_32          |    <0.001 |
|                 RAM_reg_320_383_3_5            |    <0.001 |
|                 RAM_reg_320_383_6_8            |    <0.001 |
|                 RAM_reg_320_383_9_11           |    <0.001 |
|                 RAM_reg_384_447_0_2            |    <0.001 |
|                 RAM_reg_384_447_12_14          |    <0.001 |
|                 RAM_reg_384_447_15_17          |    <0.001 |
|                 RAM_reg_384_447_18_20          |    <0.001 |
|                 RAM_reg_384_447_21_23          |    <0.001 |
|                 RAM_reg_384_447_24_26          |    <0.001 |
|                 RAM_reg_384_447_27_29          |    <0.001 |
|                 RAM_reg_384_447_30_32          |    <0.001 |
|                 RAM_reg_384_447_3_5            |    <0.001 |
|                 RAM_reg_384_447_6_8            |    <0.001 |
|                 RAM_reg_384_447_9_11           |    <0.001 |
|                 RAM_reg_448_511_0_2            |    <0.001 |
|                 RAM_reg_448_511_12_14          |    <0.001 |
|                 RAM_reg_448_511_15_17          |    <0.001 |
|                 RAM_reg_448_511_18_20          |    <0.001 |
|                 RAM_reg_448_511_21_23          |    <0.001 |
|                 RAM_reg_448_511_24_26          |    <0.001 |
|                 RAM_reg_448_511_27_29          |    <0.001 |
|                 RAM_reg_448_511_30_32          |    <0.001 |
|                 RAM_reg_448_511_3_5            |    <0.001 |
|                 RAM_reg_448_511_6_8            |    <0.001 |
|                 RAM_reg_448_511_9_11           |    <0.001 |
|                 RAM_reg_64_127_0_2             |    <0.001 |
|                 RAM_reg_64_127_12_14           |    <0.001 |
|                 RAM_reg_64_127_15_17           |    <0.001 |
|                 RAM_reg_64_127_18_20           |    <0.001 |
|                 RAM_reg_64_127_21_23           |    <0.001 |
|                 RAM_reg_64_127_24_26           |    <0.001 |
|                 RAM_reg_64_127_27_29           |    <0.001 |
|                 RAM_reg_64_127_30_32           |    <0.001 |
|                 RAM_reg_64_127_3_5             |    <0.001 |
|                 RAM_reg_64_127_6_8             |    <0.001 |
|                 RAM_reg_64_127_9_11            |    <0.001 |
|   decode                                       |     0.002 |
|   encode                                       |    <0.001 |
|   hash                                         |     0.291 |
|     decode                                     |    <0.001 |
|     fifo0                                      |     0.004 |
|       U0                                       |     0.004 |
|         inst_fifo_gen                          |     0.004 |
|           gconvfifo.rf                         |     0.004 |
|             grf.rf                             |     0.004 |
|               gntv_or_sync_fifo.gl0.rd         |    <0.001 |
|                 grss.rsts                      |    <0.001 |
|                 rpntr                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr         |    <0.001 |
|                 gwss.wsts                      |    <0.001 |
|                 wpntr                          |    <0.001 |
|               gntv_or_sync_fifo.mem            |     0.003 |
|                 gdm.dm_gen.dm                  |     0.003 |
|                   RAM_reg_0_63_0_2             |    <0.001 |
|                   RAM_reg_0_63_12_14           |    <0.001 |
|                   RAM_reg_0_63_15_17           |    <0.001 |
|                   RAM_reg_0_63_18_20           |    <0.001 |
|                   RAM_reg_0_63_21_23           |    <0.001 |
|                   RAM_reg_0_63_24_26           |    <0.001 |
|                   RAM_reg_0_63_27_29           |    <0.001 |
|                   RAM_reg_0_63_30_32           |    <0.001 |
|                   RAM_reg_0_63_33_35           |    <0.001 |
|                   RAM_reg_0_63_3_5             |    <0.001 |
|                   RAM_reg_0_63_6_8             |    <0.001 |
|                   RAM_reg_0_63_9_11            |    <0.001 |
|                   RAM_reg_128_191_0_2          |    <0.001 |
|                   RAM_reg_128_191_12_14        |    <0.001 |
|                   RAM_reg_128_191_15_17        |    <0.001 |
|                   RAM_reg_128_191_18_20        |    <0.001 |
|                   RAM_reg_128_191_21_23        |    <0.001 |
|                   RAM_reg_128_191_24_26        |    <0.001 |
|                   RAM_reg_128_191_27_29        |    <0.001 |
|                   RAM_reg_128_191_30_32        |    <0.001 |
|                   RAM_reg_128_191_33_35        |    <0.001 |
|                   RAM_reg_128_191_3_5          |    <0.001 |
|                   RAM_reg_128_191_6_8          |    <0.001 |
|                   RAM_reg_128_191_9_11         |    <0.001 |
|                   RAM_reg_192_255_0_2          |    <0.001 |
|                   RAM_reg_192_255_12_14        |    <0.001 |
|                   RAM_reg_192_255_15_17        |    <0.001 |
|                   RAM_reg_192_255_18_20        |    <0.001 |
|                   RAM_reg_192_255_21_23        |    <0.001 |
|                   RAM_reg_192_255_24_26        |    <0.001 |
|                   RAM_reg_192_255_27_29        |    <0.001 |
|                   RAM_reg_192_255_30_32        |    <0.001 |
|                   RAM_reg_192_255_33_35        |    <0.001 |
|                   RAM_reg_192_255_3_5          |    <0.001 |
|                   RAM_reg_192_255_6_8          |    <0.001 |
|                   RAM_reg_192_255_9_11         |    <0.001 |
|                   RAM_reg_64_127_0_2           |    <0.001 |
|                   RAM_reg_64_127_12_14         |    <0.001 |
|                   RAM_reg_64_127_15_17         |    <0.001 |
|                   RAM_reg_64_127_18_20         |    <0.001 |
|                   RAM_reg_64_127_21_23         |    <0.001 |
|                   RAM_reg_64_127_24_26         |    <0.001 |
|                   RAM_reg_64_127_27_29         |    <0.001 |
|                   RAM_reg_64_127_30_32         |    <0.001 |
|                   RAM_reg_64_127_33_35         |    <0.001 |
|                   RAM_reg_64_127_3_5           |    <0.001 |
|                   RAM_reg_64_127_6_8           |    <0.001 |
|                   RAM_reg_64_127_9_11          |    <0.001 |
|     fifo1                                      |     0.001 |
|       U0                                       |     0.001 |
|         inst_fifo_gen                          |     0.001 |
|           gconvfifo.rf                         |     0.001 |
|             grf.rf                             |     0.001 |
|               gntv_or_sync_fifo.gl0.rd         |    <0.001 |
|                 grss.rsts                      |    <0.001 |
|                 rpntr                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr         |    <0.001 |
|                 gwss.wsts                      |    <0.001 |
|                 wpntr                          |    <0.001 |
|               gntv_or_sync_fifo.mem            |    <0.001 |
|                 gdm.dm_gen.dm                  |    <0.001 |
|                   RAM_reg_0_63_0_2             |    <0.001 |
|                   RAM_reg_0_63_12_14           |    <0.001 |
|                   RAM_reg_0_63_15_17           |    <0.001 |
|                   RAM_reg_0_63_18_20           |    <0.001 |
|                   RAM_reg_0_63_21_23           |    <0.001 |
|                   RAM_reg_0_63_3_5             |    <0.001 |
|                   RAM_reg_0_63_6_8             |    <0.001 |
|                   RAM_reg_0_63_9_11            |    <0.001 |
|                   RAM_reg_128_191_0_2          |    <0.001 |
|                   RAM_reg_128_191_12_14        |    <0.001 |
|                   RAM_reg_128_191_15_17        |    <0.001 |
|                   RAM_reg_128_191_18_20        |    <0.001 |
|                   RAM_reg_128_191_21_23        |    <0.001 |
|                   RAM_reg_128_191_3_5          |    <0.001 |
|                   RAM_reg_128_191_6_8          |    <0.001 |
|                   RAM_reg_128_191_9_11         |    <0.001 |
|                   RAM_reg_192_255_0_2          |    <0.001 |
|                   RAM_reg_192_255_12_14        |    <0.001 |
|                   RAM_reg_192_255_15_17        |    <0.001 |
|                   RAM_reg_192_255_18_20        |    <0.001 |
|                   RAM_reg_192_255_21_23        |    <0.001 |
|                   RAM_reg_192_255_3_5          |    <0.001 |
|                   RAM_reg_192_255_6_8          |    <0.001 |
|                   RAM_reg_192_255_9_11         |    <0.001 |
|                   RAM_reg_64_127_0_2           |    <0.001 |
|                   RAM_reg_64_127_12_14         |    <0.001 |
|                   RAM_reg_64_127_15_17         |    <0.001 |
|                   RAM_reg_64_127_18_20         |    <0.001 |
|                   RAM_reg_64_127_21_23         |    <0.001 |
|                   RAM_reg_64_127_3_5           |    <0.001 |
|                   RAM_reg_64_127_6_8           |    <0.001 |
|                   RAM_reg_64_127_9_11          |    <0.001 |
|     fifo2                                      |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_fifo_gen                          |    <0.001 |
|           gconvfifo.rf                         |    <0.001 |
|             grf.rf                             |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd         |    <0.001 |
|                 grss.rsts                      |    <0.001 |
|                 rpntr                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr         |    <0.001 |
|                 gwss.wsts                      |    <0.001 |
|                 wpntr                          |    <0.001 |
|               gntv_or_sync_fifo.mem            |    <0.001 |
|                 gdm.dm_gen.dm                  |    <0.001 |
|                   RAM_reg_0_63_0_2             |    <0.001 |
|                   RAM_reg_0_63_12_14           |    <0.001 |
|                   RAM_reg_0_63_15_17           |    <0.001 |
|                   RAM_reg_0_63_18_20           |    <0.001 |
|                   RAM_reg_0_63_21_23           |    <0.001 |
|                   RAM_reg_0_63_24_24           |    <0.001 |
|                   RAM_reg_0_63_3_5             |    <0.001 |
|                   RAM_reg_0_63_6_8             |    <0.001 |
|                   RAM_reg_0_63_9_11            |    <0.001 |
|     fifo8                                      |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_fifo_gen                          |    <0.001 |
|           gconvfifo.rf                         |    <0.001 |
|             grf.rf                             |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd         |    <0.001 |
|                 grss.rsts                      |    <0.001 |
|                 rpntr                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr         |    <0.001 |
|                 gwss.wsts                      |    <0.001 |
|                 wpntr                          |    <0.001 |
|               gntv_or_sync_fifo.mem            |    <0.001 |
|                 gdm.dm_gen.dm                  |    <0.001 |
|                   RAM_reg_0_31_0_5             |    <0.001 |
|                   RAM_reg_0_31_12_17           |    <0.001 |
|                   RAM_reg_0_31_18_23           |    <0.001 |
|                   RAM_reg_0_31_24_29           |    <0.001 |
|                   RAM_reg_0_31_30_31           |    <0.001 |
|                   RAM_reg_0_31_6_11            |    <0.001 |
|     hash                                       |     0.277 |
|       FSM                                      |     0.002 |
|       RoundFunction                            |     0.275 |
|         Reg                                    |     0.082 |
|         T                                      |     0.193 |
|   ntt                                          |     0.093 |
|     BU                                         |     0.037 |
|       M0                                       |     0.002 |
|         U0                                     |     0.002 |
|           i_mult                               |     0.002 |
|             gDSP.gDSP_only.iDSP                |     0.002 |
|       M1                                       |     0.002 |
|         U0                                     |     0.002 |
|           i_mult                               |     0.002 |
|             gDSP.gDSP_only.iDSP                |     0.002 |
|       R0                                       |     0.007 |
|       R1                                       |     0.006 |
|       S0                                       |     0.001 |
|         U0                                     |     0.001 |
|           i_synth                              |     0.001 |
|             i_bb_inst                          |     0.001 |
|       S1                                       |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_bb_inst                          |    <0.001 |
|       S2                                       |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_bb_inst                          |    <0.001 |
|       S3                                       |    <0.001 |
|         U0                                     |    <0.001 |
|           i_synth                              |    <0.001 |
|             i_bb_inst                          |    <0.001 |
|     RAM0                                       |     0.005 |
|       U0                                       |     0.005 |
|         inst_blk_mem_gen                       |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|             valid.cstr                         |     0.005 |
|               ramloop[0].ram.r                 |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|     RAM1                                       |     0.005 |
|       U0                                       |     0.005 |
|         inst_blk_mem_gen                       |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|             valid.cstr                         |     0.005 |
|               ramloop[0].ram.r                 |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|     RAM2                                       |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               ramloop[0].ram.r                 |     0.003 |
|                 prim_noinit.ram                |     0.003 |
|     RAM3                                       |     0.002 |
|       U0                                       |     0.002 |
|         inst_blk_mem_gen                       |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|             valid.cstr                         |     0.002 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_noinit.ram                |     0.002 |
|     RAM4                                       |     0.005 |
|       U0                                       |     0.005 |
|         inst_blk_mem_gen                       |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|             valid.cstr                         |     0.005 |
|               ramloop[0].ram.r                 |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|     ROM0                                       |    <0.001 |
|       U0                                       |    <0.001 |
|         synth_options.dist_mem_inst            |    <0.001 |
|           gen_rom.rom_inst                     |    <0.001 |
|     ROM1                                       |    <0.001 |
|       U0                                       |    <0.001 |
|         synth_options.dist_mem_inst            |    <0.001 |
|           gen_rom.rom_inst                     |    <0.001 |
|     ROM2                                       |    <0.001 |
|       U0                                       |    <0.001 |
|         synth_options.dist_mem_inst            |    <0.001 |
|           gen_rom.rom_inst                     |    <0.001 |
|     S10                                        |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_bb_inst                            |    <0.001 |
|     S11                                        |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_bb_inst                            |    <0.001 |
|     S4                                         |     0.001 |
|       U0                                       |     0.001 |
|         i_synth                                |     0.001 |
|           i_bb_inst                            |     0.001 |
|     S5                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_bb_inst                            |    <0.001 |
|     S6                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_bb_inst                            |    <0.001 |
|     S7                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_bb_inst                            |    <0.001 |
|     S9                                         |     0.001 |
|       U0                                       |     0.001 |
|         i_synth                                |     0.001 |
|           i_bb_inst                            |     0.001 |
+------------------------------------------------+-----------+


