0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Docencia/Downloads/Vivado Design Flow Intro Lab-20210928/project_1/project_1.srcs/sim_1/new/ALU_tb.vhd,1636480806,vhdl,,,,nombre_entidad_testbench,,,,,,,,
C:/Users/Docencia/Downloads/Vivado Design Flow Intro Lab-20210928/project_1/project_1.srcs/sources_1/new/ALU.vhd,1636478707,vhdl,,,,alu,,,,,,,,
C:/Users/Docencia/Downloads/Vivado Design Flow Intro Lab-20210928/project_1/project_1.srcs/sources_1/new/ALU_N_Bits.vhd,1636481484,vhdl,,,,alu_n_bits,,,,,,,,
