// Seed: 1487346386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout tri0 id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  ;
  wire id_10;
  assign id_3 = -1;
endmodule
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    inout supply1 id_7
    , id_9
);
  integer ["" : module_1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10
  );
endmodule
