Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 06:25:47 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_0/Q_reg[7]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_3153/CLOCK_r_REG53_S6
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_0/Q_reg[7]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_0/Q_reg[7]/QN (DFFR_X1)                      0.07       0.07 f
  U8080/Z (BUF_X2)                                        0.05       0.12 f
  U7975/ZN (INV_X1)                                       0.05       0.17 r
  U16525/ZN (INV_X1)                                      0.03       0.20 f
  U17743/ZN (NAND3_X1)                                    0.03       0.22 r
  U7862/ZN (AND2_X1)                                      0.04       0.27 r
  U7330/ZN (OAI22_X2)                                     0.05       0.31 f
  U17747/S (FA_X1)                                        0.15       0.47 r
  U11206/ZN (NAND2_X1)                                    0.03       0.49 f
  U17756/ZN (NAND2_X1)                                    0.03       0.53 r
  U9337/ZN (XNOR2_X1)                                     0.06       0.59 r
  U9235/ZN (OAI22_X1)                                     0.06       0.64 f
  U9420/ZN (OAI21_X1)                                     0.05       0.69 r
  U9033/ZN (NAND2_X1)                                     0.04       0.73 f
  U17769/ZN (INV_X1)                                      0.04       0.78 r
  U8592/ZN (XNOR2_X1)                                     0.06       0.84 r
  U8591/ZN (XNOR2_X1)                                     0.06       0.90 r
  U8928/ZN (XNOR2_X1)                                     0.06       0.96 r
  U8927/ZN (OAI21_X1)                                     0.04       1.00 f
  DP/MULT_b0p0/add_3153/A[9] (iir_filter_DW01_add_10)     0.00       1.00 f
  DP/MULT_b0p0/add_3153/U355/ZN (NOR2_X1)                 0.06       1.06 r
  DP/MULT_b0p0/add_3153/U514/ZN (OAI21_X1)                0.03       1.09 f
  DP/MULT_b0p0/add_3153/U508/ZN (AOI21_X1)                0.05       1.14 r
  DP/MULT_b0p0/add_3153/U414/ZN (OAI21_X1)                0.04       1.18 f
  DP/MULT_b0p0/add_3153/CLOCK_r_REG53_S6/D (DFFR_X1)      0.01       1.19 f
  data arrival time                                                  1.19

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_3153/CLOCK_r_REG53_S6/CK (DFFR_X1)     0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


1
