

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Mon May 23 01:56:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_34_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_39_3  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_53_5  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_59_6  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_65_7  |       16|        ?|        17|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_69_8  |       49|        ?|        50|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_75_9  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 17
  * Pipeline-3: initiation interval (II) = 1, depth = 50
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 4
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 138
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 17, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 50, States = { 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-4 : II = 1, D = 3, States = { 94 95 96 }
  Pipeline-5 : II = 1, D = 4, States = { 99 100 101 102 }
  Pipeline-6 : II = 1, D = 4, States = { 108 109 110 111 }
  Pipeline-7 : II = 1, D = 3, States = { 124 125 126 }
  Pipeline-8 : II = 1, D = 3, States = { 134 135 136 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 98 138 117 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 80 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 29 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 12 
29 --> 30 
30 --> 80 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 30 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 138 94 
94 --> 97 95 
95 --> 96 
96 --> 94 
97 --> 138 
98 --> 99 
99 --> 103 100 
100 --> 101 
101 --> 102 
102 --> 99 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 112 109 
109 --> 110 
110 --> 111 
111 --> 108 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 138 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 127 125 
125 --> 126 
126 --> 124 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 137 135 
135 --> 136 
136 --> 134 
137 --> 138 
138 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 140 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_5, i32 2, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_5, i32 2, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_ddr, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_4"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_ddr, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_4"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx_ddr, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_4"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx_ddr, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_4"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_21, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %writetoddr"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %writetoddr, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_20, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %writetoddr, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_19, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, void @empty_18, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram"   --->   Operation 166 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%writetoddr_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %writetoddr"   --->   Operation 167 'read' 'writetoddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 168 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 169 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 170 [1/1] (1.00ns)   --->   "%dx_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx_ddr"   --->   Operation 170 'read' 'dx_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 171 [1/1] (1.00ns)   --->   "%x_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x_ddr"   --->   Operation 171 'read' 'x_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%log_probs_V = alloca i32 1" [lossfun/main.cpp:25]   --->   Operation 172 'alloca' 'log_probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%probs_V = alloca i32 1" [lossfun/main.cpp:26]   --->   Operation 173 'alloca' 'probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %writetoddr_read, void %.lr.ph363, void" [lossfun/main.cpp:29]   --->   Operation 174 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 0" [lossfun/main.cpp:52]   --->   Operation 175 'getelementptr' 'x_addr' <Predicate = (!writetoddr_read)> <Delay = 0.00>
ST_1 : Operation 176 [3/3] (1.68ns)   --->   "%max_V = load i7 %x_addr" [lossfun/main.cpp:52]   --->   Operation 176 'load' 'max_V' <Predicate = (!writetoddr_read)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 177 [1/1] (2.47ns)   --->   "%cmp323 = icmp_sgt  i32 %dim_read, i32 0"   --->   Operation 177 'icmp' 'cmp323' <Predicate = (writetoddr_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %ddrtobram_read, void, void" [lossfun/main.cpp:30]   --->   Operation 178 'br' 'br_ln30' <Predicate = (writetoddr_read)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.58ns)   --->   "%br_ln39 = br i1 %cmp323, void %._crit_edge, void %.lr.ph336" [lossfun/main.cpp:39]   --->   Operation 179 'br' 'br_ln39' <Predicate = (writetoddr_read & !ddrtobram_read)> <Delay = 1.58>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln31 = br i1 %cmp323, void %._crit_edge, void %.lr.ph326" [lossfun/main.cpp:31]   --->   Operation 180 'br' 'br_ln31' <Predicate = (writetoddr_read & ddrtobram_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 181 [2/3] (1.68ns)   --->   "%max_V = load i7 %x_addr" [lossfun/main.cpp:52]   --->   Operation 181 'load' 'max_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 182 [1/3] (1.68ns)   --->   "%max_V = load i7 %x_addr" [lossfun/main.cpp:52]   --->   Operation 182 'load' 'max_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [lossfun/main.cpp:53]   --->   Operation 183 'br' 'br_ln53' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%i = phi i31 1, void %.lr.ph363, i31 %add_ln53, void %.split18" [lossfun/main.cpp:53]   --->   Operation 184 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%max_V_1 = phi i16 %max_V, void %.lr.ph363, i16 %max_V_2, void %.split18"   --->   Operation 185 'phi' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%i_cast3 = zext i31 %i" [lossfun/main.cpp:53]   --->   Operation 186 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_ult  i32 %i_cast3, i32 %dim_read" [lossfun/main.cpp:53]   --->   Operation 188 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %._crit_edge364.loopexit, void %.split18" [lossfun/main.cpp:53]   --->   Operation 189 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.52ns)   --->   "%add_ln53 = add i31 %i, i31 1" [lossfun/main.cpp:53]   --->   Operation 190 'add' 'add_ln53' <Predicate = (icmp_ln53)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i"   --->   Operation 191 'trunc' 'trunc_ln1494' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %trunc_ln1494"   --->   Operation 192 'zext' 'zext_ln1494' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1494"   --->   Operation 193 'getelementptr' 'x_addr_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 194 [3/3] (1.68ns)   --->   "%x_load = load i7 %x_addr_1"   --->   Operation 194 'load' 'x_load' <Predicate = (icmp_ln53)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 195 [2/3] (1.68ns)   --->   "%x_load = load i7 %x_addr_1"   --->   Operation 195 'load' 'x_load' <Predicate = (icmp_ln53)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lossfun/main.cpp:52]   --->   Operation 196 'specloopname' 'specloopname_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 197 [1/3] (1.68ns)   --->   "%x_load = load i7 %x_addr_1"   --->   Operation 197 'load' 'x_load' <Predicate = (icmp_ln53)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 198 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_load, i16 %max_V_1"   --->   Operation 198 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln53)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.80ns)   --->   "%max_V_2 = select i1 %icmp_ln1494, i16 %x_load, i16 %max_V_1" [lossfun/main.cpp:54]   --->   Operation 199 'select' 'max_V_2' <Predicate = (icmp_ln53)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 201 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_sgt  i32 %dim_read, i32 0" [lossfun/main.cpp:59]   --->   Operation 201 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %._crit_edge347, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.preheader" [lossfun/main.cpp:59]   --->   Operation 202 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72"   --->   Operation 203 'br' 'br_ln0' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 8 <SV = 5> <Delay = 2.52>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln59, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.preheader" [lossfun/main.cpp:59]   --->   Operation 204 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %i_3, i31 1" [lossfun/main.cpp:59]   --->   Operation 205 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [lossfun/main.cpp:59]   --->   Operation 206 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln59_1 = icmp_eq  i32 %i_3_cast, i32 %dim_read" [lossfun/main.cpp:59]   --->   Operation 208 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 209 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_1, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.split, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:59]   --->   Operation 210 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_3"   --->   Operation 211 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %trunc_ln703"   --->   Operation 212 'zext' 'zext_ln703' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i16 %x, i32 0, i32 %zext_ln703"   --->   Operation 213 'getelementptr' 'x_addr_4' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 214 [3/3] (1.68ns)   --->   "%x_load_2 = load i7 %x_addr_4"   --->   Operation 214 'load' 'x_load_2' <Predicate = (!icmp_ln59_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 9 <SV = 6> <Delay = 1.68>
ST_9 : Operation 215 [2/3] (1.68ns)   --->   "%x_load_2 = load i7 %x_addr_4"   --->   Operation 215 'load' 'x_load_2' <Predicate = (!icmp_ln59_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 10 <SV = 7> <Delay = 7.01>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [lossfun/main.cpp:59]   --->   Operation 216 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>
ST_10 : Operation 217 [1/3] (1.68ns)   --->   "%x_load_2 = load i7 %x_addr_4"   --->   Operation 217 'load' 'x_load_2' <Predicate = (!icmp_ln59_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 218 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %x_load_2, i16 %max_V_1"   --->   Operation 218 'sub' 'sub_ln703' <Predicate = (!icmp_ln59_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%log_probs_V_addr = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln703" [lossfun/main.cpp:60]   --->   Operation 219 'getelementptr' 'log_probs_V_addr' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 %sub_ln703, i7 %log_probs_V_addr" [lossfun/main.cpp:60]   --->   Operation 220 'store' 'store_ln60' <Predicate = (!icmp_ln59_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln59_1)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.58>
ST_11 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln65, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:65]   --->   Operation 223 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%sum_V = phi i16 %sum_V_1, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 224 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (2.52ns)   --->   "%add_ln65 = add i31 %i_6, i31 1" [lossfun/main.cpp:65]   --->   Operation 225 'add' 'add_ln65' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [lossfun/main.cpp:65]   --->   Operation 226 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i_6_cast, i32 %dim_read" [lossfun/main.cpp:65]   --->   Operation 228 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 229 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:65]   --->   Operation 230 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i31 %i_6" [lossfun/main.cpp:66]   --->   Operation 231 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %trunc_ln66" [lossfun/main.cpp:66]   --->   Operation 232 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%log_probs_V_addr_1 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln66" [lossfun/main.cpp:66]   --->   Operation 233 'getelementptr' 'log_probs_V_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:66]   --->   Operation 234 'load' 'x_V' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 235 [1/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:66]   --->   Operation 235 'load' 'x_V' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 14 <SV = 9> <Delay = 4.84>
ST_14 : Operation 236 [14/14] (4.84ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 236 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 7.30>
ST_15 : Operation 237 [13/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 237 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 238 [12/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 238 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 239 [11/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 239 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 240 [10/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 240 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 241 [9/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 241 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 242 [8/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 242 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 243 [7/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 243 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 244 [6/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 244 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 245 [5/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 245 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 246 [4/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 246 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 247 [3/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 247 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 248 [2/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 248 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 5.90>
ST_27 : Operation 249 [1/14] (5.90ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 249 'call' 'op2_V' <Predicate = (!icmp_ln65)> <Delay = 5.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 23> <Delay = 2.07>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [lossfun/main.cpp:63]   --->   Operation 250 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (2.07ns)   --->   "%sum_V_1 = add i16 %op2_V, i16 %sum_V"   --->   Operation 251 'add' 'sum_V_1' <Predicate = (!icmp_ln65)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 1.58>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%sum_V_cast = sext i16 %sum_V"   --->   Operation 253 'sext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 254 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 30 <SV = 9> <Delay = 3.25>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln69, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, i31 0, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:69]   --->   Operation 255 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_7, i31 1" [lossfun/main.cpp:69]   --->   Operation 256 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [1/1] (0.00ns)   --->   "%i_7_cast = zext i31 %i_7" [lossfun/main.cpp:69]   --->   Operation 257 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 258 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 259 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i32 %i_7_cast, i32 %dim_read" [lossfun/main.cpp:69]   --->   Operation 259 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 260 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void %._crit_edge347.loopexit" [lossfun/main.cpp:69]   --->   Operation 261 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i31 %i_7" [lossfun/main.cpp:70]   --->   Operation 262 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %trunc_ln70" [lossfun/main.cpp:70]   --->   Operation 263 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%log_probs_V_addr_2 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln70" [lossfun/main.cpp:70]   --->   Operation 264 'getelementptr' 'log_probs_V_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_30 : Operation 265 [2/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:70]   --->   Operation 265 'load' 'x_V_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 31 <SV = 10> <Delay = 3.25>
ST_31 : Operation 266 [1/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:70]   --->   Operation 266 'load' 'x_V_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 32 <SV = 11> <Delay = 4.84>
ST_32 : Operation 267 [14/14] (4.84ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 267 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 268 [13/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 268 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 269 [12/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 269 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 270 [11/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 270 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 271 [10/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 271 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 272 [9/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 272 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 7.30>
ST_38 : Operation 273 [8/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 273 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 274 [7/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 274 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 7.30>
ST_40 : Operation 275 [6/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 275 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 20> <Delay = 7.30>
ST_41 : Operation 276 [5/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 276 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 21> <Delay = 7.30>
ST_42 : Operation 277 [4/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 277 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 22> <Delay = 7.30>
ST_43 : Operation 278 [3/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 278 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 23> <Delay = 7.30>
ST_44 : Operation 279 [2/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 279 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 24> <Delay = 5.90>
ST_45 : Operation 280 [1/14] (5.90ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 280 'call' 't' <Predicate = (!icmp_ln69)> <Delay = 5.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 25> <Delay = 4.24>
ST_46 : Operation 281 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %t, i13 0"   --->   Operation 281 'bitconcatenate' 't_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_46 : Operation 282 [33/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 26> <Delay = 4.24>
ST_47 : Operation 283 [32/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 4.24>
ST_48 : Operation 284 [31/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 284 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 28> <Delay = 4.24>
ST_49 : Operation 285 [30/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 285 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 29> <Delay = 4.24>
ST_50 : Operation 286 [29/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 4.24>
ST_51 : Operation 287 [28/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 4.24>
ST_52 : Operation 288 [27/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 288 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 4.24>
ST_53 : Operation 289 [26/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 4.24>
ST_54 : Operation 290 [25/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 4.24>
ST_55 : Operation 291 [24/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 291 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 35> <Delay = 4.24>
ST_56 : Operation 292 [23/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 36> <Delay = 4.24>
ST_57 : Operation 293 [22/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 293 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 37> <Delay = 4.24>
ST_58 : Operation 294 [21/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 294 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 38> <Delay = 4.24>
ST_59 : Operation 295 [20/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 295 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 39> <Delay = 4.24>
ST_60 : Operation 296 [19/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 296 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 4.24>
ST_61 : Operation 297 [18/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 297 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 41> <Delay = 4.24>
ST_62 : Operation 298 [17/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 4.24>
ST_63 : Operation 299 [16/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 299 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 43> <Delay = 4.24>
ST_64 : Operation 300 [15/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 300 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 4.24>
ST_65 : Operation 301 [14/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 301 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 45> <Delay = 4.24>
ST_66 : Operation 302 [13/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 302 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 46> <Delay = 4.24>
ST_67 : Operation 303 [12/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 303 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 47> <Delay = 4.24>
ST_68 : Operation 304 [11/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 304 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 48> <Delay = 4.24>
ST_69 : Operation 305 [10/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 305 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 49> <Delay = 4.24>
ST_70 : Operation 306 [9/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 306 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 50> <Delay = 4.24>
ST_71 : Operation 307 [8/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 307 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 51> <Delay = 4.24>
ST_72 : Operation 308 [7/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 308 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 52> <Delay = 4.24>
ST_73 : Operation 309 [6/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 309 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 53> <Delay = 4.24>
ST_74 : Operation 310 [5/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 310 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 54> <Delay = 4.24>
ST_75 : Operation 311 [4/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 311 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 55> <Delay = 4.24>
ST_76 : Operation 312 [3/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 312 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 56> <Delay = 4.24>
ST_77 : Operation 313 [2/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 313 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 57> <Delay = 4.24>
ST_78 : Operation 314 [1/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 314 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln69)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 58> <Delay = 3.25>
ST_79 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lossfun/main.cpp:69]   --->   Operation 315 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_79 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i16 %sdiv_ln1148"   --->   Operation 316 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_79 : Operation 317 [1/1] (0.00ns)   --->   "%probs_V_addr = getelementptr i16 %probs_V, i32 0, i32 %zext_ln70" [lossfun/main.cpp:70]   --->   Operation 317 'getelementptr' 'probs_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_79 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln70 = store i16 %trunc_ln703_1, i7 %probs_V_addr" [lossfun/main.cpp:70]   --->   Operation 318 'store' 'store_ln70' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_79 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 319 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 80 <SV = 10> <Delay = 3.25>
ST_80 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge347"   --->   Operation 320 'br' 'br_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 321 [1/1] (0.00ns)   --->   "%probs_V_addr_1 = getelementptr i16 %probs_V, i32 0, i32 %y_read" [lossfun/main.cpp:73]   --->   Operation 321 'getelementptr' 'probs_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 322 [2/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:73]   --->   Operation 322 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 81 <SV = 11> <Delay = 3.25>
ST_81 : Operation 323 [1/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:73]   --->   Operation 323 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 82 <SV = 12> <Delay = 5.50>
ST_82 : Operation 324 [11/11] (5.50ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 324 'call' 'op2_V_1' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 13> <Delay = 6.62>
ST_83 : Operation 325 [10/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 325 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 14> <Delay = 6.62>
ST_84 : Operation 326 [9/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 326 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 15> <Delay = 6.62>
ST_85 : Operation 327 [8/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 327 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 16> <Delay = 6.62>
ST_86 : Operation 328 [7/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 328 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 17> <Delay = 6.62>
ST_87 : Operation 329 [6/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 329 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 18> <Delay = 6.62>
ST_88 : Operation 330 [5/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 330 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 19> <Delay = 6.62>
ST_89 : Operation 331 [4/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 331 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 20> <Delay = 6.62>
ST_90 : Operation 332 [3/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 332 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 21> <Delay = 6.62>
ST_91 : Operation 333 [2/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 333 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 22> <Delay = 5.75>
ST_92 : Operation 334 [1/11] (5.75ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 334 'call' 'op2_V_1' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 23> <Delay = 2.07>
ST_93 : Operation 335 [1/1] (2.07ns)   --->   "%loss_V = sub i16 0, i16 %op2_V_1"   --->   Operation 335 'sub' 'loss_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln75 = br i1 %icmp_ln59, void %._crit_edge, void %.lr.ph341" [lossfun/main.cpp:75]   --->   Operation 336 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>
ST_93 : Operation 337 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %y_read" [lossfun/main.cpp:77]   --->   Operation 337 'getelementptr' 'dx_addr_2' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_93 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [lossfun/main.cpp:75]   --->   Operation 338 'br' 'br_ln75' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 94 <SV = 24> <Delay = 3.25>
ST_94 : Operation 339 [1/1] (0.00ns)   --->   "%i_8 = phi i31 0, void %.lr.ph341, i31 %add_ln75, void" [lossfun/main.cpp:75]   --->   Operation 339 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 340 [1/1] (2.52ns)   --->   "%add_ln75 = add i31 %i_8, i31 1" [lossfun/main.cpp:75]   --->   Operation 340 'add' 'add_ln75' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 341 [1/1] (0.00ns)   --->   "%i_8_cast = zext i31 %i_8" [lossfun/main.cpp:75]   --->   Operation 341 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 342 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %i_8_cast, i32 %dim_read" [lossfun/main.cpp:75]   --->   Operation 343 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 344 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 344 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split13, void %._crit_edge.loopexit" [lossfun/main.cpp:75]   --->   Operation 345 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 346 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %i_8_cast, i32 %y_read" [lossfun/main.cpp:76]   --->   Operation 346 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 347 [1/1] (0.00ns)   --->   "%empty_74 = trunc i31 %i_8" [lossfun/main.cpp:75]   --->   Operation 347 'trunc' 'empty_74' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_94 : Operation 348 [1/1] (0.00ns)   --->   "%i_8_cast6_cast = zext i7 %empty_74" [lossfun/main.cpp:75]   --->   Operation 348 'zext' 'i_8_cast6_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_94 : Operation 349 [1/1] (0.00ns)   --->   "%probs_V_addr_2 = getelementptr i16 %probs_V, i32 0, i32 %i_8_cast6_cast" [lossfun/main.cpp:75]   --->   Operation 349 'getelementptr' 'probs_V_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_94 : Operation 350 [2/2] (3.25ns)   --->   "%probs_V_load = load i7 %probs_V_addr_2" [lossfun/main.cpp:80]   --->   Operation 350 'load' 'probs_V_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_94 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void, void %_ZN13ap_fixed_baseILi46ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lossfun/main.cpp:76]   --->   Operation 351 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_94 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 95 <SV = 25> <Delay = 3.25>
ST_95 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lossfun/main.cpp:75]   --->   Operation 353 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 354 [1/2] (3.25ns)   --->   "%probs_V_load = load i7 %probs_V_addr_2" [lossfun/main.cpp:80]   --->   Operation 354 'load' 'probs_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 96 <SV = 26> <Delay = 5.33>
ST_96 : Operation 355 [1/1] (0.00ns)   --->   "%dx_addr_3 = getelementptr i16 %dx, i32 0, i32 %i_8_cast6_cast" [lossfun/main.cpp:80]   --->   Operation 355 'getelementptr' 'dx_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_96 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln80 = store i16 %probs_V_load, i7 %dx_addr_3" [lossfun/main.cpp:80]   --->   Operation 356 'store' 'store_ln80' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_96 : Operation 358 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %probs_V_load, i16 57344"   --->   Operation 358 'add' 'add_ln703' <Predicate = (icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %add_ln703, i7 %dx_addr_2" [lossfun/main.cpp:77]   --->   Operation 359 'store' 'store_ln77' <Predicate = (icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_96 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln78 = br void" [lossfun/main.cpp:78]   --->   Operation 360 'br' 'br_ln78' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 97 <SV = 25> <Delay = 1.58>
ST_97 : Operation 361 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 361 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 98 <SV = 1> <Delay = 7.30>
ST_98 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %dim_read" [lossfun/main.cpp:39]   --->   Operation 362 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_ddr_read, i32 1, i32 31" [lossfun/main.cpp:39]   --->   Operation 363 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i31 %trunc_ln1" [lossfun/main.cpp:39]   --->   Operation 364 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln39" [lossfun/main.cpp:39]   --->   Operation 365 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 366 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [lossfun/main.cpp:39]   --->   Operation 366 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [lossfun/main.cpp:39]   --->   Operation 367 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 99 <SV = 2> <Delay = 2.52>
ST_99 : Operation 368 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln39, void %.split11, i31 0, void %.lr.ph336" [lossfun/main.cpp:39]   --->   Operation 368 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 369 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %i_2, i31 1" [lossfun/main.cpp:39]   --->   Operation 369 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 370 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 371 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i31 %i_2, i31 %trunc_ln39" [lossfun/main.cpp:39]   --->   Operation 371 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 372 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 372 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split11, void %.lr.ph331" [lossfun/main.cpp:39]   --->   Operation 373 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %i_2" [lossfun/main.cpp:40]   --->   Operation 374 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_99 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %trunc_ln40" [lossfun/main.cpp:40]   --->   Operation 375 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_99 : Operation 376 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i16 %x, i32 0, i32 %zext_ln40" [lossfun/main.cpp:40]   --->   Operation 376 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_99 : Operation 377 [3/3] (1.68ns)   --->   "%x_load_1 = load i7 %x_addr_3" [lossfun/main.cpp:40]   --->   Operation 377 'load' 'x_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 100 <SV = 3> <Delay = 1.68>
ST_100 : Operation 378 [2/3] (1.68ns)   --->   "%x_load_1 = load i7 %x_addr_3" [lossfun/main.cpp:40]   --->   Operation 378 'load' 'x_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 101 <SV = 4> <Delay = 1.68>
ST_101 : Operation 379 [1/3] (1.68ns)   --->   "%x_load_1 = load i7 %x_addr_3" [lossfun/main.cpp:40]   --->   Operation 379 'load' 'x_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 102 <SV = 5> <Delay = 7.30>
ST_102 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lossfun/main.cpp:39]   --->   Operation 380 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_102 : Operation 381 [1/1] (7.30ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %x_load_1, i2 3" [lossfun/main.cpp:40]   --->   Operation 381 'write' 'write_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 382 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 103 <SV = 3> <Delay = 7.30>
ST_103 : Operation 383 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:42]   --->   Operation 383 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 4> <Delay = 7.30>
ST_104 : Operation 384 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:42]   --->   Operation 384 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 5> <Delay = 7.30>
ST_105 : Operation 385 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:42]   --->   Operation 385 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 6> <Delay = 7.30>
ST_106 : Operation 386 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:42]   --->   Operation 386 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 7> <Delay = 7.30>
ST_107 : Operation 387 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:42]   --->   Operation 387 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_ddr_read, i32 1, i32 31" [lossfun/main.cpp:42]   --->   Operation 388 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i31 %trunc_ln5" [lossfun/main.cpp:42]   --->   Operation 389 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 390 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln42" [lossfun/main.cpp:42]   --->   Operation 390 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 391 [1/1] (7.30ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %dim_read" [lossfun/main.cpp:42]   --->   Operation 391 'writereq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 392 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [lossfun/main.cpp:42]   --->   Operation 392 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 108 <SV = 8> <Delay = 2.52>
ST_108 : Operation 393 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln42, void %.split9, i31 0, void %.lr.ph331" [lossfun/main.cpp:42]   --->   Operation 393 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 394 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_5, i31 1" [lossfun/main.cpp:42]   --->   Operation 394 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 395 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 395 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 396 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_5, i31 %trunc_ln39" [lossfun/main.cpp:42]   --->   Operation 396 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 397 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 397 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split9, void %._crit_edge.loopexit421" [lossfun/main.cpp:42]   --->   Operation 398 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_5" [lossfun/main.cpp:43]   --->   Operation 399 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_108 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %trunc_ln43" [lossfun/main.cpp:43]   --->   Operation 400 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_108 : Operation 401 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln43" [lossfun/main.cpp:43]   --->   Operation 401 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_108 : Operation 402 [3/3] (1.68ns)   --->   "%dx_load = load i7 %dx_addr_1" [lossfun/main.cpp:43]   --->   Operation 402 'load' 'dx_load' <Predicate = (!icmp_ln42)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 109 <SV = 9> <Delay = 1.68>
ST_109 : Operation 403 [2/3] (1.68ns)   --->   "%dx_load = load i7 %dx_addr_1" [lossfun/main.cpp:43]   --->   Operation 403 'load' 'dx_load' <Predicate = (!icmp_ln42)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 110 <SV = 10> <Delay = 1.68>
ST_110 : Operation 404 [1/3] (1.68ns)   --->   "%dx_load = load i7 %dx_addr_1" [lossfun/main.cpp:43]   --->   Operation 404 'load' 'dx_load' <Predicate = (!icmp_ln42)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>

State 111 <SV = 11> <Delay = 7.30>
ST_111 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lossfun/main.cpp:42]   --->   Operation 405 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_111 : Operation 406 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dx_load, i2 3" [lossfun/main.cpp:43]   --->   Operation 406 'write' 'write_ln43' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 407 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 112 <SV = 9> <Delay = 7.30>
ST_112 : Operation 408 [5/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [lossfun/main.cpp:86]   --->   Operation 408 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 10> <Delay = 7.30>
ST_113 : Operation 409 [4/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [lossfun/main.cpp:86]   --->   Operation 409 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 11> <Delay = 7.30>
ST_114 : Operation 410 [3/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [lossfun/main.cpp:86]   --->   Operation 410 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 12> <Delay = 7.30>
ST_115 : Operation 411 [2/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [lossfun/main.cpp:86]   --->   Operation 411 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 13> <Delay = 7.30>
ST_116 : Operation 412 [1/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [lossfun/main.cpp:86]   --->   Operation 412 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 413 [1/1] (1.58ns)   --->   "%br_ln86 = br void %._crit_edge" [lossfun/main.cpp:86]   --->   Operation 413 'br' 'br_ln86' <Predicate = true> <Delay = 1.58>

State 117 <SV = 1> <Delay = 7.30>
ST_117 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_ddr_read, i32 1, i32 31" [lossfun/main.cpp:31]   --->   Operation 414 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i31 %trunc_ln" [lossfun/main.cpp:31]   --->   Operation 415 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 416 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln31" [lossfun/main.cpp:31]   --->   Operation 416 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 417 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 417 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 2> <Delay = 7.30>
ST_118 : Operation 418 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 418 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 3> <Delay = 7.30>
ST_119 : Operation 419 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 419 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 4> <Delay = 7.30>
ST_120 : Operation 420 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 420 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 5> <Delay = 7.30>
ST_121 : Operation 421 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 421 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 6> <Delay = 7.30>
ST_122 : Operation 422 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 422 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 7> <Delay = 7.30>
ST_123 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 423 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 424 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:31]   --->   Operation 424 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 425 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [lossfun/main.cpp:31]   --->   Operation 425 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 124 <SV = 8> <Delay = 2.52>
ST_124 : Operation 426 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln31, void %.split7, i31 0, void %.lr.ph326" [lossfun/main.cpp:31]   --->   Operation 426 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 427 [1/1] (2.52ns)   --->   "%add_ln31 = add i31 %i_1, i31 1" [lossfun/main.cpp:31]   --->   Operation 427 'add' 'add_ln31' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 428 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 428 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 429 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i31 %i_1, i31 %trunc_ln31" [lossfun/main.cpp:31]   --->   Operation 429 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 430 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 430 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split7, void %.lr.ph" [lossfun/main.cpp:31]   --->   Operation 431 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i31 %i_1" [lossfun/main.cpp:32]   --->   Operation 432 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 125 <SV = 9> <Delay = 7.30>
ST_125 : Operation 433 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [lossfun/main.cpp:32]   --->   Operation 433 'read' 'gmem_addr_read' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 10> <Delay = 3.25>
ST_126 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [lossfun/main.cpp:31]   --->   Operation 434 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_126 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %trunc_ln32" [lossfun/main.cpp:32]   --->   Operation 435 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_126 : Operation 436 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln32" [lossfun/main.cpp:32]   --->   Operation 436 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_126 : Operation 437 [1/1] (3.25ns)   --->   "%store_ln32 = store i16 %gmem_addr_read, i7 %x_addr_2" [lossfun/main.cpp:32]   --->   Operation 437 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_126 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 127 <SV = 9> <Delay = 7.30>
ST_127 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_ddr_read, i32 1, i32 31" [lossfun/main.cpp:34]   --->   Operation 439 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i31 %trunc_ln3" [lossfun/main.cpp:34]   --->   Operation 440 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 441 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln34" [lossfun/main.cpp:34]   --->   Operation 441 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 442 [7/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 442 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 10> <Delay = 7.30>
ST_128 : Operation 443 [6/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 443 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 11> <Delay = 7.30>
ST_129 : Operation 444 [5/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 444 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 12> <Delay = 7.30>
ST_130 : Operation 445 [4/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 445 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 13> <Delay = 7.30>
ST_131 : Operation 446 [3/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 446 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 14> <Delay = 7.30>
ST_132 : Operation 447 [2/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 447 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 15> <Delay = 7.30>
ST_133 : Operation 448 [1/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [lossfun/main.cpp:34]   --->   Operation 448 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [lossfun/main.cpp:34]   --->   Operation 449 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 134 <SV = 16> <Delay = 2.52>
ST_134 : Operation 450 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln34, void %.split, i31 0, void %.lr.ph" [lossfun/main.cpp:34]   --->   Operation 450 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 451 [1/1] (2.52ns)   --->   "%add_ln34 = add i31 %i_4, i31 1" [lossfun/main.cpp:34]   --->   Operation 451 'add' 'add_ln34' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 452 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 452 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 453 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i31 %i_4, i31 %trunc_ln31" [lossfun/main.cpp:34]   --->   Operation 453 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 454 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 454 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split, void %._crit_edge.loopexit23" [lossfun/main.cpp:34]   --->   Operation 455 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i31 %i_4" [lossfun/main.cpp:35]   --->   Operation 456 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 135 <SV = 17> <Delay = 7.30>
ST_135 : Operation 457 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:35]   --->   Operation 457 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 18> <Delay = 3.25>
ST_136 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lossfun/main.cpp:34]   --->   Operation 458 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %trunc_ln35" [lossfun/main.cpp:35]   --->   Operation 459 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 460 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln35" [lossfun/main.cpp:35]   --->   Operation 460 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 461 [1/1] (3.25ns)   --->   "%store_ln35 = store i16 %gmem_addr_2_read, i7 %dx_addr" [lossfun/main.cpp:35]   --->   Operation 461 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 100> <RAM>
ST_136 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 462 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 137 <SV = 17> <Delay = 1.58>
ST_137 : Operation 463 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 463 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 138 <SV = 26> <Delay = 0.00>
ST_138 : Operation 464 [1/1] (0.00ns)   --->   "%loss_V_1 = phi i16 0, void %._crit_edge.loopexit421, i16 0, void, i16 0, void, i16 %loss_V, void %._crit_edge347, i16 %loss_V, void %._crit_edge.loopexit, i16 0, void %._crit_edge.loopexit23"   --->   Operation 464 'phi' 'loss_V_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 465 [1/1] (0.00ns)   --->   "%ret_ln86 = ret i16 %loss_V_1" [lossfun/main.cpp:86]   --->   Operation 465 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.06ns
The critical path consists of the following:
	s_axi read on port 'dim' [51]  (1 ns)
	'icmp' operation ('cmp323') [186]  (2.47 ns)
	multiplexor before 'phi' operation ('loss.V') with incoming values : ('loss.V') [285]  (1.59 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'load' operation ('max.V', lossfun/main.cpp:52) on array 'x' [60]  (1.68 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('max.V', lossfun/main.cpp:52) on array 'x' [60]  (1.68 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:53) with incoming values : ('add_ln53', lossfun/main.cpp:53) [63]  (0 ns)
	'add' operation ('add_ln53', lossfun/main.cpp:53) [70]  (2.52 ns)

 <State 5>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [75]  (1.68 ns)

 <State 6>: 4.92ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [75]  (1.68 ns)
	'icmp' operation ('icmp_ln1494') [76]  (2.43 ns)
	'select' operation ('max.V', lossfun/main.cpp:54) [77]  (0.805 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln59', lossfun/main.cpp:59) [80]  (2.47 ns)

 <State 8>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:59) with incoming values : ('add_ln59', lossfun/main.cpp:59) [85]  (0 ns)
	'add' operation ('add_ln59', lossfun/main.cpp:59) [86]  (2.52 ns)

 <State 9>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_2') on array 'x' [97]  (1.68 ns)

 <State 10>: 7.01ns
The critical path consists of the following:
	'load' operation ('x_load_2') on array 'x' [97]  (1.68 ns)
	'sub' operation ('sub_ln703') [98]  (2.08 ns)
	'store' operation ('store_ln60', lossfun/main.cpp:60) of variable 'sub_ln703' on array 'log_probs.V', lossfun/main.cpp:25 [100]  (3.25 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:65) with incoming values : ('add_ln65', lossfun/main.cpp:65) [105]  (1.59 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:65) with incoming values : ('add_ln65', lossfun/main.cpp:65) [105]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_1', lossfun/main.cpp:66) [117]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:66) on array 'log_probs.V', lossfun/main.cpp:25 [118]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:66) on array 'log_probs.V', lossfun/main.cpp:25 [118]  (3.25 ns)

 <State 14>: 4.84ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (4.84 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (7.3 ns)

 <State 27>: 5.91ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [119]  (5.91 ns)

 <State 28>: 2.08ns
The critical path consists of the following:
	'add' operation ('sum.V') [120]  (2.08 ns)

 <State 29>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:69) with incoming values : ('add_ln69', lossfun/main.cpp:69) [126]  (1.59 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:69) with incoming values : ('add_ln69', lossfun/main.cpp:69) [126]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_2', lossfun/main.cpp:70) [137]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:70) on array 'log_probs.V', lossfun/main.cpp:25 [138]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:70) on array 'log_probs.V', lossfun/main.cpp:25 [138]  (3.25 ns)

 <State 32>: 4.84ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (4.84 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (7.3 ns)

 <State 45>: 5.91ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [139]  (5.91 ns)

 <State 46>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 47>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 48>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 49>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 50>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 51>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 52>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 53>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 54>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 55>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 56>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 57>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 58>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 59>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 60>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 61>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 62>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 63>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 64>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 65>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 66>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 67>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 68>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 69>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 70>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 71>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 72>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 73>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 74>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 75>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 76>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 77>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 78>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [141]  (4.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln70', lossfun/main.cpp:70) of variable 'trunc_ln703_1' on array 'probs.V', lossfun/main.cpp:26 [144]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('probs_V_addr_1', lossfun/main.cpp:73) [149]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:73) on array 'probs.V', lossfun/main.cpp:26 [150]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:73) on array 'probs.V', lossfun/main.cpp:26 [150]  (3.25 ns)

 <State 82>: 5.5ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (5.5 ns)

 <State 83>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 84>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 85>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 86>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 87>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 88>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 89>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 90>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 91>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (6.63 ns)

 <State 92>: 5.75ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [151]  (5.75 ns)

 <State 93>: 2.08ns
The critical path consists of the following:
	'sub' operation ('loss.V') [152]  (2.08 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:75) with incoming values : ('add_ln75', lossfun/main.cpp:75) [158]  (0 ns)
	'getelementptr' operation ('probs_V_addr_2', lossfun/main.cpp:75) [170]  (0 ns)
	'load' operation ('probs_V_load', lossfun/main.cpp:80) on array 'probs.V', lossfun/main.cpp:26 [171]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'load' operation ('probs_V_load', lossfun/main.cpp:80) on array 'probs.V', lossfun/main.cpp:26 [171]  (3.25 ns)

 <State 96>: 5.33ns
The critical path consists of the following:
	'add' operation ('add_ln703') [178]  (2.08 ns)
	'store' operation ('store_ln77', lossfun/main.cpp:77) of variable 'add_ln703' on array 'dx' [179]  (3.25 ns)

 <State 97>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loss.V') with incoming values : ('loss.V') [285]  (1.59 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', lossfun/main.cpp:39) [194]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:39) [195]  (7.3 ns)

 <State 99>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:39) with incoming values : ('add_ln39', lossfun/main.cpp:39) [198]  (0 ns)
	'add' operation ('add_ln39', lossfun/main.cpp:39) [199]  (2.52 ns)

 <State 100>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1', lossfun/main.cpp:40) on array 'x' [209]  (1.68 ns)

 <State 101>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1', lossfun/main.cpp:40) on array 'x' [209]  (1.68 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (lossfun/main.cpp:40) [210]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:42) [213]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:42) [213]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:42) [213]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:42) [213]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:42) [213]  (7.3 ns)

 <State 108>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [220]  (0 ns)
	'add' operation ('add_ln42', lossfun/main.cpp:42) [221]  (2.52 ns)

 <State 109>: 1.68ns
The critical path consists of the following:
	'load' operation ('dx_load', lossfun/main.cpp:43) on array 'dx' [231]  (1.68 ns)

 <State 110>: 1.68ns
The critical path consists of the following:
	'load' operation ('dx_load', lossfun/main.cpp:43) on array 'dx' [231]  (1.68 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (lossfun/main.cpp:43) [232]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:86) [235]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:86) [235]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:86) [235]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:86) [235]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:86) [235]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lossfun/main.cpp:31) [243]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:31) [244]  (7.3 ns)

 <State 124>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:31) with incoming values : ('add_ln31', lossfun/main.cpp:31) [247]  (0 ns)
	'add' operation ('add_ln31', lossfun/main.cpp:31) [248]  (2.52 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (lossfun/main.cpp:32) [255]  (7.3 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_addr_2', lossfun/main.cpp:32) [258]  (0 ns)
	'store' operation ('store_ln32', lossfun/main.cpp:32) of variable 'gmem_addr_read', lossfun/main.cpp:32 on array 'x' [259]  (3.25 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', lossfun/main.cpp:34) [264]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:34) [265]  (7.3 ns)

 <State 134>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:34) with incoming values : ('add_ln34', lossfun/main.cpp:34) [268]  (0 ns)
	'add' operation ('add_ln34', lossfun/main.cpp:34) [269]  (2.52 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (lossfun/main.cpp:35) [276]  (7.3 ns)

 <State 136>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dx_addr', lossfun/main.cpp:35) [279]  (0 ns)
	'store' operation ('store_ln35', lossfun/main.cpp:35) of variable 'gmem_addr_2_read', lossfun/main.cpp:35 on array 'dx' [280]  (3.25 ns)

 <State 137>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loss.V') with incoming values : ('loss.V') [285]  (1.59 ns)

 <State 138>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
