Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.108,0.663
"Bus Turnaround Time (Slow 900mV 85C Model)",5.445,--
"Core (Slow 900mV 85C Model)",0.239,0.174
"Core Recovery/Removal (Slow 900mV 85C Model)",1.058,0.448
"Read Capture (Slow 900mV 85C Model)",0.192,0.144
"Read Resync (Slow 900mV 85C Model)",2.826,5.338
"Write (Slow 900mV 85C Model)",-0.083,-0.083
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.096,0.718
"Bus Turnaround Time (Slow 900mV 0C Model)",5.474,--
"Core (Slow 900mV 0C Model)",0.475,0.248
"Core Recovery/Removal (Slow 900mV 0C Model)",1.274,0.434
"Read Capture (Slow 900mV 0C Model)",0.195,0.147
"Read Resync (Slow 900mV 0C Model)",2.866,5.39
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.072,0.874
"Bus Turnaround Time (Fast 900mV 0C Model)",5.524,--
"Core (Fast 900mV 0C Model)",0.673,0.118
"Core Recovery/Removal (Fast 900mV 0C Model)",2.296,0.26
"Read Capture (Fast 900mV 0C Model)",0.222,0.174
"Read Resync (Fast 900mV 0C Model)",3.216,5.778
"Write (Fast 900mV 0C Model)",-0.069,-0.069
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
