verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/regfile.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/mux4.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/mux2.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/flopr.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/extend.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/alu32.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/adder.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/datapath.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/control_logic.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Instruction_Memory.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Data_Memory.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/Single_Cycle_RV32I.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/Top.v"
verilog xil_defaultlib  "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sim_1/imports/sims/top_tb.v"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
