// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2022 Forlinx Co., Ltd.
 *
 */

/*
	rkisp0 --> rkisp0_vir0/rkisp0_vir1/rkisp0_vir2/rkisp0_vir3
	rkisp1 --> rkisp1_vir0/rkisp1_vir1/rkisp1_vir2/rkisp1_vir3

	rkcif_mipi_lvds --> rkcif_mipi_lvds[0-4]_sditf

	mipicamera0 --> csi2_dcphy0 --> mipi0_csi2 -->rkcif_mipi_lvds  --> rkcif_mipi_lvds_sditf  -->rkisp0_vir0
	mipicamera1 --> csi2_dcphy1 --> mipi1_csi2 -->rkcif_mipi_lvds1 --> rkcif_mipi_lvds1_sditf --> rkisp0_vir1
	
	csi2_dphy0 or (csi2_dphy1、csi2_dphy2)	dphy0
	csi2_dphy3 or (csi2_dphy4、csi2_dphy5)	dphy1

	mipicamera2 --> csi2_dphy0 -->  mipi2_csi2 -->rkcif_mipi_lvds2 -->rkcif_mipi_lvds2_sditf  --> rkisp0_vir2
	mipicamera3 --> csi2_dphy1 -->  mipi3_csi2 -->rkcif_mipi_lvds3 -->rkcif_mipi_lvds3_sditf  --> rkisp1_vir0
	mipicamera4 --> csi2_dphy2 -->  mipi4_csi2 -->rkcif_mipi_lvds4 -->rkcif_mipi_lvds4_sditf  --> rkisp1_vir1
	mipicamera5 --> csi2_dphy3 -->  mipi5_csi2 -->rkcif_mipi_lvds5 -->rkcif_mipi_lvds5_sditf  --> rkisp1_vir2

	mipicamera6 --> rkcif_dvp ---> rkcif_dvp_sditf
 */

/ {
	ext_cam_clk: external-camera-clock {
        compatible = "fixed-clock";
        clock-frequency = <24000000>;
        clock-output-names = "CLK_CAMERA_24MHZ";
        #clock-cells = <0>;
    };
};

&rkcif {
    status = "okay";
};

&rkcif_mmu {
    status = "okay";
};


// OV5645 Configuration Description
&i2c3 {
	status = "okay";
	
	cam4_ov5645: cam4_ov5645@3c {
        status = "okay";
        compatible = "ovti,ov5645";
        reg = <0x3c>;
        clocks = <&ext_cam_clk>;
        clock-names = "xclk";
        clock-frequency = <24000000>;

        reset-gpios = <&extio EXTIO_GPIO_P06 GPIO_ACTIVE_LOW>;
        enable-gpios = <&extio EXTIO_GPIO_P07 GPIO_ACTIVE_HIGH>;

        rockchip,camera-module-index = <1>;
        rockchip,camera-module-facing = "front";
        rockchip,camera-module-name = "NC";
        rockchip,camera-module-lens-name = "NC";
        port {
            cam4_ov5645_out: endpoint {
                remote-endpoint = <&mipi_in_ucam4>;
                data-lanes = <1 2>;
            };
        };
    };
};

&csi2_dphy1_hw {
    status = "okay";
};

&csi2_dphy4 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi_in_ucam4: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&cam4_ov5645_out>;
                data-lanes = <1 2>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi4_csi2_csidphy1_out0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&mipi4_csi2_input>;
            };
        };
    };
};

&mipi4_csi2 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi4_csi2_input: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&mipi4_csi2_csidphy1_out0>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi4_csi2_output: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&cif_mipi_in4>;
            };
        };
    };
};

&rkcif_mipi_lvds4 {
    status = "okay";
    port {
        cif_mipi_in4: endpoint {
            remote-endpoint = <&mipi4_csi2_output>;
        };
    };
};

&rkcif_mipi_lvds4_sditf {
    status = "disabled";
};

&i2c4 {
	status = "okay";
	
	cam5_ov5645: cam5_ov5645@3c {
        status = "okay";
        compatible = "ovti,ov5645";
        reg = <0x3c>;
        clocks = <&ext_cam_clk>;
        clock-names = "xclk";
        clock-frequency = <24000000>;

        reset-gpios = <&extio EXTIO_GPIO_P10 GPIO_ACTIVE_LOW>;
        enable-gpios = <&extio EXTIO_GPIO_P11 GPIO_ACTIVE_HIGH>;

        rockchip,camera-module-index = <2>;
        rockchip,camera-module-facing = "front";
        rockchip,camera-module-name = "NC";
        rockchip,camera-module-lens-name = "NC";
        port {
            cam5_ov5645_out: endpoint {
                remote-endpoint = <&mipi_in_ucam5>;
                data-lanes = <1 2>;
            };
        };
    };
};
&csi2_dphy5 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi_in_ucam5: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&cam5_ov5645_out>;
                data-lanes = <1 2>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
			mipi5_csi2_csidphy1_out1: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&mipi5_csi2_input>;
            };
        };
    };
};

&mipi5_csi2 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi5_csi2_input: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&mipi5_csi2_csidphy1_out1>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi5_csi2_output: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&cif_mipi_in5>;
            };
        };
    };
};

&rkcif_mipi_lvds5 {
    status = "okay";
    port {
        cif_mipi_in5: endpoint {
            remote-endpoint = <&mipi5_csi2_output>;
        };
    };
};

&rkcif_mipi_lvds5_sditf {
	status = "disabled";
};

&i2c7 {
    status = "okay";
	clock-frequency = <400000>;

	cam3_ov5645: cam3_ov5645@3c {
		compatible = "ovti,ov5645";
        status = "okay";
        reg = <0x3c>;

		clocks = <&ext_cam_clk>;
        clock-names = "xclk";
		clock-frequency = <24000000>;

        enable-gpios = <&extio EXTIO_GPIO_P05 GPIO_ACTIVE_HIGH>;
        reset-gpios = <&extio EXTIO_GPIO_P04 GPIO_ACTIVE_LOW>;
        rockchip,camera-module-index = <0>;
        rockchip,camera-module-facing = "back";
        rockchip,camera-module-name = "NC";
        rockchip,camera-module-lens-name = "NC"; 

        port {
            cam3_ov5645_out: endpoint {
                remote-endpoint = <&mipi_in_ucam3>;
                data-lanes = <1 2>;
            };
        };
    };
};

&csi2_dphy0_hw {
    status = "okay";
};

&csi2_dphy0 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi_in_ucam3: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&cam3_ov5645_out>;
                data-lanes = <1 2>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi2_csi2_mipicsi0_out0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&mipi2_csi2_input>;
            };
        };
    };
};

&mipi2_csi2 {
	status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi2_csi2_input: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&mipi2_csi2_mipicsi0_out0>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi2_csi2_output: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&cif_mipi_lvds2>;
            };
        };
    };
};

&rkcif_mipi_lvds2 {
    status = "okay";
    port {
        cif_mipi_lvds2: endpoint {
            remote-endpoint = <&mipi2_csi2_output>;
        };
    };
};

&rkcif_mipi_lvds2_sditf {
    status = "disabled";
};

// OV13850 Configuration description
&i2c3 {
    status = "okay";
	clock-frequency = <400000>;

	cam1_ov13850: cam1_ov13850@10 {
		compatible = "ovti,ov13850";
        status = "okay";
        reg = <0x10>;

		clocks = <&ext_cam_clk>;
        clock-names = "xvclk";

        pwdn-gpios = <&extio EXTIO_GPIO_P01 GPIO_ACTIVE_HIGH>;
        reset-gpios = <&extio EXTIO_GPIO_P00 GPIO_ACTIVE_HIGH>;
        rockchip,camera-module-index = <0>;
        rockchip,camera-module-facing = "back";
        rockchip,camera-module-name = "forlinx";
        rockchip,camera-module-lens-name = "default"; 

        port {
            cam1_ov13850_out: endpoint {
                remote-endpoint = <&mipi_in_0_ucam1>;
                data-lanes = <1 2>;
            };
        };
    };
};

&i2c4 {
    status = "okay";
	clock-frequency = <400000>;

	cam2_ov13850: cam2_ov13850@10 {
		compatible = "ovti,ov13850";
        status = "okay";
        reg = <0x10>;

		clocks = <&ext_cam_clk>;
        clock-names = "xvclk";

        pwdn-gpios = <&extio EXTIO_GPIO_P03 GPIO_ACTIVE_HIGH>;
        reset-gpios = <&extio EXTIO_GPIO_P02 GPIO_ACTIVE_HIGH>;
        rockchip,camera-module-index = <1>;
        rockchip,camera-module-facing = "front";
        rockchip,camera-module-name = "forlinx";
        rockchip,camera-module-lens-name = "default"; 

        port {
            cam2_ov13850_out: endpoint {
                remote-endpoint = <&mipi_in_1_ucam2>;
                data-lanes = <1 2>;
            };
        };
    };
};

&mipi_dcphy1 {
	status = "okay";
};

&csi2_dcphy1 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi_in_1_ucam2: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&cam2_ov13850_out>;
                data-lanes = <1 2>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            csidcphy1_out: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&mipi1_csi2_input>;
            };
        };
    };
};

&mipi1_csi2 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi1_csi2_input: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&csidcphy1_out>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi1_csi2_output: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&cif_mipi_lvds1>;
            };
        };
    };
};

&rkcif_mipi_lvds1 {
    status = "okay";
    port {
        cif_mipi_lvds1: endpoint {
            remote-endpoint = <&mipi1_csi2_output>;
        };
    };
};

&rkcif_mipi_lvds1_sditf {
    status = "okay";
	port {
        mipi_lvds1_sditf: endpoint {
            remote-endpoint = <&isp1_vir0>;
        };
    };
};

&rkisp1 {
    status = "okay";
};

&isp1_mmu {
    status = "okay";
};

&rkisp1_vir0 {
	status = "okay";
    port {
        #address-cells = <1>;
        #size-cells = <0>;
        isp1_vir0: endpoint@0 {
            reg = <0>;
            remote-endpoint = <&mipi_lvds1_sditf>;
        };
    };
};

&mipi_dcphy0 {
	status = "okay";
};

&csi2_dcphy0 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi_in_0_ucam1: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&cam1_ov13850_out>;
                data-lanes = <1 2>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            csidcphy0_out: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&mipi0_csi2_input>;
            };
        };
    };
};

&mipi0_csi2 {
    status = "okay";
    ports {
        #address-cells = <1>;
        #size-cells = <0>;
        port@0 {
            reg = <0>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi0_csi2_input: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&csidcphy0_out>;
            };
        };
        port@1 {
            reg = <1>;
            #address-cells = <1>;
            #size-cells = <0>;
            mipi0_csi2_output: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&cif_mipi_lvds0>;
            };
        };
    };
};

&rkcif_mipi_lvds {
    status = "okay";
    port {
        cif_mipi_lvds0: endpoint {
            remote-endpoint = <&mipi0_csi2_output>;
        };
    };
};

&rkcif_mipi_lvds_sditf {
    status = "okay";
    port {
        mipi_lvds_sditf: endpoint {
            remote-endpoint = <&isp0_vir1>;
        };
    };
};

&rkisp0 {
    status = "okay";
};

&isp0_mmu {
    status = "okay";
};

&rkisp0_vir1 {
	status = "okay";
    port {
        #address-cells = <1>;
        #size-cells = <0>;
        isp0_vir1: endpoint@0 {
            reg = <0>;
            remote-endpoint = <&mipi_lvds_sditf>;
        };
    };
};



