Flexible Band
=============

Here will be the descriptions of the 30 different pins

MCU Slot C
^^^^^^^^^^

.. image:: MCU_slot.png

| **P1. VDD**
|   Connecets to the voltage supply

| **P2. GND**
|   Connects to the ground pin

| **P3. P4_6_N**
|   Digital General Purpose Input/Output (GPIO) Port 4 Pin 6 with reconfigurable port mapping

| **P4. /CS_2**
|   Chip select pin for SPI mode, connects to slot B

| **P5. TEST_BUS**
|   Test mode pin

| **P6. P4_0_N**
|   Digital GPIO Port 4 Pin 0 with reconfigurable port mapping

| **P7. P4_4_UCA1_TXD_N**
|   Digital GPIO Port 4 Pin 4 with reconfigurable port mapping
|   Data transmit pin in UART mode

| **P8. P4_5_UCA1_RXD_N**
|   Digital GPIO Port 4 Pin 5 with reconfigurable port mapping
|   Data receive pin in UART mode

| **P9. P4_2_UCB1_I2C_SCL_N**
|   Digital GPIO Port 4 Pin 2 with reconfigurable port mapping
|   Clock pin in I2C mode

| **P10. P4_1_UCB1_I2C_SDA_N**
|   Digital GPIO Port 4 Pin 1 with reconfigurable port mapping
|   Data pin in I2C mode

| **P11. P3_4_UCA0_MISO_N**
|   Digital GPIO Port 3 Pin 4
|   Master in slave out in SPI mode

| **P12. P3_3_UCA0_MOSI_N**
|   Digital GPIO Port 3 Pin 3
|   Master out slave in in SPI mode

| **P13. P2_7_UCA0_CLK_N**
|   Digital GPIO Port 2 Pin 7 with interrupt
|   Clock signal input for SPI slave mode
|   Clock signal output for SPI master mode

| **P14. P1_0_ENABLE_N**
|   Enable pin

| **P15. P1_3_TA0_2_N**
|   Digital GPIO Port 1 Pin 3 with interrupt
|   Timer A0, CCR2 capture: CCI2A input, compare: Out2 output

| **P16. VDD**
|   Connects to the voltage supply

| **P17. GND**
|   Connects to the ground pin

| **P18. P1_2_TA0_1**
|   Digital GPIO Port 1 Pin 2 with interrupt
|   Timer A0, CCR1 capture: CCI1A input, compare: Out0 output
|   BSL receive input

| **P19. P1_4_TA0_3**
|   Digital GPIO Port 1 Pin 4 with interrupt
|   Timer A0, CCR3 capture: CCI3A input, compare: Out3 output

| **P20. P1_5_TA0_4**
|   Digital GPIO Port 1 Pin 5 with interrupt
|   Timer A0, CCR4 capture: CCI4A input, compare: Out4 output

| **P21. /RST_BUS**
|   Reset input, active low

| **P22. /CS_1**
|   Chip select pin for SPI mode, connects to slot E

| **P23. TCK_BUS**
|   Test clock

| **P24. TDI_BUS**
|   Test data in

| **P25. TDO_BUS**
|   Test data out

| **P26. TMS_BUS**
|   Test mode select

| **P27. /CS_0**
|   Chip select for SPI mode, connects to slot D

| **P28. P6_2_AIN_2**
|   Digital GPIO Port 6 Pin 2
|   Analog input Pin 2

| **P29. P6_6_AIN_6**
|   Digital GPIO Port 6 Pin 6
|   Analog Input Pin 6

| **P30. P6_0_AIN_0**
|   Digital GPIO Port 6 Pin 0
|   Analog input Pin 0
