{
    "CompileProcesses": [
        "cgproc.28793.json"
    ],
    "MlibObjs": {},
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "DRUMk_M_N_s": {
            "abyaB_d": {
                "bytes": 31671,
                "checksum": 4294967295,
                "mod": "DRUMk_M_N_s",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a",
                "out": "abyaB_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7231,
                "checksum": 4294967295,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "DRUM_tb": {
            "mVaJS_d": {
                "bytes": 11123,
                "checksum": 4294967295,
                "mod": "DRUM_tb",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a",
                "out": "mVaJS_d.o"
            }
        },
        "timeunit": {
            "H0Y6L_d": {
                "bytes": 7559,
                "checksum": 4294967295,
                "mod": "timeunit",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a",
                "out": "H0Y6L_d.o"
            }
        }
    },
    "NameTable": {
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module"
        ],
        "DRUMk_M_N_s": [
            "DRUMk_M_N_s",
            "abyaB",
            "module"
        ],
        "DRUM_tb": [
            "DRUM_tb",
            "mVaJS",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 8,
            "ru_utime_sec": 0.058991000000000002,
            "ru_stime_sec": 0.027994999999999999,
            "ru_minflt": 11998,
            "ru_maxrss_kb": 51960,
            "ru_nivcsw": 90,
            "ru_nvcsw": 299
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 98187,
        "nMops": 0,
        "nQuads": 0,
        "ru_self_end": {
            "ru_majflt": 8,
            "ru_utime_sec": 0.063990000000000005,
            "ru_stime_sec": 0.032994000000000002,
            "ru_minflt": 13145,
            "ru_maxrss_kb": 54964,
            "ru_nivcsw": 115,
            "ru_nvcsw": 380
        },
        "Frontend(%)": 92.187841850289104,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "CodeGen(%)": 7.8121581497108972
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90956
    },
    "CurCompileModules": [
        "...MASTER..."
    ],
    "PEModules": [],
    "Misc": {
        "archive_dir": "archive.10",
        "cwd": "/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/approx_multipliers",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/approx_multipliers/csrc",
        "daidir_abs": "/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/approx_multipliers/simv.daidir"
    }
}