{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port S01_AXI_0 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port S02_AXI_0 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 4 -x 920 -y 240 -defaultsOSRD
preplace port ACLK_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port ARESETN_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port S00_ACLK_0 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port S00_ARESETN_0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x 180 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 490 -y 110 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 770 -y 110 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 2 -x 490 -y 250 -defaultsOSRD
preplace netloc ACLK_0_1 1 0 1 NJ 140
preplace netloc ARESETN_0_1 1 0 1 NJ 160
preplace netloc S00_ACLK_0_1 1 0 2 20 10 350
preplace netloc S00_ARESETN_0_1 1 0 2 30 20 330
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 N 100
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 2 1 N 120
preplace netloc S00_AXI_0_1 1 0 1 NJ 80
preplace netloc S01_AXI_0_1 1 0 1 NJ 100
preplace netloc S02_AXI_0_1 1 0 1 NJ 120
preplace netloc axi_interconnect_0_M00_AXI 1 1 1 340 90n
preplace netloc axi_interconnect_0_M01_AXI 1 1 1 N 230
preplace netloc axi_uartlite_0_UART 1 2 2 NJ 240 NJ
levelinfo -pg 1 0 180 490 770 920
pagesize -pg 1 -db -bbox -sgen -170 0 1030 420
"
}
{
   "da_clkrst_cnt":"1"
}
