// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2604[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2644[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<298>;
	.reg .b16 	%rs<251>;
	.reg .b32 	%r<3066>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<384>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r263, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd11, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r268, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r268, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L20
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.param.u32 	%r264, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r269, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r270, %r2, %r269;
	add.s32 	%r271, %r270, %r5;
	mul.wide.u32 	%rd18, %r271, 4;
	add.s64 	%rd5, %rd12, %rd18;
	mov.u32 	%r272, 1;
	st.global.u32 	[%rd5], %r272;
	setp.lt.s32 	%p5, %r264, 0;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L115
	ld.param.u32 	%r265, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r265, %r264;
	setp.gt.s32 	%p7, %r265, 16384;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L125
	ld.param.u32 	%r266, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r265, %r264;
	mad.lo.s32 	%r273, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r274, %r273, %r273, 4;
	setp.gt.u32 	%p9, %r274, 89478484;
	setp.lt.s32 	%p10, %r266, 0;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L131
	ld.param.u32 	%r267, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r267, %r266;
	setp.lt.s32 	%p13, %r267, 2049;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_6;
$L__BB0_162:                            // %pass40
	sub.s32 	%r275, %r267, %r266;
	shr.s32 	%r276, %r6, 31;
	shr.u32 	%r277, %r276, 26;
	add.s32 	%r278, %r6, %r277;
	shr.s32 	%r279, %r278, 6;
	setp.ne.s32 	%p15, %r275, %r279;
	@%p15 bra 	$L__BB0_6;
// %bb.163:                             // %pass90
	and.b32  	%r148, %r269, 3;
	shr.u32 	%r149, %r269, 2;
	mul.lo.s32 	%r280, %r148, %r149;
	and.b32  	%r281, %r280, 7;
	cvt.rn.f32.s32 	%f205, %r281;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p16, %f788, 0f40000000;
	setp.gtu.f32 	%p292, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p16 bra 	$L__BB0_175;
// %bb.164:
	@%p292 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_165;
$L__BB0_171:
	mov.b32 	%r151, %f788;
	and.b32  	%r282, %r151, 8388607;
	or.b32  	%r3049, %r282, 1065353216;
	mov.b32 	%f783, %r3049;
	add.s32 	%r283, %r151, -1073741824;
	and.b32  	%r3050, %r283, -8388608;
	setp.eq.s32 	%p23, %r3050, 0;
	@%p23 bra 	$L__BB0_174;
// %bb.172:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_173:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r284, %r3050, 192937984;
	add.s32 	%r285, %r3049, %r284;
	mov.b32 	%f217, %r285;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3050, %r3050, %r284;
	mov.b32 	%r3049, %f783;
	setp.ne.s32 	%p24, %r3050, 0;
	setp.ne.s32 	%p25, %r3049, 0;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_173;
$L__BB0_174:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p27, %r151, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p27;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_175;
$L__BB0_165:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r150, %f172;
	setp.lt.u32 	%p18, %r150, 1073741824;
	@%p18 bra 	$L__BB0_170;
// %bb.166:
	setp.lt.u32 	%p19, %r150, -2147483647;
	@%p19 bra 	$L__BB0_168;
// %bb.167:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p22, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p22;
	bra.uni 	$L__BB0_170;
$L__BB0_168:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p20, %f172, 0f40800000;
	@%p20 bra 	$L__BB0_170;
// %bb.169:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p21, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p21;
$L__BB0_170:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_175:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p28, %f226, 0f7F800000;
	mov.b32 	%r286, %f169;
	and.b32  	%r158, %r286, -2147483648;
	@%p28 bra 	$L__BB0_177;
// %bb.176:
	mov.b32 	%r287, %f784;
	or.b32  	%r288, %r158, %r287;
	mov.b32 	%f784, %r288;
$L__BB0_177:                            // %__nv_fmodf.exit
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r295, %f227;
	and.b32  	%r296, %r295, -2147483648;
	or.b32  	%r297, %r296, 1056964608;
	mov.b32 	%f228, %r297;
	add.f32 	%f229, %f227, %f228;
	cvt.rzi.f32.f32 	%f230, %f229;
	abs.f32 	%f231, %f227;
	setp.gt.f32 	%p29, %f231, 0f4B000000;
	selp.f32 	%f232, %f227, %f230, %p29;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p30, %f231, 0f3F000000;
	shl.b32 	%r161, %r269, 1;
	and.b32  	%r162, %r161, 2;
	mul.lo.s32 	%r303, %r162, %r149;
	cvt.rn.f32.s32 	%f259, %r303;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p36, %f734, 0f40000000;
	@%p36 bra 	$L__BB0_18;
// %bb.7:
	setp.gtu.f32 	%p37, %f734, 0f4B800000;
	@%p37 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_8;
$L__BB0_14:
	mov.b32 	%r8, %f734;
	and.b32  	%r304, %r8, 8388607;
	or.b32  	%r2998, %r304, 1065353216;
	mov.b32 	%f733, %r2998;
	add.s32 	%r305, %r8, -1073741824;
	and.b32  	%r2999, %r305, -8388608;
	setp.eq.s32 	%p43, %r2999, 0;
	@%p43 bra 	$L__BB0_17;
// %bb.15:                              // %__nv_fmaf_rn.exit4.i.i.i1991.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_16:                             // %__nv_fmaf_rn.exit4.i.i.i1991
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r306, %r2999, 192937984;
	add.s32 	%r307, %r2998, %r306;
	mov.b32 	%f271, %r307;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2999, %r2999, %r306;
	mov.b32 	%r2998, %f733;
	setp.ne.s32 	%p44, %r2999, 0;
	setp.ne.s32 	%p45, %r2998, 0;
	and.pred  	%p46, %p44, %p45;
	@%p46 bra 	$L__BB0_16;
$L__BB0_17:                             // %__internal_fmodf_slowpath_mod.exit.i.i1993
	setp.gt.u32 	%p47, %r8, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p47;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_18;
$L__BB0_8:                              // %__nv_fast_fdividef.exit.i.i.i1970
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r7, %f2;
	setp.lt.u32 	%p38, %r7, 1073741824;
	@%p38 bra 	$L__BB0_13;
// %bb.9:
	setp.lt.u32 	%p39, %r7, -2147483647;
	@%p39 bra 	$L__BB0_11;
// %bb.10:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p42, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p42;
	bra.uni 	$L__BB0_13;
$L__BB0_11:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p40, %f2, 0f40800000;
	@%p40 bra 	$L__BB0_13;
// %bb.12:                              // %__nv_fmaf_rn.exit.i.i.i1974
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p41, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p41;
$L__BB0_13:                             // %__internal_fmodf_fastpath_quot.exit.i.i1977
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_18:                             // %__internal_fmodf_kernel.exit.i1996
	selp.f32 	%f234, %f233, %f232, %p30;
	or.b32  	%r163, %r162, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p48, %f280, 0f7F800000;
	@%p48 bra 	$L__BB0_20;
// %bb.19:
	mov.b32 	%r308, %f186;
	and.b32  	%r309, %r308, -2147483648;
	mov.b32 	%r310, %f734;
	or.b32  	%r311, %r309, %r310;
	mov.b32 	%f734, %r311;
$L__BB0_20:                             // %__nv_fmodf.exit1997
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	mov.f32 	%f250, 0f00000000;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r312, %f282;
	and.b32  	%r313, %r312, -2147483648;
	or.b32  	%r314, %r313, 1056964608;
	mov.b32 	%f283, %r314;
	add.f32 	%f284, %f282, %f283;
	cvt.rzi.f32.f32 	%f285, %f284;
	abs.f32 	%f286, %f282;
	setp.gt.f32 	%p49, %f286, 0f4B000000;
	selp.f32 	%f287, %f282, %f285, %p49;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p50, %f286, 0f3F000000;
	selp.f32 	%f289, %f288, %f287, %p50;
	setp.eq.s32 	%p56, %r163, 3;
	mov.f32 	%f740, %f250;
	mov.f32 	%f741, %f250;
	@%p56 bra 	$L__BB0_36;
// %bb.21:                              // %L377
	mul.lo.s32 	%r320, %r163, %r149;
	mul.hi.u32 	%r321, %r320, -1431655765;
	shr.u32 	%r322, %r321, 4;
	mul.lo.s32 	%r323, %r322, 24;
	sub.s32 	%r324, %r320, %r323;
	cvt.rn.f32.s32 	%f311, %r324;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p57, %f738, 0f40000000;
	@%p57 bra 	$L__BB0_33;
// %bb.22:
	setp.gtu.f32 	%p58, %f738, 0f4B800000;
	@%p58 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_23;
$L__BB0_29:
	mov.b32 	%r16, %f738;
	and.b32  	%r325, %r16, 8388607;
	or.b32  	%r3000, %r325, 1065353216;
	mov.b32 	%f737, %r3000;
	add.s32 	%r326, %r16, -1073741824;
	and.b32  	%r3001, %r326, -8388608;
	setp.eq.s32 	%p64, %r3001, 0;
	@%p64 bra 	$L__BB0_32;
// %bb.30:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_31:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r327, %r3001, 192937984;
	add.s32 	%r328, %r3000, %r327;
	mov.b32 	%f323, %r328;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3001, %r3001, %r327;
	mov.b32 	%r3000, %f737;
	setp.ne.s32 	%p65, %r3001, 0;
	setp.ne.s32 	%p66, %r3000, 0;
	and.pred  	%p67, %p65, %p66;
	@%p67 bra 	$L__BB0_31;
$L__BB0_32:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p68, %r16, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p68;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_33;
$L__BB0_23:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r15, %f21;
	setp.lt.u32 	%p59, %r15, 1073741824;
	@%p59 bra 	$L__BB0_28;
// %bb.24:
	setp.lt.u32 	%p60, %r15, -2147483647;
	@%p60 bra 	$L__BB0_26;
// %bb.25:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p63, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p63;
	bra.uni 	$L__BB0_28;
$L__BB0_26:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p61, %f21, 0f40800000;
	@%p61 bra 	$L__BB0_28;
// %bb.27:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p62, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p62;
$L__BB0_28:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_33:                             // %__internal_fmodf_kernel.exit.i2027
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p69, %f332, 0f7F800000;
	@%p69 bra 	$L__BB0_35;
// %bb.34:
	mov.b32 	%r329, %f18;
	and.b32  	%r330, %r329, -2147483648;
	mov.b32 	%r331, %f738;
	or.b32  	%r332, %r330, %r331;
	mov.b32 	%f738, %r332;
$L__BB0_35:                             // %__nv_fmodf.exit2028
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r333, %f333;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r335, %r334, 1056964608;
	mov.b32 	%f334, %r335;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p70, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p70;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p71, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p71;
	cvt.rzi.s32.f32 	%r336, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r337, %r336, 1;
	setp.eq.b32 	%p72, %r337, 1;
	selp.f32 	%f352, %f350, %f351, %p72;
	selp.f32 	%f353, %f351, %f350, %p72;
	and.b32  	%r338, %r336, 2;
	setp.eq.s32 	%p73, %r338, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p73;
	add.s32 	%r339, %r336, 1;
	and.b32  	%r340, %r339, 2;
	setp.eq.s32 	%p74, %r340, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p74;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p75, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f741, %f360, %f355, %p75;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p76, %f361, 0f4B800000;
	add.f32 	%f362, %f741, 0f3F800000;
	selp.f32 	%f740, %f362, %f358, %p76;
$L__BB0_36:                             // %L411
	mul.f32 	%f236, %f235, %f235;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	and.b32  	%r25, %r149, 3;
	setp.eq.s32 	%p77, %r25, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p77 bra 	$L__BB0_52;
// %bb.37:                              // %L449
	mul.lo.s32 	%r347, %r162, %r25;
	cvt.u16.u32 	%rs11, %r347;
	mul.lo.s16 	%rs12, %rs11, 171;
	shr.u16 	%rs13, %rs12, 9;
	mul.lo.s16 	%rs14, %rs13, 3;
	sub.s16 	%rs15, %rs11, %rs14;
	and.b16  	%rs16, %rs15, 255;
	cvt.rn.f32.u16 	%f364, %rs16;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p78, %f744, 0f40000000;
	@%p78 bra 	$L__BB0_49;
// %bb.38:
	setp.gtu.f32 	%p79, %f744, 0f4B800000;
	@%p79 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_39;
$L__BB0_45:
	mov.b32 	%r27, %f744;
	and.b32  	%r348, %r27, 8388607;
	or.b32  	%r3002, %r348, 1065353216;
	mov.b32 	%f743, %r3002;
	add.s32 	%r349, %r27, -1073741824;
	and.b32  	%r3003, %r349, -8388608;
	setp.eq.s32 	%p85, %r3003, 0;
	@%p85 bra 	$L__BB0_48;
// %bb.46:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_47:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r350, %r3003, 192937984;
	add.s32 	%r351, %r3002, %r350;
	mov.b32 	%f376, %r351;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3003, %r3003, %r350;
	mov.b32 	%r3002, %f743;
	setp.ne.s32 	%p86, %r3003, 0;
	setp.ne.s32 	%p87, %r3002, 0;
	and.pred  	%p88, %p86, %p87;
	@%p88 bra 	$L__BB0_47;
$L__BB0_48:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p89, %r27, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p89;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_49;
$L__BB0_39:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r26, %f42;
	setp.lt.u32 	%p80, %r26, 1073741824;
	@%p80 bra 	$L__BB0_44;
// %bb.40:
	setp.lt.u32 	%p81, %r26, -2147483647;
	@%p81 bra 	$L__BB0_42;
// %bb.41:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p84, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p84;
	bra.uni 	$L__BB0_44;
$L__BB0_42:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p82, %f42, 0f40800000;
	@%p82 bra 	$L__BB0_44;
// %bb.43:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p83, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p83;
$L__BB0_44:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_49:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p90, %f385, 0f7F800000;
	@%p90 bra 	$L__BB0_51;
// %bb.50:
	mov.b32 	%r352, %f39;
	and.b32  	%r353, %r352, -2147483648;
	mov.b32 	%r354, %f744;
	or.b32  	%r355, %r353, %r354;
	mov.b32 	%f744, %r355;
$L__BB0_51:                             // %__nv_fmodf.exit2059
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r356, %f386;
	and.b32  	%r357, %r356, -2147483648;
	or.b32  	%r358, %r357, 1056964608;
	mov.b32 	%f387, %r358;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p91, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p91;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p92, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p92;
	cvt.rzi.s32.f32 	%r359, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r360, %r359, 1;
	setp.eq.b32 	%p93, %r360, 1;
	selp.f32 	%f405, %f403, %f404, %p93;
	selp.f32 	%f406, %f404, %f403, %p93;
	and.b32  	%r361, %r359, 2;
	setp.eq.s32 	%p94, %r361, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p94;
	add.s32 	%r362, %r359, 1;
	and.b32  	%r363, %r362, 2;
	setp.eq.s32 	%p95, %r363, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p95;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p96, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p96;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p97, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p97;
$L__BB0_52:                             // %L483
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f291, %f290, %f290;
	or.pred  	%p100, %p56, %p77;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p100 bra 	$L__BB0_68;
// %bb.53:                              // %L491
	mul.lo.s32 	%r364, %r163, %r25;
	mul.hi.u32 	%r365, %r364, -1431655765;
	shr.u32 	%r366, %r365, 1;
	mul.lo.s32 	%r367, %r366, 3;
	sub.s32 	%r368, %r364, %r367;
	cvt.rn.f32.s32 	%f417, %r368;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p101, %f750, 0f40000000;
	@%p101 bra 	$L__BB0_65;
// %bb.54:
	setp.gtu.f32 	%p102, %f750, 0f4B800000;
	@%p102 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_55;
$L__BB0_61:
	mov.b32 	%r35, %f750;
	and.b32  	%r369, %r35, 8388607;
	or.b32  	%r3004, %r369, 1065353216;
	mov.b32 	%f749, %r3004;
	add.s32 	%r370, %r35, -1073741824;
	and.b32  	%r3005, %r370, -8388608;
	setp.eq.s32 	%p108, %r3005, 0;
	@%p108 bra 	$L__BB0_64;
// %bb.62:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_63:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r371, %r3005, 192937984;
	add.s32 	%r372, %r3004, %r371;
	mov.b32 	%f429, %r372;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3005, %r3005, %r371;
	mov.b32 	%r3004, %f749;
	setp.ne.s32 	%p109, %r3005, 0;
	setp.ne.s32 	%p110, %r3004, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_63;
$L__BB0_64:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p112, %r35, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_65;
$L__BB0_55:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r34, %f63;
	setp.lt.u32 	%p103, %r34, 1073741824;
	@%p103 bra 	$L__BB0_60;
// %bb.56:
	setp.lt.u32 	%p104, %r34, -2147483647;
	@%p104 bra 	$L__BB0_58;
// %bb.57:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p107, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p107;
	bra.uni 	$L__BB0_60;
$L__BB0_58:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p105, %f63, 0f40800000;
	@%p105 bra 	$L__BB0_60;
// %bb.59:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p106, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p106;
$L__BB0_60:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_65:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p113, %f438, 0f7F800000;
	@%p113 bra 	$L__BB0_67;
// %bb.66:
	mov.b32 	%r373, %f60;
	and.b32  	%r374, %r373, -2147483648;
	mov.b32 	%r375, %f750;
	or.b32  	%r376, %r374, %r375;
	mov.b32 	%f750, %r376;
$L__BB0_67:                             // %__nv_fmodf.exit2090
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r377, %f439;
	and.b32  	%r378, %r377, -2147483648;
	or.b32  	%r379, %r378, 1056964608;
	mov.b32 	%f440, %r379;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p114, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p114;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p115, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p115;
	cvt.rzi.s32.f32 	%r380, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r381, %r380, 1;
	setp.eq.b32 	%p116, %r381, 1;
	selp.f32 	%f458, %f456, %f457, %p116;
	selp.f32 	%f459, %f457, %f456, %p116;
	and.b32  	%r382, %r380, 2;
	setp.eq.s32 	%p117, %r382, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p117;
	add.s32 	%r383, %r380, 1;
	and.b32  	%r384, %r383, 2;
	setp.eq.s32 	%p118, %r384, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p118;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p119, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p119;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p120, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p120;
$L__BB0_68:                             // %L525
	cvt.rzi.s32.f32 	%r298, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r42, %r269, 2;
	setp.eq.s32 	%p121, %r42, 0;
	mov.f32 	%f754, %f746;
	mov.f32 	%f756, %f752;
	@%p121 bra 	$L__BB0_70;
// %bb.69:                              // %L534
	neg.f32 	%f756, %f757;
	neg.f32 	%f754, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_70:                             // %L536
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r299, %r298, 1;
	cvt.rzi.s32.f32 	%r315, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	@%p16 bra 	$L__BB0_185;
// %bb.71:
	@%p292 bra 	$L__BB0_181;
	bra.uni 	$L__BB0_72;
$L__BB0_181:
	mov.b32 	%r165, %f788;
	and.b32  	%r391, %r165, 8388607;
	or.b32  	%r3051, %r391, 1065353216;
	mov.b32 	%f787, %r3051;
	add.s32 	%r392, %r165, -1073741824;
	and.b32  	%r3052, %r392, -8388608;
	setp.eq.s32 	%p129, %r3052, 0;
	@%p129 bra 	$L__BB0_184;
// %bb.182:                             // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_183:                            // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r393, %r3052, 192937984;
	add.s32 	%r394, %r3051, %r393;
	mov.b32 	%f479, %r394;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3052, %r3052, %r393;
	mov.b32 	%r3051, %f787;
	setp.ne.s32 	%p130, %r3052, 0;
	setp.ne.s32 	%p131, %r3051, 0;
	and.pred  	%p132, %p130, %p131;
	@%p132 bra 	$L__BB0_183;
$L__BB0_184:                            // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p133, %r165, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p133;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_185;
$L__BB0_72:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r164, %f189;
	setp.lt.u32 	%p124, %r164, 1073741824;
	@%p124 bra 	$L__BB0_180;
// %bb.73:
	setp.lt.u32 	%p125, %r164, -2147483647;
	@%p125 bra 	$L__BB0_178;
// %bb.74:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p128, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p128;
	bra.uni 	$L__BB0_180;
$L__BB0_178:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p126, %f189, 0f40800000;
	@%p126 bra 	$L__BB0_180;
// %bb.179:                             // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p127, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p127;
$L__BB0_180:                            // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_185:                            // %__internal_fmodf_kernel.exit.i2120
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p31, %r299, 1;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r316, %r315, 1;
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p134, %f488, 0f7F800000;
	@%p134 bra 	$L__BB0_187;
// %bb.186:
	mov.b32 	%r395, %f788;
	or.b32  	%r396, %r158, %r395;
	mov.b32 	%f788, %r396;
$L__BB0_187:                            // %__nv_fmodf.exit2121
	selp.f32 	%f246, %f244, %f245, %p31;
	and.b32  	%r300, %r298, 2;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p51, %r316, 1;
	add.f32 	%f489, %f788, %f788;
	mov.b32 	%r403, %f489;
	and.b32  	%r404, %r403, -2147483648;
	or.b32  	%r405, %r404, 1056964608;
	mov.b32 	%f490, %r405;
	add.f32 	%f491, %f489, %f490;
	cvt.rzi.f32.f32 	%f492, %f491;
	abs.f32 	%f493, %f489;
	setp.gt.f32 	%p135, %f493, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p135;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p136, %f493, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p136;
	cvt.rzi.s32.f32 	%r406, %f496;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	mul.f32 	%f498, %f497, %f497;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	and.b32  	%r407, %r406, 1;
	setp.eq.b32 	%p137, %r407, 1;
	selp.f32 	%f508, %f506, %f507, %p137;
	and.b32  	%r408, %r406, 2;
	mov.f32 	%f776, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f776, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p142, %f760, 0f40000000;
	@%p142 bra 	$L__BB0_86;
// %bb.75:
	setp.gtu.f32 	%p143, %f760, 0f4B800000;
	@%p143 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_76;
$L__BB0_82:
	mov.b32 	%r46, %f760;
	and.b32  	%r411, %r46, 8388607;
	or.b32  	%r3006, %r411, 1065353216;
	mov.b32 	%f759, %r3006;
	add.s32 	%r412, %r46, -1073741824;
	and.b32  	%r3007, %r412, -8388608;
	setp.eq.s32 	%p149, %r3007, 0;
	@%p149 bra 	$L__BB0_85;
// %bb.83:                              // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_84:                             // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r413, %r3007, 192937984;
	add.s32 	%r414, %r3006, %r413;
	mov.b32 	%f532, %r414;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3007, %r3007, %r413;
	mov.b32 	%r3006, %f759;
	setp.ne.s32 	%p150, %r3007, 0;
	setp.ne.s32 	%p151, %r3006, 0;
	and.pred  	%p152, %p150, %p151;
	@%p152 bra 	$L__BB0_84;
$L__BB0_85:                             // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p153, %r46, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p153;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_86;
$L__BB0_76:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p144, %r45, 1073741824;
	@%p144 bra 	$L__BB0_81;
// %bb.77:
	setp.lt.u32 	%p145, %r45, -2147483647;
	@%p145 bra 	$L__BB0_79;
// %bb.78:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p148, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p148;
	bra.uni 	$L__BB0_81;
$L__BB0_79:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p146, %f88, 0f40800000;
	@%p146 bra 	$L__BB0_81;
// %bb.80:                              // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p147, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p147;
$L__BB0_81:                             // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_86:                             // %__internal_fmodf_kernel.exit.i2151
	setp.eq.s32 	%p32, %r300, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r301, %r298, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	selp.f32 	%f301, %f299, %f300, %p51;
	and.b32  	%r317, %r315, 2;
	setp.eq.s32 	%p138, %r408, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r409, %r406, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p154, %f541, 0f7F800000;
	@%p154 bra 	$L__BB0_88;
// %bb.87:
	mov.b32 	%r415, %f203;
	and.b32  	%r416, %r415, -2147483648;
	mov.b32 	%r417, %f760;
	or.b32  	%r418, %r416, %r417;
	mov.b32 	%f760, %r418;
$L__BB0_88:                             // %__nv_fmodf.exit2152
	selp.f32 	%f247, %f245, %f244, %p31;
	selp.f32 	%f249, %f246, %f248, %p32;
	and.b32  	%r302, %r301, 2;
	setp.eq.f32 	%p34, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	setp.eq.s32 	%p52, %r317, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r318, %r315, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p137;
	selp.f32 	%f511, %f508, %f510, %p138;
	and.b32  	%r410, %r409, 2;
	setp.eq.f32 	%p140, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	add.f32 	%f542, %f760, %f760;
	mov.b32 	%r419, %f542;
	and.b32  	%r420, %r419, -2147483648;
	or.b32  	%r421, %r420, 1056964608;
	mov.b32 	%f543, %r421;
	add.f32 	%f544, %f542, %f543;
	cvt.rzi.f32.f32 	%f545, %f544;
	abs.f32 	%f546, %f542;
	setp.gt.f32 	%p155, %f546, 0f4B000000;
	selp.f32 	%f547, %f542, %f545, %p155;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p156, %f546, 0f3F000000;
	selp.f32 	%f549, %f548, %f547, %p156;
	cvt.rzi.s32.f32 	%r422, %f549;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	mul.f32 	%f551, %f550, %f550;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	and.b32  	%r423, %r422, 1;
	setp.eq.b32 	%p157, %r423, 1;
	selp.f32 	%f561, %f559, %f560, %p157;
	and.b32  	%r424, %r422, 2;
	setp.eq.s32 	%p158, %r424, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r425, %r422, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	cvt.rn.f32.s32 	%f572, %r149;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p162, %f764, 0f40000000;
	@%p162 bra 	$L__BB0_100;
// %bb.89:
	setp.gtu.f32 	%p163, %f764, 0f4B800000;
	@%p163 bra 	$L__BB0_96;
	bra.uni 	$L__BB0_90;
$L__BB0_96:
	mov.b32 	%r54, %f764;
	and.b32  	%r427, %r54, 8388607;
	or.b32  	%r3008, %r427, 1065353216;
	mov.b32 	%f763, %r3008;
	add.s32 	%r428, %r54, -1073741824;
	and.b32  	%r3009, %r428, -8388608;
	setp.eq.s32 	%p169, %r3009, 0;
	@%p169 bra 	$L__BB0_99;
// %bb.97:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_98:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r429, %r3009, 192937984;
	add.s32 	%r430, %r3008, %r429;
	mov.b32 	%f584, %r430;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3009, %r3009, %r429;
	mov.b32 	%r3008, %f763;
	setp.ne.s32 	%p170, %r3009, 0;
	setp.ne.s32 	%p171, %r3008, 0;
	and.pred  	%p172, %p170, %p171;
	@%p172 bra 	$L__BB0_98;
$L__BB0_99:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p173, %r54, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p173;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_100;
$L__BB0_90:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r53, %f107;
	setp.lt.u32 	%p164, %r53, 1073741824;
	@%p164 bra 	$L__BB0_95;
// %bb.91:
	setp.lt.u32 	%p165, %r53, -2147483647;
	@%p165 bra 	$L__BB0_93;
// %bb.92:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p168, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p168;
	bra.uni 	$L__BB0_95;
$L__BB0_93:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p166, %f107, 0f40800000;
	@%p166 bra 	$L__BB0_95;
// %bb.94:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p167, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p167;
$L__BB0_95:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_100:                            // %__internal_fmodf_kernel.exit.i2182
	setp.eq.s32 	%p33, %r302, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p34;
	abs.f32 	%f256, %f784;
	selp.f32 	%f302, %f300, %f299, %p51;
	selp.f32 	%f304, %f301, %f303, %p52;
	and.b32  	%r319, %r318, 2;
	setp.eq.f32 	%p54, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p139, %r410, 0;
	sub.f32 	%f513, %f776, %f509;
	selp.f32 	%f517, %f516, %f511, %p140;
	abs.f32 	%f518, %f788;
	selp.f32 	%f562, %f560, %f559, %p157;
	selp.f32 	%f564, %f561, %f563, %p158;
	and.b32  	%r426, %r425, 2;
	setp.eq.f32 	%p160, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p174, %f593, 0f7F800000;
	@%p174 bra 	$L__BB0_102;
// %bb.101:
	mov.b32 	%r431, %f104;
	and.b32  	%r432, %r431, -2147483648;
	mov.b32 	%r433, %f764;
	or.b32  	%r434, %r432, %r433;
	mov.b32 	%f764, %r434;
$L__BB0_102:                            // %__nv_fmodf.exit2183
	selp.f32 	%f252, %f247, %f251, %p33;
	setp.gt.f32 	%p35, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	setp.eq.s32 	%p53, %r319, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p54;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p139;
	setp.gt.f32 	%p141, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	setp.eq.s32 	%p159, %r426, 0;
	sub.f32 	%f566, %f776, %f562;
	selp.f32 	%f102, %f569, %f564, %p160;
	abs.f32 	%f570, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%r441, %f595;
	and.b32  	%r442, %r441, -2147483648;
	or.b32  	%r443, %r442, 1056964608;
	mov.b32 	%f596, %r443;
	add.f32 	%f597, %f595, %f596;
	cvt.rzi.f32.f32 	%f598, %f597;
	abs.f32 	%f599, %f595;
	setp.gt.f32 	%p175, %f599, 0f4B000000;
	selp.f32 	%f600, %f595, %f598, %p175;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p176, %f599, 0f3F000000;
	selp.f32 	%f602, %f601, %f600, %p176;
	cvt.rzi.s32.f32 	%r444, %f602;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	and.b32  	%r445, %r444, 1;
	setp.eq.b32 	%p177, %r445, 1;
	selp.f32 	%f614, %f612, %f613, %p177;
	selp.f32 	%f615, %f613, %f612, %p177;
	and.b32  	%r446, %r444, 2;
	setp.eq.s32 	%p178, %r446, 0;
	neg.f32 	%f616, %f614;
	selp.f32 	%f617, %f614, %f616, %p178;
	add.s32 	%r447, %r444, 1;
	and.b32  	%r448, %r447, 2;
	setp.eq.s32 	%p179, %r448, 0;
	sub.f32 	%f618, %f776, %f615;
	cvt.rzi.f32.f32 	%f620, %f764;
	setp.eq.f32 	%p180, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	selp.f32 	%f622, %f621, %f617, %p180;
	abs.f32 	%f623, %f764;
	and.b32  	%r64, %r269, 1;
	shr.u32 	%r65, %r269, 4;
	setp.ne.s32 	%p182, %r64, %r65;
	mov.f32 	%f770, %f776;
	mov.f32 	%f779, %f776;
	@%p182 bra 	$L__BB0_118;
// %bb.103:                             // %L741
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p183, %f768, 0f40000000;
	@%p183 bra 	$L__BB0_115;
// %bb.104:
	setp.gtu.f32 	%p184, %f768, 0f4B800000;
	@%p184 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r67, %f768;
	and.b32  	%r449, %r67, 8388607;
	or.b32  	%r3010, %r449, 1065353216;
	mov.b32 	%f767, %r3010;
	add.s32 	%r450, %r67, -1073741824;
	and.b32  	%r3011, %r450, -8388608;
	setp.eq.s32 	%p190, %r3011, 0;
	@%p190 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r451, %r3011, 192937984;
	add.s32 	%r452, %r3010, %r451;
	mov.b32 	%f638, %r452;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3011, %r3011, %r451;
	mov.b32 	%r3010, %f767;
	setp.ne.s32 	%p191, %r3011, 0;
	setp.ne.s32 	%p192, %r3010, 0;
	and.pred  	%p193, %p191, %p192;
	@%p193 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p194, %r67, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p194;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r66, %f124;
	setp.lt.u32 	%p185, %r66, 1073741824;
	@%p185 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p186, %r66, -2147483647;
	@%p186 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p189, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p189;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p187, %f124, 0f40800000;
	@%p187 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p188, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p188;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p195, %f647, 0f7F800000;
	@%p195 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r453, %f121;
	and.b32  	%r454, %r453, -2147483648;
	mov.b32 	%r455, %f768;
	or.b32  	%r456, %r454, %r455;
	mov.b32 	%f768, %r456;
$L__BB0_117:                            // %__nv_fmodf.exit2214
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r457, %f648;
	and.b32  	%r458, %r457, -2147483648;
	or.b32  	%r459, %r458, 1056964608;
	mov.b32 	%f649, %r459;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p196, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p196;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p197, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p197;
	cvt.rzi.s32.f32 	%r460, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r461, %r460, 1;
	setp.eq.b32 	%p198, %r461, 1;
	selp.f32 	%f667, %f665, %f666, %p198;
	selp.f32 	%f668, %f666, %f665, %p198;
	and.b32  	%r462, %r460, 2;
	setp.eq.s32 	%p199, %r462, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p199;
	add.s32 	%r463, %r460, 1;
	and.b32  	%r464, %r463, 2;
	setp.eq.s32 	%p200, %r464, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p200;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p201, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p201;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p202, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p202;
$L__BB0_118:                            // %L780
	selp.f32 	%f258, %f257, %f252, %p35;
	selp.f32 	%f306, %f302, %f305, %p53;
	setp.gt.f32 	%p55, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p141;
	selp.f32 	%f567, %f562, %f566, %p159;
	setp.gt.f32 	%p161, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p179;
	setp.gt.f32 	%p181, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	and.b32  	%r63, %r149, 1;
	mov.f32 	%f781, %f776;
	@%p182 bra 	$L__BB0_134;
// %bb.119:                             // %L783
	cvt.rn.f32.s32 	%f679, %r63;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p204, %f774, 0f40000000;
	@%p204 bra 	$L__BB0_131;
// %bb.120:
	setp.gtu.f32 	%p205, %f774, 0f4B800000;
	@%p205 bra 	$L__BB0_127;
	bra.uni 	$L__BB0_121;
$L__BB0_127:
	mov.b32 	%r75, %f774;
	and.b32  	%r465, %r75, 8388607;
	or.b32  	%r3012, %r465, 1065353216;
	mov.b32 	%f773, %r3012;
	add.s32 	%r466, %r75, -1073741824;
	and.b32  	%r3013, %r466, -8388608;
	setp.eq.s32 	%p211, %r3013, 0;
	@%p211 bra 	$L__BB0_130;
// %bb.128:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_129:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r467, %r3013, 192937984;
	add.s32 	%r468, %r3012, %r467;
	mov.b32 	%f691, %r468;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3013, %r3013, %r467;
	mov.b32 	%r3012, %f773;
	setp.ne.s32 	%p212, %r3013, 0;
	setp.ne.s32 	%p213, %r3012, 0;
	and.pred  	%p214, %p212, %p213;
	@%p214 bra 	$L__BB0_129;
$L__BB0_130:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p215, %r75, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p215;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_131;
$L__BB0_121:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r74, %f145;
	setp.lt.u32 	%p206, %r74, 1073741824;
	@%p206 bra 	$L__BB0_126;
// %bb.122:
	setp.lt.u32 	%p207, %r74, -2147483647;
	@%p207 bra 	$L__BB0_124;
// %bb.123:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p210, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p210;
	bra.uni 	$L__BB0_126;
$L__BB0_124:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p208, %f145, 0f40800000;
	@%p208 bra 	$L__BB0_126;
// %bb.125:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p209, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p209;
$L__BB0_126:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_131:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p216, %f700, 0f7F800000;
	@%p216 bra 	$L__BB0_133;
// %bb.132:
	mov.b32 	%r469, %f142;
	and.b32  	%r470, %r469, -2147483648;
	mov.b32 	%r471, %f774;
	or.b32  	%r472, %r470, %r471;
	mov.b32 	%f774, %r472;
$L__BB0_133:                            // %__nv_fmodf.exit2245
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r473, %f701;
	and.b32  	%r474, %r473, -2147483648;
	or.b32  	%r475, %r474, 1056964608;
	mov.b32 	%f702, %r475;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p217, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p217;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p218, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p218;
	cvt.rzi.s32.f32 	%r476, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r477, %r476, 1;
	setp.eq.b32 	%p219, %r477, 1;
	selp.f32 	%f720, %f718, %f719, %p219;
	selp.f32 	%f721, %f719, %f718, %p219;
	and.b32  	%r478, %r476, 2;
	setp.eq.s32 	%p220, %r478, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p220;
	add.s32 	%r479, %r476, 1;
	and.b32  	%r480, %r479, 2;
	setp.eq.s32 	%p221, %r480, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p221;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p222, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p222;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p223, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p223;
$L__BB0_134:                            // %L817
	mov.b32 	%r291, %f258;
	mov.b32 	%r294, %f255;
	selp.f32 	%f17, %f310, %f306, %p55;
	mov.b32 	%r399, %f520;
	mov.b32 	%r402, %f517;
	selp.f32 	%f103, %f571, %f567, %p161;
	selp.f32 	%f625, %f624, %f619, %p181;
	mov.f32 	%f778, %f770;
	mov.f32 	%f780, %f776;
	@%p121 bra 	$L__BB0_136;
// %bb.135:                             // %L826
	neg.f32 	%f780, %f781;
	neg.f32 	%f778, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_136:                            // %L828
	xor.b32  	%r290, %r294, -2147483648;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	mov.b32 	%r342, %f17;
	mov.b32 	%r343, %f740;
	mov.b32 	%r345, %f16;
	mov.b32 	%r346, %f741;
	mov.b32 	%r386, %f754;
	mov.b32 	%r387, %f756;
	mov.b32 	%r389, %f755;
	mov.b32 	%r390, %f757;
	xor.b32  	%r398, %r402, -2147483648;
	mov.b32 	%r437, %f625;
	mov.b32 	%r436, %f103;
	mov.b32 	%r440, %f622;
	mov.b32 	%r439, %f102;
	mov.b32 	%r482, %f778;
	mov.b32 	%r483, %f780;
	mov.b32 	%r485, %f779;
	mov.b32 	%r486, %f781;
	setp.gt.u32 	%p225, %r269, 15;
	mov.u32 	%r174, 999999999;
	@%p225 bra 	$L__BB0_138;
// %bb.137:                             // %L858
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	mad.lo.s32 	%r488, %r269, 6, %r1;
	cvt.u16.u32 	%rs17, %r488;
	and.b16  	%rs18, %rs17, 255;
	mul.lo.s16 	%rs19, %rs18, 171;
	shr.u16 	%rs20, %rs19, 14;
	mul.lo.s16 	%rs21, %rs20, 96;
	sub.s16 	%rs22, %rs17, %rs21;
	cvt.u32.u16 	%r489, %rs22;
	and.b32  	%r490, %r489, 255;
	mul.wide.u32 	%rd19, %r490, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r491, [%rd20];
	cvt.s32.s16 	%r492, %r491;
	shr.s32 	%r493, %r491, 16;
	mul.lo.s32 	%r494, %r493, 290;
	mad.lo.s32 	%r174, %r492, 33, %r494;
$L__BB0_138:                            // %pass437
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r294, %r291;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r341, %r343, %r342;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r344, %r346, %r345;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r385, %r387, %r386;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r397, %r399, %r398;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r402, %r399;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r435, %r437, %r436;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r438, %r440, %r439;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r481, %r483, %r482;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r484, %r486, %r485;
	// end inline asm
	shl.b32 	%r496, %r1, 1;
	and.b32  	%r497, %r496, 2;
	shr.u32 	%r498, %r269, 3;
	bfe.u32 	%r499, %r269, 3, 1;
	or.b32  	%r500, %r497, %r499;
	mul.lo.s32 	%r501, %r148, 24;
	and.b32  	%r502, %r498, 2;
	or.b32  	%r175, %r502, %r63;
	cvt.u16.u32 	%rs25, %r175;
	mul.lo.s16 	%rs26, %rs25, 171;
	shr.u16 	%rs27, %rs26, 9;
	mul.lo.s16 	%rs28, %rs27, 3;
	sub.s16 	%rs29, %rs25, %rs28;
	cvt.u32.u16 	%r503, %rs29;
	and.b32  	%r504, %r503, 255;
	and.b16  	%rs30, %rs29, 255;
	mul.wide.u16 	%r505, %rs30, 8;
	add.s32 	%r506, %r501, %r5;
	or.b32  	%r507, %r506, %r500;
	add.s32 	%r508, %r507, %r505;
	mul.wide.u32 	%rd21, %r508, 4;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.u32 	%r176, [%rd22];
	or.b32  	%r509, %r500, 4;
	cvt.u64.u32 	%rd23, %r505;
	cvt.u64.u32 	%rd24, %r506;
	cvt.u64.u32 	%rd25, %r500;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd27, %rd26, %rd23;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r177, [%rd29+16];
	cvt.u64.u32 	%rd30, %r501;
	cvt.u64.u32 	%rd31, %r5;
	add.s64 	%rd32, %rd31, %rd30;
	add.s64 	%rd33, %rd32, %rd25;
	add.s64 	%rd34, %rd33, %rd23;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r178, [%rd36+384];
	cvt.u64.u32 	%rd37, %r509;
	add.s64 	%rd38, %rd32, %rd37;
	add.s64 	%rd39, %rd38, %rd23;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.u32 	%r179, [%rd41+384];
	shl.b32 	%r510, %r1, 2;
	or.b32  	%r180, %r498, %r510;
	shl.b32 	%r511, %r4, 5;
	shl.b32 	%r512, %r269, 2;
	and.b32  	%r513, %r512, 28;
	or.b32  	%r181, %r513, %r511;
	or.b32  	%r514, %r498, 24;
	add.s32 	%r182, %r514, %r510;
	and.b32  	%r183, %r269, 4;
	bfe.s32 	%r515, %r269, 2, 1;
	shl.b32 	%r516, %r269, 4;
	and.b32  	%r517, %r161, 8;
	or.b32  	%r518, %r517, %r516;
	bfe.u32 	%r519, %r518, 3, 3;
	mul.lo.s32 	%r184, %r519, 260;
	cvt.u16.u32 	%rs31, %r269;
	and.b16  	%rs32, %rs31, 255;
	mul.lo.s16 	%rs33, %rs32, 171;
	shr.u16 	%rs34, %rs33, 12;
	mul.lo.s16 	%rs35, %rs34, 24;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.u32.u16 	%r520, %rs36;
	and.b32  	%r185, %r520, 255;
	add.s32 	%r521, %r1, 6;
	add.s32 	%r522, %r2, 192;
	and.b32  	%r523, %r522, 224;
	shr.u32 	%r524, %r521, 3;
	mad.lo.s32 	%r186, %r524, 260, %r523;
	add.s32 	%r525, %r1, 12;
	add.s32 	%r526, %r2, 128;
	and.b32  	%r527, %r526, 224;
	shr.u32 	%r528, %r525, 3;
	mad.lo.s32 	%r187, %r528, 260, %r527;
	add.s32 	%r529, %r1, 18;
	add.s32 	%r530, %r2, 64;
	and.b32  	%r531, %r530, 224;
	shr.u32 	%r532, %r529, 3;
	mad.lo.s32 	%r188, %r532, 260, %r531;
	or.b32  	%r189, %r2, 780;
	add.s32 	%r533, %r1, 30;
	shr.u32 	%r534, %r533, 3;
	mad.lo.s32 	%r190, %r534, 260, %r523;
	add.s32 	%r535, %r1, 36;
	shr.u32 	%r536, %r535, 3;
	mad.lo.s32 	%r191, %r536, 260, %r527;
	add.s32 	%r537, %r1, 42;
	shr.u32 	%r538, %r537, 3;
	mad.lo.s32 	%r192, %r538, 260, %r531;
	or.b32  	%r193, %r2, 1560;
	add.s32 	%r539, %r1, 54;
	shr.u32 	%r540, %r539, 3;
	mad.lo.s32 	%r194, %r540, 260, %r523;
	add.s32 	%r541, %r1, 60;
	bfe.u32 	%r542, %r541, 3, 3;
	mad.lo.s32 	%r195, %r542, 260, %r527;
	shr.u32 	%r543, %r1, 1;
	cvt.u16.u32 	%rs37, %r543;
	and.b16  	%rs38, %rs37, 255;
	mul.lo.s16 	%rs39, %rs38, 171;
	shr.u16 	%rs40, %rs39, 9;
	mul.lo.s16 	%rs41, %rs40, 3;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.u32.u16 	%r544, %rs42;
	and.b32  	%r196, %r544, 255;
	mul.lo.s32 	%r545, %r148, 870;
	mad.lo.s32 	%r546, %r500, 33, %r545;
	mad.lo.s32 	%r197, %r504, 290, %r546;
	add.s32 	%r198, %r197, 132;
	setp.lt.u32 	%p227, %r269, 4;
	setp.eq.s32 	%p228, %r149, 1;
	setp.eq.s32 	%p229, %r149, 4;
	setp.eq.s32 	%p230, %r149, 5;
	bfe.s32 	%r547, %r269, 3, 1;
	and.b32  	%r199, %r547, 98;
	setp.eq.s32 	%p231, %r64, 0;
	selp.b32 	%r200, 0, 784, %p231;
	selp.b32 	%r201, 0, 392, %p121;
	or.b32  	%r202, %r497, %r65;
	and.b32  	%r203, %r515, 196;
	or.b32  	%r204, %r199, %r200;
	add.s32 	%r548, %r204, %r201;
	add.s32 	%r549, %r548, %r202;
	add.s32 	%r205, %r549, %r203;
	add.s32 	%r550, %r548, 1576;
	add.s32 	%r551, %r550, %r202;
	add.s32 	%r206, %r551, %r203;
	or.b32  	%r207, %r202, 4;
	add.s32 	%r552, %r548, %r207;
	add.s32 	%r208, %r552, %r203;
	add.s32 	%r553, %r550, %r207;
	add.s32 	%r209, %r553, %r203;
	add.s32 	%r554, %r548, 1584;
	add.s32 	%r555, %r554, %r202;
	add.s32 	%r210, %r555, %r203;
	add.s32 	%r556, %r554, %r207;
	add.s32 	%r211, %r556, %r203;
	shr.u32 	%r557, %r1, 2;
	mul.lo.s32 	%r558, %r65, 784;
	and.b32  	%r559, %r1, 1;
	neg.s32 	%r560, %r559;
	and.b32  	%r561, %r560, 392;
	and.b32  	%r562, %r161, 6;
	and.b32  	%r563, %r547, 1576;
	bfe.s32 	%r564, %r1, 1, 1;
	and.b32  	%r565, %r564, 196;
	mad.lo.s32 	%r566, %r557, 98, %r558;
	add.s32 	%r567, %r566, %r562;
	or.b32  	%r568, %r567, %r63;
	add.s32 	%r569, %r568, %r561;
	add.s32 	%r570, %r569, %r563;
	add.s32 	%r212, %r570, %r565;
	add.s32 	%r213, %r212, 8;
	mul.lo.s32 	%r571, %r266, 294912;
	cvt.u16.u32 	%rs43, %r180;
	and.b16  	%rs44, %rs43, 255;
	mul.lo.s16 	%rs45, %rs44, 171;
	shr.u16 	%rs46, %rs45, 9;
	and.b16  	%rs47, %rs46, 24;
	add.s16 	%rs48, %rs43, %rs47;
	shl.b16 	%rs49, %rs48, 3;
	cvt.u32.u16 	%r572, %rs49;
	and.b32  	%r573, %r572, 248;
	and.b32  	%r574, %r269, 7;
	or.b32  	%r575, %r574, %r5;
	add.s32 	%r214, %r575, %r573;
	cvt.s64.s32 	%rd6, %r571;
	add.s32 	%r576, %r197, %r196;
	mul.wide.u32 	%rd42, %r576, 4;
	mov.u64 	%rd43, shmem;
	add.s64 	%rd7, %rd43, %rd42;
	add.s32 	%r577, %r198, %r196;
	mul.wide.u32 	%rd44, %r577, 4;
	add.s64 	%rd8, %rd43, %rd44;
	cvt.u64.u32 	%rd45, %r197;
	cvt.u64.u16 	%rd46, %rs42;
	and.b64  	%rd47, %rd46, 255;
	add.s64 	%rd48, %rd45, %rd47;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd9, %rd43, %rd49;
	cvt.u64.u32 	%rd50, %r198;
	add.s64 	%rd51, %rd50, %rd47;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd10, %rd43, %rd52;
	or.pred  	%p232, %p227, %p228;
	and.b32  	%r578, %r269, 24;
	setp.eq.s32 	%p233, %r578, 8;
	or.pred  	%p234, %p232, %p233;
	or.pred  	%p235, %p234, %p229;
	setp.eq.s32 	%p236, %r578, 24;
	or.pred  	%p237, %p230, %p236;
	selp.b32 	%r215, 1145324612, -286331154, %p234;
	or.pred  	%p1, %p235, %p237;
	selp.b32 	%r216, 1145324612, -286331154, %p232;
	add.s32 	%r579, %r149, -1;
	setp.lt.u32 	%p238, %r579, 3;
	or.pred  	%p2, %p227, %p238;
	setp.eq.s32 	%p239, %r578, 16;
	or.pred  	%p3, %p239, %p236;
	selp.b32 	%r217, 1145324612, -286331154, %p239;
	and.b16  	%rs9, %rs42, 255;
	or.b16  	%rs10, %rs9, 24;
	mov.u32 	%r86, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r239, %r216, %r217, %p2;
	or.pred  	%p254, %p2, %p3;
	mov.u32 	%r85, %r196;
	mov.u32 	%r106, %r86;
	mov.u32 	%r107, %r86;
	mov.u32 	%r108, %r86;
	bra.uni 	$L__BB0_188;
$L__BB0_160:                            // %L30899
                                        //   in Loop: Header=BB0_188 Depth=1
	add.s32 	%r146, %r86, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s32 	%r85, %r85, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p291, %r86, 8112;
	mov.u32 	%r86, %r146;
	@%p291 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_161;
$L__BB0_188:                            // %L1618
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_140 Depth 2
                                        //     Child Loop BB0_150 Depth 2
	add.s32 	%r580, %r86, %r264;
	setp.lt.s32 	%p240, %r580, %r265;
	@%p240 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_161;
$L__BB0_189:                            // %oksrem756
                                        //   in Loop: Header=BB0_188 Depth=1
	setp.eq.s32 	%p241, %r175, 3;
	setp.gt.u32 	%p242, %r1, 3;
	setp.eq.s32 	%p243, %r183, 0;
	mul.hi.u32 	%r678, %r86, -1431655765;
	shr.u32 	%r679, %r678, 5;
	mul.lo.s32 	%r680, %r679, 48;
	add.s32 	%r681, %r680, %r180;
	cvt.u16.u32 	%rs50, %r681;
	shr.s16 	%rs51, %rs50, 15;
	shr.u16 	%rs52, %rs51, 3;
	add.s16 	%rs53, %rs50, %rs52;
	and.b16  	%rs54, %rs53, -8192;
	sub.s16 	%rs55, %rs50, %rs54;
	cvt.s32.s16 	%r682, %rs55;
	add.s32 	%r683, %r682, %r264;
	mad.lo.s32 	%r684, %r683, 49152, %r181;
	mul.hi.s32 	%r685, %r684, 715827883;
	shr.u32 	%r686, %r685, 31;
	shr.s32 	%r687, %r685, 26;
	add.s32 	%r688, %r687, %r686;
	setp.lt.s32 	%p244, %r684, 0;
	mul.lo.s32 	%r689, %r688, 402653184;
	setp.ne.s32 	%p245, %r689, %r684;
	and.pred  	%p246, %p244, %p245;
	selp.s32 	%r690, -1, 0, %p246;
	add.s32 	%r691, %r688, %r690;
	mad.lo.s32 	%r692, %r691, -402653184, %r684;
	mul.wide.s32 	%rd53, %r692, 4;
	add.s64 	%rd54, %rd3, %rd53;
	ld.global.v4.u32 	{%r693, %r694, %r695, %r696}, [%rd54];
	add.s32 	%r697, %r182, %r680;
	cvt.u16.u32 	%rs56, %r697;
	shr.s16 	%rs57, %rs56, 15;
	shr.u16 	%rs58, %rs57, 3;
	add.s16 	%rs59, %rs56, %rs58;
	and.b16  	%rs60, %rs59, -8192;
	sub.s16 	%rs61, %rs56, %rs60;
	cvt.s32.s16 	%r698, %rs61;
	add.s32 	%r699, %r698, %r264;
	mad.lo.s32 	%r700, %r699, 49152, %r181;
	mul.hi.s32 	%r701, %r700, 715827883;
	shr.u32 	%r702, %r701, 31;
	shr.s32 	%r703, %r701, 26;
	add.s32 	%r704, %r703, %r702;
	setp.lt.s32 	%p247, %r700, 0;
	mul.lo.s32 	%r705, %r704, 402653184;
	setp.ne.s32 	%p248, %r705, %r700;
	and.pred  	%p249, %p247, %p248;
	selp.s32 	%r706, -1, 0, %p249;
	add.s32 	%r707, %r704, %r706;
	mad.lo.s32 	%r708, %r707, -402653184, %r700;
	mul.wide.s32 	%rd55, %r708, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.v4.u32 	{%r709, %r710, %r711, %r712}, [%rd56];
	selp.b32 	%r713, %r695, %r693, %p243;
	shfl.sync.bfly.b32	%r714, %r713, 4, 31, -1;
	selp.b32 	%r583, %r693, %r714, %p243;
	selp.b32 	%r588, %r714, %r695, %p243;
	selp.b32 	%r715, %r696, %r694, %p243;
	shfl.sync.bfly.b32	%r716, %r715, 4, 31, -1;
	selp.b32 	%r591, %r694, %r716, %p243;
	selp.b32 	%r596, %r716, %r696, %p243;
	selp.b32 	%r717, %r711, %r709, %p243;
	shfl.sync.bfly.b32	%r718, %r717, 4, 31, -1;
	selp.b32 	%r599, %r709, %r718, %p243;
	selp.b32 	%r604, %r718, %r711, %p243;
	selp.b32 	%r719, %r712, %r710, %p243;
	shfl.sync.bfly.b32	%r720, %r719, 4, 31, -1;
	selp.b32 	%r607, %r710, %r720, %p243;
	selp.b32 	%r612, %r720, %r712, %p243;
	shl.b32 	%r584, %r588, 4;
	mov.u32 	%r582, 252645135;
	// begin inline asm
	lop3.b32 %r614, %r582, %r583, %r584, 202;
	// end inline asm
	shr.u32 	%r587, %r583, 4;
	// begin inline asm
	lop3.b32 %r630, %r582, %r587, %r588, 202;
	// end inline asm
	shl.b32 	%r592, %r596, 4;
	// begin inline asm
	lop3.b32 %r622, %r582, %r591, %r592, 202;
	// end inline asm
	shr.u32 	%r595, %r591, 4;
	// begin inline asm
	lop3.b32 %r638, %r582, %r595, %r596, 202;
	// end inline asm
	shl.b32 	%r600, %r604, 4;
	// begin inline asm
	lop3.b32 %r615, %r582, %r599, %r600, 202;
	// end inline asm
	shr.u32 	%r603, %r599, 4;
	// begin inline asm
	lop3.b32 %r631, %r582, %r603, %r604, 202;
	// end inline asm
	shl.b32 	%r608, %r612, 4;
	// begin inline asm
	lop3.b32 %r623, %r582, %r607, %r608, 202;
	// end inline asm
	shr.u32 	%r611, %r607, 4;
	// begin inline asm
	lop3.b32 %r639, %r582, %r611, %r612, 202;
	// end inline asm
	mov.u32 	%r616, 25152;
	// begin inline asm
	prmt.b32 %r646, %r614, %r615, %r616;
	// end inline asm
	mov.u32 	%r620, 29521;
	// begin inline asm
	prmt.b32 %r662, %r614, %r615, %r620;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r622, %r623, %r616;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r622, %r623, %r620;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r630, %r631, %r616;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r630, %r631, %r620;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r638, %r639, %r616;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r638, %r639, %r620;
	// end inline asm
	mov.u32 	%r672, 21520;
	// begin inline asm
	prmt.b32 %r645, %r646, %r647, %r672;
	// end inline asm
	mov.u32 	%r676, 30258;
	// begin inline asm
	prmt.b32 %r649, %r646, %r647, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r662, %r663, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r662, %r663, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r670, %r671, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r670, %r671, %r676;
	// end inline asm
	mul.hi.s16 	%rs62, %rs50, 10923;
	shr.u16 	%rs63, %rs62, 15;
	shr.s16 	%rs64, %rs62, 2;
	add.s16 	%rs65, %rs64, %rs63;
	mul.lo.s16 	%rs66, %rs65, 24;
	sub.s16 	%rs67, %rs50, %rs66;
	cvt.s32.s16 	%r721, %rs67;
	add.s32 	%r722, %r184, %r721;
	mul.wide.s32 	%rd57, %r722, 4;
	add.s64 	%rd59, %rd43, %rd57;
	st.shared.u32 	[%rd59], %r645;
	add.s32 	%r723, %r722, 128;
	mul.wide.u32 	%rd60, %r723, 4;
	add.s64 	%rd61, %rd43, %rd60;
	st.shared.u32 	[%rd61], %r653;
	add.s32 	%r724, %r722, 64;
	mul.wide.u32 	%rd62, %r724, 4;
	add.s64 	%rd63, %rd43, %rd62;
	st.shared.u32 	[%rd63], %r649;
	add.s32 	%r725, %r722, 192;
	mul.wide.u32 	%rd64, %r725, 4;
	add.s64 	%rd65, %rd43, %rd64;
	st.shared.u32 	[%rd65], %r657;
	add.s32 	%r726, %r722, 32;
	mul.wide.u32 	%rd66, %r726, 4;
	add.s64 	%rd67, %rd43, %rd66;
	st.shared.u32 	[%rd67], %r661;
	add.s32 	%r727, %r722, 160;
	mul.wide.u32 	%rd68, %r727, 4;
	add.s64 	%rd69, %rd43, %rd68;
	st.shared.u32 	[%rd69], %r669;
	add.s32 	%r728, %r722, 96;
	mul.wide.u32 	%rd70, %r728, 4;
	add.s64 	%rd71, %rd43, %rd70;
	st.shared.u32 	[%rd71], %r665;
	add.s32 	%r729, %r722, 224;
	mul.wide.u32 	%rd72, %r729, 4;
	add.s64 	%rd73, %rd43, %rd72;
	st.shared.u32 	[%rd73], %r673;
	bar.sync 	0;
	add.s32 	%r730, %r680, %r185;
	cvt.u16.u32 	%rs68, %r730;
	mul.hi.s16 	%rs69, %rs68, 10923;
	shr.u16 	%rs70, %rs69, 15;
	shr.s16 	%rs71, %rs69, 2;
	add.s16 	%rs72, %rs71, %rs70;
	mul.lo.s16 	%rs73, %rs72, 24;
	sub.s16 	%rs74, %rs68, %rs73;
	cvt.s32.s16 	%r731, %rs74;
	add.s32 	%r732, %r2, %r731;
	mul.wide.s32 	%rd74, %r732, 4;
	add.s64 	%rd75, %rd43, %rd74;
	ld.shared.u32 	%r733, [%rd75];
	add.s32 	%r734, %r186, %r731;
	mul.wide.s32 	%rd76, %r734, 4;
	add.s64 	%rd77, %rd43, %rd76;
	ld.shared.u32 	%r735, [%rd77];
	add.s32 	%r736, %r187, %r731;
	mul.wide.u32 	%rd78, %r736, 4;
	add.s64 	%rd79, %rd43, %rd78;
	ld.shared.u32 	%r737, [%rd79];
	add.s32 	%r738, %r188, %r731;
	mul.wide.u32 	%rd80, %r738, 4;
	add.s64 	%rd81, %rd43, %rd80;
	ld.shared.u32 	%r739, [%rd81];
	add.s32 	%r740, %r189, %r731;
	mul.wide.u32 	%rd82, %r740, 4;
	add.s64 	%rd83, %rd43, %rd82;
	ld.shared.u32 	%r741, [%rd83];
	add.s32 	%r742, %r190, %r731;
	mul.wide.u32 	%rd84, %r742, 4;
	add.s64 	%rd85, %rd43, %rd84;
	ld.shared.u32 	%r743, [%rd85];
	add.s32 	%r744, %r191, %r731;
	mul.wide.u32 	%rd86, %r744, 4;
	add.s64 	%rd87, %rd43, %rd86;
	ld.shared.u32 	%r745, [%rd87];
	add.s32 	%r746, %r192, %r731;
	mul.wide.u32 	%rd88, %r746, 4;
	add.s64 	%rd89, %rd43, %rd88;
	ld.shared.u32 	%r747, [%rd89];
	add.s32 	%r748, %r193, %r731;
	mul.wide.u32 	%rd90, %r748, 4;
	add.s64 	%rd91, %rd43, %rd90;
	ld.shared.u32 	%r749, [%rd91];
	add.s32 	%r750, %r194, %r731;
	mul.wide.u32 	%rd92, %r750, 4;
	add.s64 	%rd93, %rd43, %rd92;
	ld.shared.u32 	%r751, [%rd93];
	add.s32 	%r752, %r195, %r731;
	mul.wide.s32 	%rd94, %r752, 4;
	add.s64 	%rd95, %rd43, %rd94;
	ld.shared.u32 	%r753, [%rd95];
	bar.sync 	0;
	shfl.sync.idx.b32	%r754, %r174, 0, 31, -1;
	shfl.sync.idx.b32	%r755, %r174, 1, 31, -1;
	shfl.sync.idx.b32	%r756, %r174, 2, 31, -1;
	shfl.sync.idx.b32	%r757, %r174, 3, 31, -1;
	shfl.sync.idx.b32	%r758, %r174, 4, 31, -1;
	shfl.sync.idx.b32	%r759, %r174, 5, 31, -1;
	shfl.sync.idx.b32	%r760, %r174, 6, 31, -1;
	shfl.sync.idx.b32	%r761, %r174, 7, 31, -1;
	shfl.sync.idx.b32	%r762, %r174, 8, 31, -1;
	shfl.sync.idx.b32	%r763, %r174, 9, 31, -1;
	shfl.sync.idx.b32	%r764, %r174, 10, 31, -1;
	shfl.sync.idx.b32	%r765, %r174, 11, 31, -1;
	shfl.sync.idx.b32	%r766, %r174, 12, 31, -1;
	shfl.sync.idx.b32	%r767, %r174, 13, 31, -1;
	shfl.sync.idx.b32	%r768, %r174, 14, 31, -1;
	shfl.sync.idx.b32	%r769, %r174, 15, 31, -1;
	add.s32 	%r770, %r754, %r731;
	mul.wide.s32 	%rd96, %r770, 4;
	add.s64 	%rd97, %rd43, %rd96;
	st.shared.u32 	[%rd97], %r733;
	add.s32 	%r771, %r755, %r731;
	mul.wide.s32 	%rd98, %r771, 4;
	add.s64 	%rd99, %rd43, %rd98;
	st.shared.u32 	[%rd99], %r735;
	add.s32 	%r772, %r756, %r731;
	mul.wide.s32 	%rd100, %r772, 4;
	add.s64 	%rd101, %rd43, %rd100;
	st.shared.u32 	[%rd101], %r737;
	add.s32 	%r773, %r757, %r731;
	mul.wide.s32 	%rd102, %r773, 4;
	add.s64 	%rd103, %rd43, %rd102;
	st.shared.u32 	[%rd103], %r739;
	add.s32 	%r774, %r758, %r731;
	mul.wide.s32 	%rd104, %r774, 4;
	add.s64 	%rd105, %rd43, %rd104;
	st.shared.u32 	[%rd105], %r741;
	add.s32 	%r775, %r759, %r731;
	mul.wide.s32 	%rd106, %r775, 4;
	add.s64 	%rd107, %rd43, %rd106;
	st.shared.u32 	[%rd107], %r743;
	add.s32 	%r776, %r760, %r731;
	mul.wide.s32 	%rd108, %r776, 4;
	add.s64 	%rd109, %rd43, %rd108;
	st.shared.u32 	[%rd109], %r745;
	add.s32 	%r777, %r761, %r731;
	mul.wide.s32 	%rd110, %r777, 4;
	add.s64 	%rd111, %rd43, %rd110;
	st.shared.u32 	[%rd111], %r747;
	add.s32 	%r778, %r762, %r731;
	mul.wide.s32 	%rd112, %r778, 4;
	add.s64 	%rd113, %rd43, %rd112;
	st.shared.u32 	[%rd113], %r749;
	add.s32 	%r779, %r763, %r731;
	mul.wide.s32 	%rd114, %r779, 4;
	add.s64 	%rd115, %rd43, %rd114;
	st.shared.u32 	[%rd115], %r751;
	selp.b32 	%r780, 0, %r753, %p242;
	add.s32 	%r781, %r764, %r731;
	mul.wide.s32 	%rd116, %r781, 4;
	add.s64 	%rd117, %rd43, %rd116;
	st.shared.u32 	[%rd117], %r780;
	add.s32 	%r782, %r765, %r731;
	mul.wide.s32 	%rd118, %r782, 4;
	add.s64 	%rd119, %rd43, %rd118;
	mov.u32 	%r677, 0;
	st.shared.u32 	[%rd119], %r677;
	add.s32 	%r783, %r766, %r731;
	mul.wide.s32 	%rd120, %r783, 4;
	add.s64 	%rd121, %rd43, %rd120;
	st.shared.u32 	[%rd121], %r677;
	add.s32 	%r784, %r767, %r731;
	mul.wide.s32 	%rd122, %r784, 4;
	add.s64 	%rd123, %rd43, %rd122;
	st.shared.u32 	[%rd123], %r677;
	add.s32 	%r785, %r768, %r731;
	mul.wide.s32 	%rd124, %r785, 4;
	add.s64 	%rd125, %rd43, %rd124;
	st.shared.u32 	[%rd125], %r677;
	add.s32 	%r786, %r769, %r731;
	mul.wide.s32 	%rd126, %r786, 4;
	add.s64 	%rd127, %rd43, %rd126;
	st.shared.u32 	[%rd127], %r677;
	bar.sync 	0;
	mov.u32 	%r90, %r677;
	mov.u32 	%r91, %r677;
	mov.u32 	%r92, %r677;
	mov.u32 	%r93, %r677;
	mov.u32 	%r94, %r677;
	mov.u32 	%r95, %r677;
	mov.u32 	%r96, %r677;
	mov.u32 	%r97, %r677;
	mov.u32 	%r98, %r677;
	mov.u32 	%r99, %r677;
	mov.u32 	%r100, %r677;
	mov.u32 	%r101, %r677;
	mov.u32 	%r102, %r677;
	mov.u32 	%r103, %r677;
	mov.u32 	%r104, %r677;
	mov.u32 	%r105, %r677;
	@%p241 bra 	$L__BB0_139;
// %bb.190:                             // %oksrem2599
                                        //   in Loop: Header=BB0_188 Depth=1
	add.s32 	%r218, %r680, %r196;
	ld.shared.u32 	%r90, [%rd7];
	ld.shared.u32 	%r91, [%rd8];
	ld.shared.u32 	%r92, [%rd9+12];
	ld.shared.u32 	%r93, [%rd10+12];
	ld.shared.u32 	%r94, [%rd9+24];
	ld.shared.u32 	%r95, [%rd10+24];
	ld.shared.u32 	%r96, [%rd9+36];
	ld.shared.u32 	%r97, [%rd10+36];
	add.s32 	%r787, %r218, 12;
	mul.hi.u32 	%r788, %r787, -1431655765;
	shr.u32 	%r789, %r788, 4;
	mul.lo.s32 	%r790, %r789, 24;
	sub.s32 	%r791, %r787, %r790;
	add.s32 	%r792, %r197, %r791;
	mul.wide.u32 	%rd128, %r792, 4;
	add.s64 	%rd130, %rd43, %rd128;
	ld.shared.u32 	%r98, [%rd130];
	add.s32 	%r793, %r198, %r791;
	mul.wide.u32 	%rd131, %r793, 4;
	add.s64 	%rd132, %rd43, %rd131;
	ld.shared.u32 	%r99, [%rd132];
	cvt.u16.u32 	%rs75, %r218;
	add.s16 	%rs76, %rs75, 15;
	mul.hi.s16 	%rs77, %rs76, 10923;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 2;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 24;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.s32.s16 	%r794, %rs82;
	add.s32 	%r795, %r197, %r794;
	mul.wide.s32 	%rd133, %r795, 4;
	add.s64 	%rd134, %rd43, %rd133;
	ld.shared.u32 	%r100, [%rd134];
	add.s32 	%r796, %r198, %r794;
	mul.wide.u32 	%rd135, %r796, 4;
	add.s64 	%rd136, %rd43, %rd135;
	ld.shared.u32 	%r101, [%rd136];
	add.s16 	%rs83, %rs75, 18;
	mul.hi.s16 	%rs84, %rs83, 10923;
	shr.u16 	%rs85, %rs84, 15;
	shr.s16 	%rs86, %rs84, 2;
	add.s16 	%rs87, %rs86, %rs85;
	mul.lo.s16 	%rs88, %rs87, 24;
	sub.s16 	%rs89, %rs83, %rs88;
	cvt.s32.s16 	%r797, %rs89;
	add.s32 	%r798, %r197, %r797;
	mul.wide.s32 	%rd137, %r798, 4;
	add.s64 	%rd138, %rd43, %rd137;
	ld.shared.u32 	%r102, [%rd138];
	add.s32 	%r799, %r198, %r797;
	mul.wide.u32 	%rd139, %r799, 4;
	add.s64 	%rd140, %rd43, %rd139;
	ld.shared.u32 	%r103, [%rd140];
	add.s16 	%rs90, %rs75, 21;
	mul.hi.s16 	%rs91, %rs90, 10923;
	shr.u16 	%rs92, %rs91, 15;
	shr.s16 	%rs93, %rs91, 2;
	add.s16 	%rs94, %rs93, %rs92;
	mul.lo.s16 	%rs95, %rs94, 24;
	sub.s16 	%rs96, %rs90, %rs95;
	cvt.s32.s16 	%r800, %rs96;
	add.s32 	%r801, %r197, %r800;
	mul.wide.s32 	%rd141, %r801, 4;
	add.s64 	%rd142, %rd43, %rd141;
	ld.shared.u32 	%r104, [%rd142];
	add.s32 	%r802, %r198, %r800;
	mul.wide.u32 	%rd143, %r802, 4;
	add.s64 	%rd144, %rd43, %rd143;
	ld.shared.u32 	%r105, [%rd144];
$L__BB0_139:                            // %L8800
                                        //   in Loop: Header=BB0_188 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r109, %r677;
	bra.uni 	$L__BB0_140;
$L__BB0_147:                            // %L19839
                                        //   in Loop: Header=BB0_140 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r106, 0;
	mov.u32 	%r108, %r106;
$L__BB0_148:                            // %L19840
                                        //   in Loop: Header=BB0_140 Depth=2
	bar.sync 	0;
	add.s32 	%r109, %r109, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p270, %r109, 24;
	@%p270 bra 	$L__BB0_140;
	bra.uni 	$L__BB0_149;
$L__BB0_140:                            // %L8818
                                        //   Parent Loop BB0_188 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p250, %r109, 0;
	selp.b32 	%r1196, %r90, 0, %p250;
	setp.eq.s32 	%p251, %r109, 6;
	selp.b32 	%r1197, %r94, %r1196, %p251;
	setp.eq.s32 	%p252, %r109, 12;
	selp.b32 	%r1198, %r98, %r1197, %p252;
	setp.eq.s32 	%p253, %r109, 18;
	selp.b32 	%r1199, %r102, %r1198, %p253;
	selp.b32 	%r1200, %r91, 0, %p250;
	selp.b32 	%r1201, %r95, %r1200, %p251;
	selp.b32 	%r1202, %r99, %r1201, %p252;
	selp.b32 	%r1203, %r103, %r1202, %p253;
	selp.b32 	%r1204, %r92, 0, %p250;
	selp.b32 	%r1205, %r96, %r1204, %p251;
	selp.b32 	%r1206, %r100, %r1205, %p252;
	selp.b32 	%r1207, %r104, %r1206, %p253;
	selp.b32 	%r1208, %r93, 0, %p250;
	selp.b32 	%r1209, %r97, %r1208, %p251;
	selp.b32 	%r1210, %r101, %r1209, %p252;
	selp.b32 	%r1211, %r105, %r1210, %p253;
	mov.u16 	%rs134, 25600;
	// begin inline asm
	mov.b32 %r809, {%rs134, %rs134};
	// end inline asm
	mov.u16 	%rs136, 21504;
	// begin inline asm
	mov.b32 %r820, {%rs136, %rs136};
	// end inline asm
	xor.b32  	%r808, %r1199, -2004318072;
	mov.u32 	%r945, 983055;
	// begin inline asm
	lop3.b32 %r806, %r945, %r808, %r809, 202;
	// end inline asm
	mov.u16 	%rs140, 18432;
	// begin inline asm
	mov.b32 %r810, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r811, %r809, %r810;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r814, %r806, %r811;
	// end inline asm
	mov.u32 	%r956, 15728880;
	// begin inline asm
	lop3.b32 %r817, %r956, %r808, %r820, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r821, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r822, %r820, %r821;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r825, %r817, %r822;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs136, %rs136};
	// end inline asm
	xor.b32  	%r854, %r1203, -2004318072;
	// begin inline asm
	lop3.b32 %r852, %r945, %r854, %r855, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r856, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r857, %r855, %r856;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r860, %r852, %r857;
	// end inline asm
	// begin inline asm
	lop3.b32 %r863, %r956, %r854, %r866, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r867, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r868, %r866, %r867;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r871, %r863, %r868;
	// end inline asm
	// begin inline asm
	mov.b32 %r901, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r912, {%rs136, %rs136};
	// end inline asm
	xor.b32  	%r900, %r1207, -2004318072;
	// begin inline asm
	lop3.b32 %r898, %r945, %r900, %r901, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r902, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r903, %r901, %r902;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r906, %r898, %r903;
	// end inline asm
	// begin inline asm
	lop3.b32 %r909, %r956, %r900, %r912, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r913, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r914, %r912, %r913;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r917, %r909, %r914;
	// end inline asm
	// begin inline asm
	mov.b32 %r947, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs136, %rs136};
	// end inline asm
	xor.b32  	%r946, %r1211, -2004318072;
	// begin inline asm
	lop3.b32 %r944, %r945, %r946, %r947, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r948, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r949, %r947, %r948;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r952, %r944, %r949;
	// end inline asm
	// begin inline asm
	lop3.b32 %r955, %r956, %r946, %r958, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r959, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r960, %r958, %r959;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r963, %r955, %r960;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r814;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r988, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r177;
    mov.b32 {%r2re, %r2im}, %r860;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r991, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r825;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r994, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r871;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r997, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r906;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1000, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r177;
    mov.b32 {%r2re, %r2im}, %r952;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1003, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r917;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1006, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r963;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1009, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1012, %r1013}, {%r289, %r292}, {%r988}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1019, %r1020}, {%r289, %r292}, {%r991}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1026, %r1027}, {%r289, %r292}, {%r994}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1033, %r1034}, {%r289, %r292}, {%r997}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1040, %r1041}, {%r289, %r292}, {%r1000}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1047, %r1048}, {%r289, %r292}, {%r1003}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1054, %r1055}, {%r289, %r292}, {%r1006}, {%r677, %r677};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1061, %r1062}, {%r289, %r292}, {%r1009}, {%r677, %r677};
	// end inline asm
	@%p1 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_141;
$L__BB0_191:                            // %pass3934
                                        //   in Loop: Header=BB0_140 Depth=2
	// begin inline asm
	neg.f16x2 %r1068, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1070, %r1068, %r1013;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1073, %r341, %r1012, %r1070;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1077, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1079, %r1077, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1082, %r341, %r1019, %r1079;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1086, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1088, %r1086, %r1027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1091, %r341, %r1026, %r1088;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1095, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1097, %r1095, %r1034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1100, %r341, %r1033, %r1097;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1104, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1106, %r1104, %r1041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1109, %r341, %r1040, %r1106;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1113, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1115, %r1113, %r1048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1118, %r341, %r1047, %r1115;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1122, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1124, %r1122, %r1055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1127, %r341, %r1054, %r1124;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1131, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1133, %r1131, %r1062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1136, %r341, %r1061, %r1133;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1140, %r344, %r1012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1143, %r341, %r1013, %r1140;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1147, %r344, %r1019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1150, %r341, %r1020, %r1147;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1154, %r344, %r1026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1157, %r341, %r1027, %r1154;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1161, %r344, %r1033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1164, %r341, %r1034, %r1161;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1168, %r344, %r1040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1171, %r341, %r1041, %r1168;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1175, %r344, %r1047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1178, %r341, %r1048, %r1175;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1182, %r344, %r1054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1185, %r341, %r1055, %r1182;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1189, %r344, %r1061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1192, %r341, %r1062, %r1189;
	// end inline asm
	mov.u32 	%r1361, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1285, %r1286}, {%r385, %r388}, {%r1073, %r1143}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1293, %r1294}, {%r385, %r388}, {%r1082, %r1150}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1301, %r1302}, {%r385, %r388}, {%r1091, %r1157}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1309, %r1310}, {%r385, %r388}, {%r1100, %r1164}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1317, %r1318}, {%r385, %r388}, {%r1109, %r1171}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1325, %r1326}, {%r385, %r388}, {%r1118, %r1178}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1333, %r1334}, {%r385, %r388}, {%r1127, %r1185}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1341, %r1342}, {%r385, %r388}, {%r1136, %r1192}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1284, %r1285, %r1286, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1288, %r1285, %r1286, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1292, %r1293, %r1294, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1296, %r1293, %r1294, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1300, %r1301, %r1302, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1304, %r1301, %r1302, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1308, %r1309, %r1310, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1312, %r1309, %r1310, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1316, %r1317, %r1318, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1320, %r1317, %r1318, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1324, %r1325, %r1326, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1328, %r1325, %r1326, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1332, %r1333, %r1334, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1336, %r1333, %r1334, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1340, %r1341, %r1342, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1344, %r1341, %r1342, %r676;
	// end inline asm
	add.s32 	%r1394, %r85, %r109;
	mul.hi.u32 	%r1395, %r1394, -1431655765;
	shr.u32 	%r1396, %r1395, 2;
	mul.lo.s32 	%r1397, %r1396, 6;
	sub.s32 	%r1398, %r1394, %r1397;
	shl.b32 	%r1399, %r1398, 4;
	add.s32 	%r1400, %r205, %r1399;
	mul.wide.u32 	%rd147, %r1400, 4;
	add.s64 	%rd149, %rd43, %rd147;
	st.shared.u32 	[%rd149], %r1284;
	cvt.u64.u32 	%rd150, %r1399;
	cvt.u64.u32 	%rd151, %r203;
	cvt.u64.u32 	%rd152, %r202;
	cvt.u64.u32 	%rd153, %r201;
	cvt.u64.u32 	%rd154, %r199;
	cvt.u64.u32 	%rd155, %r200;
	add.s64 	%rd156, %rd155, %rd154;
	add.s64 	%rd157, %rd156, %rd153;
	add.s64 	%rd158, %rd157, %rd152;
	add.s64 	%rd159, %rd158, %rd151;
	add.s64 	%rd160, %rd159, %rd150;
	shl.b64 	%rd161, %rd160, 2;
	add.s64 	%rd162, %rd43, %rd161;
	st.shared.u32 	[%rd162+6304], %r1288;
	add.s32 	%r1401, %r208, %r1399;
	mul.wide.u32 	%rd163, %r1401, 4;
	add.s64 	%rd164, %rd43, %rd163;
	st.shared.u32 	[%rd164], %r1292;
	cvt.u64.u32 	%rd165, %r207;
	add.s64 	%rd166, %rd157, %rd165;
	add.s64 	%rd167, %rd166, %rd151;
	add.s64 	%rd168, %rd167, %rd150;
	shl.b64 	%rd169, %rd168, 2;
	add.s64 	%rd170, %rd43, %rd169;
	st.shared.u32 	[%rd170+6304], %r1296;
	cvt.u64.u32 	%rd171, %r204;
	add.s64 	%rd172, %rd171, %rd153;
	add.s64 	%rd173, %rd172, %rd152;
	add.s64 	%rd174, %rd173, %rd151;
	add.s64 	%rd175, %rd174, %rd150;
	shl.b64 	%rd176, %rd175, 2;
	add.s64 	%rd177, %rd43, %rd176;
	st.shared.u32 	[%rd177+32], %r1300;
	st.shared.u32 	[%rd162+6336], %r1304;
	add.s64 	%rd178, %rd172, %rd165;
	add.s64 	%rd179, %rd178, %rd151;
	add.s64 	%rd180, %rd179, %rd150;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd43, %rd181;
	st.shared.u32 	[%rd182+32], %r1308;
	st.shared.u32 	[%rd170+6336], %r1312;
	add.s32 	%r1402, %r1394, 3;
	mul.hi.u32 	%r1403, %r1402, -1431655765;
	shr.u32 	%r1404, %r1403, 2;
	mul.lo.s32 	%r1405, %r1404, 6;
	sub.s32 	%r1406, %r1402, %r1405;
	shl.b32 	%r1407, %r1406, 4;
	add.s32 	%r1408, %r205, %r1407;
	mul.wide.u32 	%rd183, %r1408, 4;
	add.s64 	%rd184, %rd43, %rd183;
	st.shared.u32 	[%rd184], %r1316;
	cvt.u64.u32 	%rd185, %r1407;
	add.s64 	%rd186, %rd159, %rd185;
	shl.b64 	%rd187, %rd186, 2;
	add.s64 	%rd188, %rd43, %rd187;
	st.shared.u32 	[%rd188+6304], %r1320;
	add.s32 	%r1409, %r208, %r1407;
	mul.wide.u32 	%rd189, %r1409, 4;
	add.s64 	%rd190, %rd43, %rd189;
	st.shared.u32 	[%rd190], %r1324;
	add.s64 	%rd191, %rd167, %rd185;
	shl.b64 	%rd192, %rd191, 2;
	add.s64 	%rd193, %rd43, %rd192;
	st.shared.u32 	[%rd193+6304], %r1328;
	add.s64 	%rd194, %rd174, %rd185;
	shl.b64 	%rd195, %rd194, 2;
	add.s64 	%rd196, %rd43, %rd195;
	st.shared.u32 	[%rd196+32], %r1332;
	st.shared.u32 	[%rd188+6336], %r1336;
	add.s64 	%rd197, %rd179, %rd185;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd43, %rd198;
	st.shared.u32 	[%rd199+32], %r1340;
	st.shared.u32 	[%rd193+6336], %r1344;
	bar.sync 	0;
	mul.hi.s16 	%rs145, %rs3, 10923;
	shr.u16 	%rs146, %rs145, 15;
	add.s16 	%rs147, %rs145, %rs146;
	mul.lo.s16 	%rs148, %rs147, 6;
	sub.s16 	%rs149, %rs3, %rs148;
	mul.wide.s16 	%r1410, %rs149, 16;
	add.s32 	%r1411, %r212, %r1410;
	mul.wide.s32 	%rd200, %r1411, 4;
	add.s64 	%rd201, %rd43, %rd200;
	ld.shared.u32 	%r1352, [%rd201];
	add.s32 	%r1412, %r213, %r1410;
	mul.wide.s32 	%rd202, %r1412, 4;
	add.s64 	%rd203, %rd43, %rd202;
	ld.shared.u32 	%r1359, [%rd203];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1348, %r1349}, {%r397, %r400}, {%r1352}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1355, %r1356}, {%r397, %r400}, {%r1359}, {%r1361, %r1361};
	// end inline asm
	@%p254 bra 	$L__BB0_194;
	bra.uni 	$L__BB0_192;
$L__BB0_194:                            // %pass6556
                                        //   in Loop: Header=BB0_140 Depth=2
	// begin inline asm
	neg.f16x2 %r1362, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1364, %r1362, %r1349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1367, %r435, %r1348, %r1364;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1371, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1373, %r1371, %r1356;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1376, %r435, %r1355, %r1373;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1380, %r438, %r1348;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1383, %r435, %r1349, %r1380;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1387, %r438, %r1355;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1390, %r435, %r1356, %r1387;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1432, %r1435}, {%r481, %r484}, {%r1367, %r1383}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1439, %r1443}, {%r481, %r484}, {%r1376, %r1390}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1431, %r1432, %r1432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1434, %r1435, %r1435, %r1431;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1438, %r1439, %r1439, %r1434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1442, %r1443, %r1443, %r1438;
	// end inline asm
	mov.u32 	%r1530, 402659328;
	// begin inline asm
	fma.rn.f16x2 %r1446, %r1530, %r1442, %r108;
	// end inline asm
	add.s32 	%r240, %r86, %r109;
	add.s32 	%r1533, %r240, 1;
	mul.hi.u32 	%r1534, %r1533, -1431655765;
	shr.u32 	%r1535, %r1534, 2;
	mul.lo.s32 	%r1536, %r1535, 6;
	sub.s32 	%r1537, %r1533, %r1536;
	shl.b32 	%r1538, %r1537, 4;
	add.s32 	%r1539, %r212, %r1538;
	mul.wide.u32 	%rd206, %r1539, 4;
	add.s64 	%rd208, %rd43, %rd206;
	ld.shared.u32 	%r1454, [%rd208];
	add.s32 	%r1540, %r213, %r1538;
	mul.wide.u32 	%rd209, %r1540, 4;
	add.s64 	%rd210, %rd43, %rd209;
	ld.shared.u32 	%r1461, [%rd210];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1471, %r1468}, {%r397, %r400}, {%r1454}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1480, %r1477}, {%r397, %r400}, {%r1461}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1464, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1466, %r1464, %r1468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1469, %r435, %r1471, %r1466;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1473, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r1473, %r1477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r435, %r1480, %r1475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r438, %r1471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r435, %r1468, %r1482;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1489, %r438, %r1480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1492, %r435, %r1477, %r1489;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1515, %r1518}, {%r481, %r484}, {%r1469, %r1485}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1522, %r1526}, {%r481, %r484}, {%r1478, %r1492}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1514, %r1515, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1517, %r1518, %r1518, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1521, %r1522, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1525, %r1526, %r1526, %r1521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r1530, %r1525, %r1446;
	// end inline asm
	add.s32 	%r3054, %r106, 2;
	setp.eq.s32 	%p255, %r3054, 64;
	setp.lt.u32 	%p297, %r269, 8;
	@%p255 bra 	$L__BB0_142;
	bra.uni 	$L__BB0_195;
$L__BB0_142:                            // %L15702
                                        //   in Loop: Header=BB0_140 Depth=2
	@%p297 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_143;
$L__BB0_193:                            // %pass7008
                                        //   in Loop: Header=BB0_140 Depth=2
	mad.lo.s32 	%r1541, %r107, 294912, %r214;
	cvt.u64.u32 	%rd211, %r1541;
	add.s64 	%rd212, %rd211, %rd6;
	mul.hi.s64 	%rd213, %rd212, 1024819115206086201;
	shr.u64 	%rd214, %rd213, 63;
	shr.s64 	%rd215, %rd213, 24;
	add.s64 	%rd216, %rd215, %rd214;
	setp.lt.s64 	%p257, %rd212, 0;
	mul.lo.s64 	%rd217, %rd216, 301989888;
	setp.ne.s64 	%p258, %rd217, %rd212;
	and.pred  	%p259, %p257, %p258;
	selp.s64 	%rd218, -1, 0, %p259;
	add.s64 	%rd219, %rd216, %rd218;
	mul.lo.s64 	%rd220, %rd219, -301989888;
	add.s64 	%rd221, %rd220, %rd212;
	shl.b64 	%rd222, %rd221, 2;
	add.s64 	%rd223, %rd4, %rd222;
	st.global.u32 	[%rd223], %r3056;
$L__BB0_143:                            // %L15917
                                        //   in Loop: Header=BB0_140 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r3054, 0;
	mov.u32 	%r3056, %r3054;
$L__BB0_195:                            // %oksrem7141
                                        //   in Loop: Header=BB0_140 Depth=2
	add.s32 	%r1709, %r240, 2;
	mul.hi.u32 	%r1710, %r1709, -1431655765;
	shr.u32 	%r1711, %r1710, 2;
	mul.lo.s32 	%r1712, %r1711, 6;
	sub.s32 	%r1713, %r1709, %r1712;
	shl.b32 	%r1714, %r1713, 4;
	add.s32 	%r1715, %r212, %r1714;
	mul.wide.u32 	%rd224, %r1715, 4;
	add.s64 	%rd226, %rd43, %rd224;
	ld.shared.u32 	%r1547, [%rd226];
	add.s32 	%r1716, %r213, %r1714;
	mul.wide.u32 	%rd227, %r1716, 4;
	add.s64 	%rd228, %rd43, %rd227;
	ld.shared.u32 	%r1554, [%rd228];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1564, %r1561}, {%r397, %r400}, {%r1547}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1573, %r1570}, {%r397, %r400}, {%r1554}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1557, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1559, %r1557, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1562, %r435, %r1564, %r1559;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1566, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1568, %r1566, %r1570;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1571, %r435, %r1573, %r1568;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1575, %r438, %r1564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1578, %r435, %r1561, %r1575;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1582, %r438, %r1573;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1585, %r435, %r1570, %r1582;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1608, %r1611}, {%r481, %r484}, {%r1562, %r1578}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1615, %r1619}, {%r481, %r484}, {%r1571, %r1585}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1607, %r1608, %r1608;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1610, %r1611, %r1611, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1614, %r1615, %r1615, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1618, %r1619, %r1619, %r1614;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r1530, %r1618, %r3056;
	// end inline asm
	add.s32 	%r1717, %r240, 3;
	mul.hi.u32 	%r1718, %r1717, -1431655765;
	shr.u32 	%r1719, %r1718, 2;
	mul.lo.s32 	%r1720, %r1719, 6;
	sub.s32 	%r1721, %r1717, %r1720;
	shl.b32 	%r1722, %r1721, 4;
	add.s32 	%r1723, %r212, %r1722;
	mul.wide.u32 	%rd229, %r1723, 4;
	add.s64 	%rd230, %rd43, %rd229;
	ld.shared.u32 	%r1630, [%rd230];
	add.s32 	%r1724, %r213, %r1722;
	mul.wide.u32 	%rd231, %r1724, 4;
	add.s64 	%rd232, %rd43, %rd231;
	ld.shared.u32 	%r1637, [%rd232];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1647, %r1644}, {%r397, %r400}, {%r1630}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1656, %r1653}, {%r397, %r400}, {%r1637}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1640, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1642, %r1640, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1645, %r435, %r1647, %r1642;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1649, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1651, %r1649, %r1653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1654, %r435, %r1656, %r1651;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1658, %r438, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1661, %r435, %r1644, %r1658;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1665, %r438, %r1656;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1668, %r435, %r1653, %r1665;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1691, %r1694}, {%r481, %r484}, {%r1645, %r1661}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1698, %r1702}, {%r481, %r484}, {%r1654, %r1668}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1690, %r1691, %r1691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1693, %r1694, %r1694, %r1690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1697, %r1698, %r1698, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1701, %r1702, %r1702, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3059, %r1530, %r1701, %r1622;
	// end inline asm
	add.s32 	%r3057, %r3054, 2;
	setp.eq.s32 	%p260, %r3057, 64;
	@%p260 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_196;
$L__BB0_144:                            // %L17663
                                        //   in Loop: Header=BB0_140 Depth=2
	@%p297 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_145;
$L__BB0_201:                            // %pass7859
                                        //   in Loop: Header=BB0_140 Depth=2
	mad.lo.s32 	%r1725, %r107, 294912, %r214;
	cvt.u64.u32 	%rd233, %r1725;
	add.s64 	%rd234, %rd233, %rd6;
	mul.hi.s64 	%rd235, %rd234, 1024819115206086201;
	shr.u64 	%rd236, %rd235, 63;
	shr.s64 	%rd237, %rd235, 24;
	add.s64 	%rd238, %rd237, %rd236;
	setp.lt.s64 	%p262, %rd234, 0;
	mul.lo.s64 	%rd239, %rd238, 301989888;
	setp.ne.s64 	%p263, %rd239, %rd234;
	and.pred  	%p264, %p262, %p263;
	selp.s64 	%rd240, -1, 0, %p264;
	add.s64 	%rd241, %rd238, %rd240;
	mul.lo.s64 	%rd242, %rd241, -301989888;
	add.s64 	%rd243, %rd242, %rd234;
	shl.b64 	%rd244, %rd243, 2;
	add.s64 	%rd245, %rd4, %rd244;
	st.global.u32 	[%rd245], %r3059;
$L__BB0_145:                            // %L17878
                                        //   in Loop: Header=BB0_140 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r3057, 0;
	mov.u32 	%r3059, %r3057;
$L__BB0_196:                            // %oksrem7992
                                        //   in Loop: Header=BB0_140 Depth=2
	add.s32 	%r1893, %r240, 4;
	mul.hi.u32 	%r1894, %r1893, -1431655765;
	shr.u32 	%r1895, %r1894, 2;
	mul.lo.s32 	%r1896, %r1895, 6;
	sub.s32 	%r1897, %r1893, %r1896;
	shl.b32 	%r1898, %r1897, 4;
	add.s32 	%r1899, %r212, %r1898;
	mul.wide.u32 	%rd246, %r1899, 4;
	add.s64 	%rd248, %rd43, %rd246;
	ld.shared.u32 	%r1731, [%rd248];
	add.s32 	%r1900, %r213, %r1898;
	mul.wide.u32 	%rd249, %r1900, 4;
	add.s64 	%rd250, %rd43, %rd249;
	ld.shared.u32 	%r1738, [%rd250];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1748, %r1745}, {%r397, %r400}, {%r1731}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1757, %r1754}, {%r397, %r400}, {%r1738}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1741, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1743, %r1741, %r1745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1746, %r435, %r1748, %r1743;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1750, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1752, %r1750, %r1754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1755, %r435, %r1757, %r1752;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1759, %r438, %r1748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1762, %r435, %r1745, %r1759;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1766, %r438, %r1757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r435, %r1754, %r1766;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1792, %r1795}, {%r481, %r484}, {%r1746, %r1762}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1799, %r1803}, {%r481, %r484}, {%r1755, %r1769}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1791, %r1792, %r1792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1795, %r1795, %r1791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r1799, %r1799, %r1794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1802, %r1803, %r1803, %r1798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1806, %r1530, %r1802, %r3059;
	// end inline asm
	add.s32 	%r1901, %r240, 5;
	mul.hi.u32 	%r1902, %r1901, -1431655765;
	shr.u32 	%r1903, %r1902, 2;
	mul.lo.s32 	%r1904, %r1903, 6;
	sub.s32 	%r1905, %r1901, %r1904;
	shl.b32 	%r1906, %r1905, 4;
	add.s32 	%r1907, %r212, %r1906;
	mul.wide.u32 	%rd251, %r1907, 4;
	add.s64 	%rd252, %rd43, %rd251;
	ld.shared.u32 	%r1814, [%rd252];
	add.s32 	%r1908, %r213, %r1906;
	mul.wide.u32 	%rd253, %r1908, 4;
	add.s64 	%rd254, %rd43, %rd253;
	ld.shared.u32 	%r1821, [%rd254];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1831, %r1828}, {%r397, %r400}, {%r1814}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1840, %r1837}, {%r397, %r400}, {%r1821}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1824, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1826, %r1824, %r1828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1829, %r435, %r1831, %r1826;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1833, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1835, %r1833, %r1837;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1838, %r435, %r1840, %r1835;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1842, %r438, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1845, %r435, %r1828, %r1842;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1849, %r438, %r1840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1852, %r435, %r1837, %r1849;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1875, %r1878}, {%r481, %r484}, {%r1829, %r1845}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1882, %r1886}, {%r481, %r484}, {%r1838, %r1852}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1874, %r1875, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1877, %r1878, %r1878, %r1874;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r1882, %r1882, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1885, %r1886, %r1886, %r1881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r108, %r1530, %r1885, %r1806;
	// end inline asm
	add.s32 	%r106, %r3057, 2;
	setp.eq.s32 	%p265, %r106, 64;
	@%p265 bra 	$L__BB0_146;
	bra.uni 	$L__BB0_148;
$L__BB0_146:                            // %L19624
                                        //   in Loop: Header=BB0_140 Depth=2
	@%p297 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_147;
$L__BB0_197:                            // %pass8710
                                        //   in Loop: Header=BB0_140 Depth=2
	mad.lo.s32 	%r1909, %r107, 294912, %r214;
	cvt.u64.u32 	%rd255, %r1909;
	add.s64 	%rd256, %rd255, %rd6;
	mul.hi.s64 	%rd257, %rd256, 1024819115206086201;
	shr.u64 	%rd258, %rd257, 63;
	shr.s64 	%rd259, %rd257, 24;
	add.s64 	%rd260, %rd259, %rd258;
	setp.lt.s64 	%p267, %rd256, 0;
	mul.lo.s64 	%rd261, %rd260, 301989888;
	setp.ne.s64 	%p268, %rd261, %rd256;
	and.pred  	%p269, %p267, %p268;
	selp.s64 	%rd262, -1, 0, %p269;
	add.s64 	%rd263, %rd260, %rd262;
	mul.lo.s64 	%rd264, %rd263, -301989888;
	add.s64 	%rd265, %rd264, %rd256;
	shl.b64 	%rd266, %rd265, 2;
	add.s64 	%rd267, %rd4, %rd266;
	st.global.u32 	[%rd267], %r108;
	bra.uni 	$L__BB0_147;
$L__BB0_149:                            // %L19861.preheader
                                        //   in Loop: Header=BB0_188 Depth=1
	mov.u16 	%rs250, %rs1;
	mov.u32 	%r3045, %r1361;
	bra.uni 	$L__BB0_150;
$L__BB0_158:                            // %L30882
                                        //   in Loop: Header=BB0_150 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r106, %r2793;
	mov.u32 	%r108, %r2793;
$L__BB0_159:                            // %L30883
                                        //   in Loop: Header=BB0_150 Depth=2
	bar.sync 	0;
	add.s32 	%r3045, %r3045, 6;
	add.s16 	%rs250, %rs250, 6;
	setp.ne.s32 	%p290, %r3045, 24;
	@%p290 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_160;
$L__BB0_150:                            // %L19861
                                        //   Parent Loop BB0_188 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p271, %r3045, 0;
	selp.b32 	%r2606, %r90, 0, %p271;
	setp.eq.s32 	%p272, %r3045, 6;
	selp.b32 	%r2607, %r94, %r2606, %p272;
	setp.eq.s32 	%p273, %r3045, 12;
	selp.b32 	%r2608, %r98, %r2607, %p273;
	setp.eq.s32 	%p274, %r3045, 18;
	selp.b32 	%r2609, %r102, %r2608, %p274;
	selp.b32 	%r2610, %r91, 0, %p271;
	selp.b32 	%r2611, %r95, %r2610, %p272;
	selp.b32 	%r2612, %r99, %r2611, %p273;
	selp.b32 	%r2613, %r103, %r2612, %p274;
	selp.b32 	%r2614, %r92, 0, %p271;
	selp.b32 	%r2615, %r96, %r2614, %p272;
	selp.b32 	%r2616, %r100, %r2615, %p273;
	selp.b32 	%r2617, %r104, %r2616, %p274;
	selp.b32 	%r2618, %r93, 0, %p271;
	selp.b32 	%r2619, %r97, %r2618, %p272;
	selp.b32 	%r2620, %r101, %r2619, %p273;
	selp.b32 	%r2621, %r105, %r2620, %p274;
	// begin inline asm
	mov.b32 %r1939, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r1950, {%rs136, %rs136};
	// end inline asm
	shr.u32 	%r2622, %r2609, 8;
	xor.b32  	%r1949, %r2622, 8947848;
	// begin inline asm
	lop3.b32 %r1936, %r945, %r1949, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1941, %r1939, %r1940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1944, %r1936, %r1941;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1947, %r956, %r1949, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1952, %r1950, %r1951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1955, %r1947, %r1952;
	// end inline asm
	// begin inline asm
	mov.b32 %r1985, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r1996, {%rs136, %rs136};
	// end inline asm
	shr.u32 	%r2623, %r2613, 8;
	xor.b32  	%r1995, %r2623, 8947848;
	// begin inline asm
	lop3.b32 %r1982, %r945, %r1995, %r1985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1987, %r1985, %r1986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1990, %r1982, %r1987;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1993, %r956, %r1995, %r1996, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1998, %r1996, %r1997;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2001, %r1993, %r1998;
	// end inline asm
	// begin inline asm
	mov.b32 %r2031, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r2042, {%rs136, %rs136};
	// end inline asm
	shr.u32 	%r2624, %r2617, 8;
	xor.b32  	%r2041, %r2624, 8947848;
	// begin inline asm
	lop3.b32 %r2028, %r945, %r2041, %r2031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2033, %r2031, %r2032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2036, %r2028, %r2033;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2039, %r956, %r2041, %r2042, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2044, %r2042, %r2043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2047, %r2039, %r2044;
	// end inline asm
	// begin inline asm
	mov.b32 %r2077, {%rs134, %rs134};
	// end inline asm
	// begin inline asm
	mov.b32 %r2088, {%rs136, %rs136};
	// end inline asm
	shr.u32 	%r2625, %r2621, 8;
	xor.b32  	%r2087, %r2625, 8947848;
	// begin inline asm
	lop3.b32 %r2074, %r945, %r2087, %r2077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2078, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2079, %r2077, %r2078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2082, %r2074, %r2079;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2085, %r956, %r2087, %r2088, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2089, {%rs140, %rs140};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2090, %r2088, %r2089;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2093, %r2085, %r2090;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r1944;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r177;
    mov.b32 {%r2re, %r2im}, %r1990;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r1955;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2102, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r2001;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2105, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r2036;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r177;
    mov.b32 {%r2re, %r2im}, %r2082;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r178;
    mov.b32 {%r2re, %r2im}, %r2047;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2114, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r2093;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2117, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2183, %r2180}, {%r289, %r292}, {%r2096}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2192, %r2189}, {%r289, %r292}, {%r2099}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2201, %r2198}, {%r289, %r292}, {%r2102}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2210, %r2207}, {%r289, %r292}, {%r2105}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2219, %r2216}, {%r289, %r292}, {%r2108}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2228, %r2225}, {%r289, %r292}, {%r2111}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2237, %r2234}, {%r289, %r292}, {%r2114}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2246, %r2243}, {%r289, %r292}, {%r2117}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2176, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2178, %r2176, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2181, %r341, %r2183, %r2178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2185, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2187, %r2185, %r2189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r341, %r2192, %r2187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2194, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2196, %r2194, %r2198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2199, %r341, %r2201, %r2196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2203, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2205, %r2203, %r2207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2208, %r341, %r2210, %r2205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2212, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2214, %r2212, %r2216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2217, %r341, %r2219, %r2214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2221, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r2221, %r2225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r341, %r2228, %r2223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2230, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2232, %r2230, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2235, %r341, %r2237, %r2232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2239, %r344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2241, %r2239, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2244, %r341, %r2246, %r2241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2248, %r344, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2251, %r341, %r2180, %r2248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2255, %r344, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2258, %r341, %r2189, %r2255;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2262, %r344, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2265, %r341, %r2198, %r2262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r344, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2272, %r341, %r2207, %r2269;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2276, %r344, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2279, %r341, %r2216, %r2276;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2283, %r344, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2286, %r341, %r2225, %r2283;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2290, %r344, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2293, %r341, %r2234, %r2290;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2297, %r344, %r2246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2300, %r341, %r2243, %r2297;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2377, %r2378}, {%r385, %r388}, {%r2181, %r2251}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2385, %r2386}, {%r385, %r388}, {%r2190, %r2258}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2393, %r2394}, {%r385, %r388}, {%r2199, %r2265}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2401, %r2402}, {%r385, %r388}, {%r2208, %r2272}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2409, %r2410}, {%r385, %r388}, {%r2217, %r2279}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2417, %r2418}, {%r385, %r388}, {%r2226, %r2286}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2425, %r2426}, {%r385, %r388}, {%r2235, %r2293}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2433, %r2434}, {%r385, %r388}, {%r2244, %r2300}, {%r1361, %r1361}, %r215, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2377, %r2378, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2377, %r2378, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2385, %r2386, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2385, %r2386, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2393, %r2394, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2393, %r2394, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2401, %r2402, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2401, %r2402, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2409, %r2410, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2409, %r2410, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2417, %r2418, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2417, %r2418, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2425, %r2426, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2425, %r2426, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2433, %r2434, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2433, %r2434, %r676;
	// end inline asm
	add.s16 	%rs198, %rs10, %rs250;
	add.s16 	%rs199, %rs198, -29;
	mul.hi.s16 	%rs200, %rs199, 10923;
	shr.u16 	%rs201, %rs200, 15;
	add.s16 	%rs202, %rs200, %rs201;
	mul.lo.s16 	%rs203, %rs202, 6;
	sub.s16 	%rs204, %rs199, %rs203;
	mul.wide.s16 	%r2626, %rs204, 16;
	add.s32 	%r2627, %r205, %r2626;
	mul.wide.s32 	%rd268, %r2627, 4;
	add.s64 	%rd270, %rd43, %rd268;
	st.shared.u32 	[%rd270], %r2376;
	add.s32 	%r2628, %r206, %r2626;
	mul.wide.u32 	%rd271, %r2628, 4;
	add.s64 	%rd272, %rd43, %rd271;
	st.shared.u32 	[%rd272], %r2380;
	add.s32 	%r2629, %r208, %r2626;
	mul.wide.s32 	%rd273, %r2629, 4;
	add.s64 	%rd274, %rd43, %rd273;
	st.shared.u32 	[%rd274], %r2384;
	add.s32 	%r2630, %r209, %r2626;
	mul.wide.u32 	%rd275, %r2630, 4;
	add.s64 	%rd276, %rd43, %rd275;
	st.shared.u32 	[%rd276], %r2388;
	cvt.s64.s32 	%rd277, %r2626;
	add.s64 	%rd285, %rd174, %rd277;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd43, %rd286;
	st.shared.u32 	[%rd287+32], %r2392;
	add.s32 	%r2631, %r210, %r2626;
	mul.wide.u32 	%rd288, %r2631, 4;
	add.s64 	%rd289, %rd43, %rd288;
	st.shared.u32 	[%rd289], %r2396;
	add.s64 	%rd293, %rd179, %rd277;
	shl.b64 	%rd294, %rd293, 2;
	add.s64 	%rd295, %rd43, %rd294;
	st.shared.u32 	[%rd295+32], %r2400;
	add.s32 	%r2632, %r211, %r2626;
	mul.wide.u32 	%rd296, %r2632, 4;
	add.s64 	%rd297, %rd43, %rd296;
	st.shared.u32 	[%rd297], %r2404;
	add.s16 	%rs205, %rs9, %rs250;
	add.s16 	%rs206, %rs205, -2;
	mul.hi.s16 	%rs207, %rs206, 10923;
	shr.u16 	%rs208, %rs207, 15;
	add.s16 	%rs209, %rs207, %rs208;
	mul.lo.s16 	%rs210, %rs209, 6;
	sub.s16 	%rs211, %rs206, %rs210;
	mul.wide.s16 	%r2633, %rs211, 16;
	add.s32 	%r2634, %r205, %r2633;
	mul.wide.s32 	%rd298, %r2634, 4;
	add.s64 	%rd299, %rd43, %rd298;
	st.shared.u32 	[%rd299], %r2408;
	add.s32 	%r2635, %r206, %r2633;
	mul.wide.u32 	%rd300, %r2635, 4;
	add.s64 	%rd301, %rd43, %rd300;
	st.shared.u32 	[%rd301], %r2412;
	add.s32 	%r2636, %r208, %r2633;
	mul.wide.s32 	%rd302, %r2636, 4;
	add.s64 	%rd303, %rd43, %rd302;
	st.shared.u32 	[%rd303], %r2416;
	add.s32 	%r2637, %r209, %r2633;
	mul.wide.u32 	%rd304, %r2637, 4;
	add.s64 	%rd305, %rd43, %rd304;
	st.shared.u32 	[%rd305], %r2420;
	cvt.s64.s32 	%rd306, %r2633;
	add.s64 	%rd307, %rd174, %rd306;
	shl.b64 	%rd308, %rd307, 2;
	add.s64 	%rd309, %rd43, %rd308;
	st.shared.u32 	[%rd309+32], %r2424;
	add.s32 	%r2638, %r210, %r2633;
	mul.wide.u32 	%rd310, %r2638, 4;
	add.s64 	%rd311, %rd43, %rd310;
	st.shared.u32 	[%rd311], %r2428;
	add.s64 	%rd312, %rd179, %rd306;
	shl.b64 	%rd313, %rd312, 2;
	add.s64 	%rd314, %rd43, %rd313;
	st.shared.u32 	[%rd314+32], %r2432;
	add.s32 	%r2639, %r211, %r2633;
	mul.wide.u32 	%rd315, %r2639, 4;
	add.s64 	%rd316, %rd43, %rd315;
	st.shared.u32 	[%rd316], %r2436;
	bar.sync 	0;
	add.s16 	%rs212, %rs250, -5;
	mul.hi.s16 	%rs213, %rs212, 10923;
	shr.u16 	%rs214, %rs213, 15;
	add.s16 	%rs215, %rs213, %rs214;
	mul.lo.s16 	%rs216, %rs215, 6;
	sub.s16 	%rs217, %rs212, %rs216;
	mul.wide.s16 	%r2640, %rs217, 16;
	add.s32 	%r2641, %r212, %r2640;
	mul.wide.s32 	%rd317, %r2641, 4;
	add.s64 	%rd318, %rd43, %rd317;
	ld.shared.u32 	%r2444, [%rd318];
	add.s32 	%r2642, %r213, %r2640;
	mul.wide.s32 	%rd319, %r2642, 4;
	add.s64 	%rd320, %rd43, %rd319;
	ld.shared.u32 	%r2451, [%rd320];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2461, %r2458}, {%r397, %r400}, {%r2444}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2470, %r2467}, {%r397, %r400}, {%r2451}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2454, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2456, %r2454, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2459, %r435, %r2461, %r2456;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2463, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2465, %r2463, %r2467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2468, %r435, %r2470, %r2465;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2472, %r438, %r2461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2475, %r435, %r2458, %r2472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2479, %r438, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2482, %r435, %r2467, %r2479;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2505, %r2508}, {%r481, %r484}, {%r2459, %r2475}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2512, %r2516}, {%r481, %r484}, {%r2468, %r2482}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2504, %r2505, %r2505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2507, %r2508, %r2508, %r2504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r2512, %r2512, %r2507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2515, %r2516, %r2516, %r2511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2519, %r1530, %r2515, %r108;
	// end inline asm
	add.s16 	%rs218, %rs250, -4;
	mul.hi.s16 	%rs219, %rs218, 10923;
	shr.u16 	%rs220, %rs219, 15;
	add.s16 	%rs221, %rs219, %rs220;
	mul.lo.s16 	%rs222, %rs221, 6;
	sub.s16 	%rs223, %rs218, %rs222;
	mul.wide.s16 	%r2643, %rs223, 16;
	add.s32 	%r2644, %r212, %r2643;
	mul.wide.s32 	%rd321, %r2644, 4;
	add.s64 	%rd322, %rd43, %rd321;
	ld.shared.u32 	%r2527, [%rd322];
	add.s32 	%r2645, %r213, %r2643;
	mul.wide.s32 	%rd323, %r2645, 4;
	add.s64 	%rd324, %rd43, %rd323;
	ld.shared.u32 	%r2534, [%rd324];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2544, %r2541}, {%r397, %r400}, {%r2527}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2553, %r2550}, {%r397, %r400}, {%r2534}, {%r1361, %r1361};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2537, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2539, %r2537, %r2541;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2542, %r435, %r2544, %r2539;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2546, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2548, %r2546, %r2550;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2551, %r435, %r2553, %r2548;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2555, %r438, %r2544;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2558, %r435, %r2541, %r2555;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2562, %r438, %r2553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2565, %r435, %r2550, %r2562;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2588, %r2591}, {%r481, %r484}, {%r2542, %r2558}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2595, %r2599}, {%r481, %r484}, {%r2551, %r2565}, {%r1361, %r1361}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2587, %r2588, %r2588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2590, %r2591, %r2591, %r2587;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2594, %r2595, %r2595, %r2590;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2598, %r2599, %r2599, %r2594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3062, %r1530, %r2598, %r2519;
	// end inline asm
	add.s32 	%r3060, %r106, 2;
	setp.ne.s32 	%p275, %r3060, 64;
	@%p275 bra 	$L__BB0_153;
// %bb.151:                             // %L26745
                                        //   in Loop: Header=BB0_150 Depth=2
	@%p297 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_152;
$L__BB0_198:                            // %pass11874
                                        //   in Loop: Header=BB0_150 Depth=2
	mad.lo.s32 	%r2646, %r107, 294912, %r214;
	cvt.u64.u32 	%rd325, %r2646;
	add.s64 	%rd326, %rd325, %rd6;
	mul.hi.s64 	%rd327, %rd326, 1024819115206086201;
	shr.u64 	%rd328, %rd327, 63;
	shr.s64 	%rd329, %rd327, 24;
	add.s64 	%rd330, %rd329, %rd328;
	setp.lt.s64 	%p277, %rd326, 0;
	mul.lo.s64 	%rd331, %rd330, 301989888;
	setp.ne.s64 	%p278, %rd331, %rd326;
	and.pred  	%p279, %p277, %p278;
	selp.s64 	%rd332, -1, 0, %p279;
	add.s64 	%rd333, %rd330, %rd332;
	mul.lo.s64 	%rd334, %rd333, -301989888;
	add.s64 	%rd335, %rd334, %rd326;
	shl.b64 	%rd336, %rd335, 2;
	add.s64 	%rd337, %rd4, %rd336;
	st.global.u32 	[%rd337], %r3062;
$L__BB0_152:                            // %L26960
                                        //   in Loop: Header=BB0_150 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r3060, 0;
	mov.u32 	%r3062, %r3060;
$L__BB0_153:                            // %oksrem12007
                                        //   in Loop: Header=BB0_150 Depth=2
	add.s16 	%rs224, %rs250, -3;
	mul.hi.s16 	%rs225, %rs224, 10923;
	shr.u16 	%rs226, %rs225, 15;
	add.s16 	%rs227, %rs225, %rs226;
	mul.lo.s16 	%rs228, %rs227, 6;
	sub.s16 	%rs229, %rs224, %rs228;
	mul.wide.s16 	%r2814, %rs229, 16;
	add.s32 	%r2815, %r212, %r2814;
	mul.wide.s32 	%rd338, %r2815, 4;
	add.s64 	%rd340, %rd43, %rd338;
	ld.shared.u32 	%r2652, [%rd340];
	add.s32 	%r2816, %r213, %r2814;
	mul.wide.s32 	%rd341, %r2816, 4;
	add.s64 	%rd342, %rd43, %rd341;
	ld.shared.u32 	%r2659, [%rd342];
	mov.u32 	%r2793, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2669, %r2666}, {%r397, %r400}, {%r2652}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2678, %r2675}, {%r397, %r400}, {%r2659}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2662, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2664, %r2662, %r2666;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2667, %r435, %r2669, %r2664;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2671, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2673, %r2671, %r2675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2676, %r435, %r2678, %r2673;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2680, %r438, %r2669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2683, %r435, %r2666, %r2680;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2687, %r438, %r2678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2690, %r435, %r2675, %r2687;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2713, %r2716}, {%r481, %r484}, {%r2667, %r2683}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2720, %r2724}, {%r481, %r484}, {%r2676, %r2690}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2712, %r2713, %r2713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2715, %r2716, %r2716, %r2712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2719, %r2720, %r2720, %r2715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r2724, %r2724, %r2719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r1530, %r2723, %r3062;
	// end inline asm
	add.s16 	%rs230, %rs250, -2;
	mul.hi.s16 	%rs231, %rs230, 10923;
	shr.u16 	%rs232, %rs231, 15;
	add.s16 	%rs233, %rs231, %rs232;
	mul.lo.s16 	%rs234, %rs233, 6;
	sub.s16 	%rs235, %rs230, %rs234;
	mul.wide.s16 	%r2817, %rs235, 16;
	add.s32 	%r2818, %r212, %r2817;
	mul.wide.s32 	%rd343, %r2818, 4;
	add.s64 	%rd344, %rd43, %rd343;
	ld.shared.u32 	%r2735, [%rd344];
	add.s32 	%r2819, %r213, %r2817;
	mul.wide.s32 	%rd345, %r2819, 4;
	add.s64 	%rd346, %rd43, %rd345;
	ld.shared.u32 	%r2742, [%rd346];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2752, %r2749}, {%r397, %r400}, {%r2735}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2761, %r2758}, {%r397, %r400}, {%r2742}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2745, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2747, %r2745, %r2749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2750, %r435, %r2752, %r2747;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2754, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2756, %r2754, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2759, %r435, %r2761, %r2756;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2763, %r438, %r2752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2766, %r435, %r2749, %r2763;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2770, %r438, %r2761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2773, %r435, %r2758, %r2770;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2796, %r2799}, {%r481, %r484}, {%r2750, %r2766}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2803, %r2807}, {%r481, %r484}, {%r2759, %r2773}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2795, %r2796, %r2796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2798, %r2799, %r2799, %r2795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2802, %r2803, %r2803, %r2798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r2807, %r2807, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3065, %r1530, %r2806, %r2727;
	// end inline asm
	add.s32 	%r3063, %r3060, 2;
	setp.eq.s32 	%p280, %r3063, 64;
	@%p280 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_156;
$L__BB0_154:                            // %L28706
                                        //   in Loop: Header=BB0_150 Depth=2
	@%p297 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_155;
$L__BB0_199:                            // %pass12725
                                        //   in Loop: Header=BB0_150 Depth=2
	mad.lo.s32 	%r2820, %r107, 294912, %r214;
	cvt.u64.u32 	%rd347, %r2820;
	add.s64 	%rd348, %rd347, %rd6;
	mul.hi.s64 	%rd349, %rd348, 1024819115206086201;
	shr.u64 	%rd350, %rd349, 63;
	shr.s64 	%rd351, %rd349, 24;
	add.s64 	%rd352, %rd351, %rd350;
	setp.lt.s64 	%p282, %rd348, 0;
	mul.lo.s64 	%rd353, %rd352, 301989888;
	setp.ne.s64 	%p283, %rd353, %rd348;
	and.pred  	%p284, %p282, %p283;
	selp.s64 	%rd354, -1, 0, %p284;
	add.s64 	%rd355, %rd352, %rd354;
	mul.lo.s64 	%rd356, %rd355, -301989888;
	add.s64 	%rd357, %rd356, %rd348;
	shl.b64 	%rd358, %rd357, 2;
	add.s64 	%rd359, %rd4, %rd358;
	st.global.u32 	[%rd359], %r3065;
$L__BB0_155:                            // %L28921
                                        //   in Loop: Header=BB0_150 Depth=2
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r3063, 0;
	mov.u32 	%r3065, %r3063;
$L__BB0_156:                            // %oksrem12858
                                        //   in Loop: Header=BB0_150 Depth=2
	add.s16 	%rs236, %rs250, -1;
	mul.hi.s16 	%rs237, %rs236, 10923;
	shr.u16 	%rs238, %rs237, 15;
	add.s16 	%rs239, %rs237, %rs238;
	mul.lo.s16 	%rs240, %rs239, 6;
	sub.s16 	%rs241, %rs236, %rs240;
	mul.wide.s16 	%r2988, %rs241, 16;
	add.s32 	%r2989, %r212, %r2988;
	mul.wide.s32 	%rd360, %r2989, 4;
	add.s64 	%rd362, %rd43, %rd360;
	ld.shared.u32 	%r2826, [%rd362];
	add.s32 	%r2990, %r213, %r2988;
	mul.wide.s32 	%rd363, %r2990, 4;
	add.s64 	%rd364, %rd43, %rd363;
	ld.shared.u32 	%r2833, [%rd364];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2843, %r2840}, {%r397, %r400}, {%r2826}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2852, %r2849}, {%r397, %r400}, {%r2833}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2836, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2838, %r2836, %r2840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2841, %r435, %r2843, %r2838;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2845, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2847, %r2845, %r2849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2850, %r435, %r2852, %r2847;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2854, %r438, %r2843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2857, %r435, %r2840, %r2854;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2861, %r438, %r2852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2864, %r435, %r2849, %r2861;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2887, %r2890}, {%r481, %r484}, {%r2841, %r2857}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2894, %r2898}, {%r481, %r484}, {%r2850, %r2864}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2886, %r2887, %r2887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r2890, %r2890, %r2886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r2894, %r2894, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2897, %r2898, %r2898, %r2893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2901, %r1530, %r2897, %r3065;
	// end inline asm
	mul.hi.s16 	%rs242, %rs250, 10923;
	shr.u16 	%rs243, %rs242, 15;
	add.s16 	%rs244, %rs242, %rs243;
	mul.lo.s16 	%rs245, %rs244, 6;
	sub.s16 	%rs246, %rs250, %rs245;
	mul.wide.s16 	%r2991, %rs246, 16;
	add.s32 	%r2992, %r212, %r2991;
	mul.wide.s32 	%rd365, %r2992, 4;
	add.s64 	%rd366, %rd43, %rd365;
	ld.shared.u32 	%r2909, [%rd366];
	add.s32 	%r2993, %r213, %r2991;
	mul.wide.s32 	%rd367, %r2993, 4;
	add.s64 	%rd368, %rd43, %rd367;
	ld.shared.u32 	%r2916, [%rd368];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2926, %r2923}, {%r397, %r400}, {%r2909}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2935, %r2932}, {%r397, %r400}, {%r2916}, {%r2793, %r2793};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2919, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2921, %r2919, %r2923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2924, %r435, %r2926, %r2921;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2928, %r438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2930, %r2928, %r2932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2933, %r435, %r2935, %r2930;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2937, %r438, %r2926;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r435, %r2923, %r2937;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2944, %r438, %r2935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2947, %r435, %r2932, %r2944;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2970, %r2973}, {%r481, %r484}, {%r2924, %r2940}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2977, %r2981}, {%r481, %r484}, {%r2933, %r2947}, {%r2793, %r2793}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r2970, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r2973, %r2973, %r2969;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2976, %r2977, %r2977, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2980, %r2981, %r2981, %r2976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r108, %r1530, %r2980, %r2901;
	// end inline asm
	add.s32 	%r106, %r3063, 2;
	setp.eq.s32 	%p285, %r106, 64;
	@%p285 bra 	$L__BB0_157;
	bra.uni 	$L__BB0_159;
$L__BB0_157:                            // %L30667
                                        //   in Loop: Header=BB0_150 Depth=2
	@%p297 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_158;
$L__BB0_200:                            // %pass13576
                                        //   in Loop: Header=BB0_150 Depth=2
	mad.lo.s32 	%r2994, %r107, 294912, %r214;
	cvt.u64.u32 	%rd369, %r2994;
	add.s64 	%rd370, %rd369, %rd6;
	mul.hi.s64 	%rd371, %rd370, 1024819115206086201;
	shr.u64 	%rd372, %rd371, 63;
	shr.s64 	%rd373, %rd371, 24;
	add.s64 	%rd374, %rd373, %rd372;
	setp.lt.s64 	%p287, %rd370, 0;
	mul.lo.s64 	%rd375, %rd374, 301989888;
	setp.ne.s64 	%p288, %rd375, %rd370;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd376, -1, 0, %p289;
	add.s64 	%rd377, %rd374, %rd376;
	mul.lo.s64 	%rd378, %rd377, -301989888;
	add.s64 	%rd379, %rd378, %rd370;
	shl.b64 	%rd380, %rd379, 2;
	add.s64 	%rd381, %rd4, %rd380;
	st.global.u32 	[%rd381], %r108;
	bra.uni 	$L__BB0_158;
$L__BB0_161:                            // %L30914
	mov.u32 	%r2996, 0;
	st.global.u32 	[%rd5], %r2996;
	ret;
$L__BB0_141:                            // %post_box_union
	mov.u64 	%rd145, exception2644;
	cvta.global.u64 	%rd146, %rd145;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd146;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 12
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd11;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 13
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_192:                            // %post_box_union6551
	mov.u64 	%rd204, exception2644;
	cvta.global.u64 	%rd205, %rd204;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd205;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 14
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd11;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 15
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L157
	mov.u32 	%r2997, 2;
	st.global.u32 	[%rd5], %r2997;
	mov.u64 	%rd382, exception2604;
	cvta.global.u64 	%rd383, %rd382;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd383;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 16
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd11;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 17
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd16, exception1;
	cvta.global.u64 	%rd17, %rd16;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 10
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd11;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 11
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
