<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_pipe_interface.v"
   type="VERILOG"
   library="pipe_interface_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_pcie_reconfig_bridge.v"
   type="VERILOG"
   library="pipe_interface_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_rs_serdes.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_pll_100_250.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_pll_125_250.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_pcie_hard_ip_0_altgx_internal.vo"
   type="VERILOG"
   library="altgx_internal" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="amm_master_qsys/simulation/submodules/cadence/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="ncsim" />
 <file
   path="amm_master_qsys/simulation/submodules/synopsys/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="vcs" />
 <file
   path="amm_master_qsys/simulation/submodules/altpciexpav_stif_app.v"
   type="VERILOG"
   library="pcie_internal_hip" />
 <file
   path="amm_master_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v"
   type="VERILOG"
   library="pcie_internal_hip" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="write_master_avalon_master_translator_avalon_universal_master_0_agent" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sdram_controller_s1_translator" />
 <file
   path="amm_master_qsys/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="write_master_avalon_master_translator" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_pcie_hard_ip_0.v"
   type="VERILOG"
   library="pcie_hard_ip_0" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_reconf_registers.v"
   type="VERILOG"
   library="reconf_registers" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_reconf_registers.hex"
   type="HEX"
   library="reconf_registers" />
 <file
   path="amm_master_qsys/simulation/submodules/custom_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/simulation/submodules/burst_write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/simulation/submodules/burst_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/simulation/submodules/write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/simulation/submodules/latency_aware_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/simulation/submodules/amm_master_qsys_sdram_controller.v"
   type="VERILOG"
   library="sdram_controller" />
 <file path="amm_master_qsys/simulation/amm_master_qsys.v" type="VERILOG" />
 <topLevel name="amm_master_qsys" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="amm_master_qsys.reconf_registers"
   modelPath="amm_master_qsys.reconf_registers" />
</simPackage>
