// Seed: 2225650697
module module_0 ();
  assign id_1 = 1'h0 !=? id_1;
  assign id_1 = {1, id_1 | 1};
  always @(posedge !id_1) begin
    id_1 <= 1;
    assert (id_1);
    assign id_1.id_1 = 1;
    id_1 <= 1;
    $display(id_1, id_1, 1);
    wait (id_1);
  end
  wire id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd70,
    parameter id_9 = 32'd13
) (
    input supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    output tri module_1
);
  defparam id_8.id_9 = 1; module_0();
endmodule
