 arch	                                                            circuit	               script_params	                              vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	            verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  18.45	                  	       0.14	             16908	         2	          0.12	            -1	            -1	            33964	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3148-g7211c09d8-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T08:49:22	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  79772	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.52	       7884	                   0.83	        0.01	               3.66114	         -3436.07	              -3.66114	              3.66114	                                                        1.47	                            0.00224618	                         0.00186856	             0.334614	                          0.278155	              40	              14958	              15	                                      4.25198e+07	             9.78293e+06	            2.15543e+06	                        2749.27	                               10.75	                      1.12981	                                    0.982383	                       13652	                        15	                                 2831	                         3231	                                3032053	                      1161479	                    4.05945	              4.05945	                                             -4294.11	   -4.05945	   -359.918	  -1.27266	  2.69266e+06	                   3434.52	                          0.55	                               1.32	                  0.102239	                              0.0934886	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  11.20	                  	       0.15	             16924	         2	          0.07	            -1	            -1	            34036	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3148-g7211c09d8-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T08:49:22	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  72932	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.48	       8172	                   0.83	        0.01	               4.02424	         -3520.27	              -4.02424	              4.02424	                                                        1.52	                            0.00224275	                         0.00184084	             0.332774	                          0.274635	              36	              15168	              22	                                      4.25198e+07	             9.78293e+06	            2.00618e+06	                        2558.90	                               3.73	                       0.769	                                      0.660792	                       14094	                        14	                                 2987	                         3480	                                2392978	                      641464	                     4.44537	              4.44537	                                             -4546.53	   -4.44537	   -163.649	  -1.44416	  2.47848e+06	                   3161.33	                          0.52	                               1.12	                  0.0997331	                             0.0909459	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	       verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  15.62	                  	       0.12	             16644	         2	          0.10	            -1	            -1	            34020	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3148-g7211c09d8-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T08:49:22	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  78628	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.64	       8265	                   0.84	        0.01	               4.38133	         -3405.73	              -4.38133	              4.38133	                                                        1.44	                            0.00225466	                         0.00190258	             0.345448	                          0.285834	              36	              16591	              26	                                      4.25198e+07	             9.78293e+06	            1.96702e+06	                        2508.96	                               7.41	                       0.834903	                                   0.717823	                       15152	                        13	                                 2703	                         3080	                                5031831	                      3295870	                    5.69266	              5.69266	                                             -4701.39	   -5.69266	   -1697.01	  -3.46472	  2.42368e+06	                   3091.42	                          0.50	                               1.82	                  0.0972537	                             0.0890172	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
