{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496967004235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496967004236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  8 21:10:04 2017 " "Processing started: Thu Jun  8 21:10:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496967004236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496967004236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ComputadorIAS -c ComputadorIAS --generate_functional_sim_netlist " "Command: quartus_map ComputadorIAS -c ComputadorIAS --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496967004237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496967004399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/CounterMod_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod_package " "Found design unit 1: CounterMod_package" {  } { { "IAS/CounterMod_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/CounterMod_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/CounterMod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod-Behavior " "Found design unit 1: CounterMod-Behavior" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004825 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod " "Found entity 1: CounterMod" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/RegN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/RegN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavior " "Found design unit 1: RegN-Behavior" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/RegN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004826 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/ClockDivisor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor_package " "Found design unit 1: ClockDivisor_package" {  } { { "IAS/ClockDivisor_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/ClockDivisor_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/ClockDivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor-Behavior " "Found design unit 1: ClockDivisor-Behavior" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivisor " "Found entity 1: ClockDivisor" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/IAS_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS_package " "Found design unit 1: IAS_package" {  } { { "IAS/IAS_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/IAS_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/IAS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS-Behavior " "Found design unit 1: IAS-Behavior" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/IAS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004830 ""} { "Info" "ISGN_ENTITY_NAME" "1 IAS " "Found entity 1: IAS" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/IAS/IAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg-structure " "Found design unit 1: display7seg-structure" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/demo_setup.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavior " "Found design unit 1: UART_TX-Behavior" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004832 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004833 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/MainMemory_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Memory/MainMemory_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemory_package " "Found design unit 1: MainMemory_package" {  } { { "Memory/MainMemory_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/Memory/MainMemory_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ControlUnit/ControlUnit_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_package " "Found design unit 1: ControlUnit_package" {  } { { "ControlUnit/ControlUnit_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/ALU_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_package " "Found design unit 1: ALU_package" {  } { { "ALU/ALU_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/ALU_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004838 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file UART/UART_TX_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_package " "Found design unit 1: UART_TX_package" {  } { { "UART/UART_TX_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/UART/UART_TX_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/display7seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_package " "Found design unit 1: display7seg_package" {  } { { "ALU/display7seg_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/display7seg_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/reg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/reg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_package " "Found design unit 1: reg_package" {  } { { "ALU/reg_package.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ALU/reg_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_uart-Comportamento " "Found design unit 1: demo_uart-Comportamento" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/demo_uart.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004849 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_uart " "Found entity 1: demo_uart" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/demo_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967004849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967004849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496967004907 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_ALU ControlUnit.vhd(11) " "VHDL Signal Declaration warning at ControlUnit.vhd(11): used implicit default value for signal \"E_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496967004910 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_ALU ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"S_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496967004910 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_Mem ControlUnit.vhd(16) " "VHDL Signal Declaration warning at ControlUnit.vhd(16): used implicit default value for signal \"E_Mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496967004910 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_Mem ControlUnit.vhd(17) " "VHDL Signal Declaration warning at ControlUnit.vhd(17): used implicit default value for signal \"S_Mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_right_flag ControlUnit.vhd(26) " "Verilog HDL or VHDL warning at ControlUnit.vhd(26): object \"jump_right_flag\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_PC2MAR ControlUnit.vhd(34) " "Verilog HDL or VHDL warning at ControlUnit.vhd(34): object \"mv_PC2MAR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_IBR2IR ControlUnit.vhd(35) " "Verilog HDL or VHDL warning at ControlUnit.vhd(35): object \"mv_IBR2IR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_IBR2MAR ControlUnit.vhd(36) " "Verilog HDL or VHDL warning at ControlUnit.vhd(36): object \"mv_IBR2MAR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_en_mem ControlUnit.vhd(37) " "Verilog HDL or VHDL warning at ControlUnit.vhd(37): object \"pre_en_mem\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967004911 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ControlUnit.vhd(147) " "VHDL Process Statement warning at ControlUnit.vhd(147): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496967004912 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR ControlUnit.vhd(18) " "Output port \"MAR\" at ControlUnit.vhd(18) has no driver" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra172678/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496967004913 "|ControlUnit"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496967005027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  8 21:10:05 2017 " "Processing ended: Thu Jun  8 21:10:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496967005027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496967005027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496967005027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496967005027 ""}
