<!-- AUTO-GENERATED SECTIONS: Metrics + Activity injected by GitHub Actions -->
<!-- Profile Header -->
<h1 align="center">Hi there ğŸ‘‹, I'm Ravindu Lakshan</h1>
<h3 align="center">ğŸš€ Computer Engineering Undergraduate | Embedded Systems & RISC-V Pipeline Design Enthusiast</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com/?lines=Embedded%20Systems%20EngineerğŸ’»;RISC-V%20Pipeline%20Designerâš¡;Hardware-Software%20Co-DesignğŸ”§;Safety%20Systems%20DeveloperğŸ›¡ï¸&center=true&width=600&height=45&color=00d9ff">
</p>

---

## ï¿½â€ğŸ“ About Me

ğŸ“ I am a **4th-Year Computer Engineering Student** at the **University of Peradeniya**, Sri Lanka.

ğŸ”§ Specialized in **Embedded Systems**, **RISC-V Architecture**, and **Safety-Oriented Hardware/Software Co-Design**.

ğŸ“Š **Current Focus:** Advanced verification flows & performance profiling in Verilog/C++

ğŸ”¬ **Research Interests:** Processor design, embedded intelligence, and safety-critical systems

ğŸ“£ Passionate about **reliable system design**, **hardware debugging**, and **building solutions that bridge silicon-level constraints with real-world impact**.

---

## ğŸ’¼ Experiences & Activities

- ğŸ”§ **Embedded Systems Developer** - Safety-critical helmet monitoring system
- ğŸ’» **RISC-V Pipeline Designer** - 5-stage RV32IM implementation with testbench verification  
- ğŸŒ **Full-Stack Developer** - Dental education platform with guided workflows
- ğŸ¯ **Hardware/Software Integration** - Sensor-integrated safety systems
- ğŸ“Š **Performance Analysis** - Waveform analysis and timing optimization

---

## ğŸ› ï¸ Featured Projects

| Project | Description | Tech Stack |
|---------|-------------|------------|
| ğŸ›¡ï¸ [Safe Plus â€“ Smart Safety Helmet](https://github.com/cepdnaclk/e20-3yp-SafePlus) | Real-time hazard detection & emergency alert pipeline for industrial worker safety | Embedded C++, Sensors, Wireless, Edge Computing |
| ğŸ’» [RV32IM Pipeline Implementation](https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2) | 5-stage RISC-V pipeline with comprehensive testbench verification | Verilog, SystemVerilog, Computer Architecture |
| ğŸ¦· [Denture Design Studio](https://github.com/cepdnaclk/e20-co227-Denture-Design-Studio) | Interactive learning platform for dental students with guided case workflows | Web Development, React, UX Design |
| âš¡ [Hardware Debugging Tools] | Custom waveform analysis tools for timing issue detection | Python, Signal Processing, FPGA |

---

## ğŸ§  Technical Skills

### ğŸ’» Programming Languages
- ğŸ”§ **Verilog/SystemVerilog** - Hardware Description & Verification
- âš¡ **C/C++** - Embedded Systems & Performance-Critical Applications  
- ğŸ **Python** - Automation Scripts, Data Analysis, Tool Development
- ï¿½ **JavaScript/HTML/CSS** - Full-Stack Web Development
- ğŸ”¢ **Assembly (RISC-V)** - Low-level System Programming

### ï¿½ï¸ Tools & Technologies
- **Hardware Design:** Vivado, ModelSim, FPGA Development
- **Embedded Systems:** PlatformIO, Arduino, MCU Programming
- **Development:** Git, GitHub Actions, Linux, VS Code
- **Web Technologies:** React, Node.js, Modern Web Stack

### ğŸ¯ Specializations  
- ğŸ”¬ **Formal Verification** & Testing Methodologies
- ğŸ“Š **Performance Profiling** & Optimization
- ğŸ›¡ï¸ **Safety-Critical System Design**
- ğŸ”§ **Hardware/Software Co-Design**

---

### ğŸ›  Tech & Tools
<!--TECH-STACK-START-->
<p>
  <img src="https://skillicons.dev/icons?i=cpp,python,js,verilog,asm,riscv,fpga,xilinx,modelsim,kicad,react,nodejs,platformio,arduino,linux,git,github,vscode,aws,docker" alt="Tech Stack" />
</p>
<p><strong>Specializing in:</strong> RISC-V Architecture, Embedded Safety Systems, Hardware/Software Co-Design, Formal Verification</p>
<!--TECH-STACK-END-->

---

### ğŸš€ Featured Projects
| Project | Description | Tech | Links |
|---------|-------------|------|-------|
| Safe Plus â€“ Smart Safety Helmet | Real-time monitoring, impact detection & emergency alerts to enhance industrial worker safety | Embedded, Sensors, Wireless, Edge | [Repo](https://github.com/cepdnaclk/e20-3yp-SafePlus) |
| Denture Design Studio | Interactive learning & self-evaluation platform for dental students with guided case workflows | Web, React (if used), UX | [Repo](https://github.com/cepdnaclk/e20-co227-Denture-Design-Studio) |
| RV32IM Pipeline (Group 2) | Verilog implementation of a 5-stage RV32IM pipeline + testbench verification | Verilog, CPU Arch | [Repo](https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2) |

---

### ğŸ“Š Dynamic Metrics
<!--METRICS-START-->

<div align="center">

### ğŸ“ˆ GitHub Statistics

| ğŸ“Š Metric | ğŸ“ˆ Value |
|-----------|----------|
| **ğŸ“ Public Repositories** | `2` |
| **â­ Total Stars Earned** | `0` |
| **ğŸ´ Total Forks** | `0` |
| **ğŸ‘¥ Followers** | `0` |

### ï¿½ Primary Technologies & Expertise

| ğŸ› ï¸ Technology | ğŸ¯ Application Area |
|---------------|---------------------|
| **Verilog** | Hardware Design (RISC-V Pipeline, FPGA) |
| **C++** | Embedded Systems (Safety Helmet, MCU Programming) |
| **Python** | Automation Scripts, Data Analysis |
| **JavaScript** | Web Development (Denture Design Studio) |

</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=ravindu439&show_icons=true&theme=tokyonight&hide_border=true&bg_color=0d1117" height="160" />
  <img src="https://github-readme-streak-stats.herokuapp.com?user=ravindu439&theme=tokyonight&hide_border=true&background=0d1117" height="160" />
</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=ravindu439&layout=compact&theme=tokyonight&hide_border=true&bg_color=0d1117" height="160" />
</div>

<div align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=ravindu439&theme=github-compact&hide_border=true&bg_color=0d1117" height="300" />
</div>

<!--METRICS-END-->

### ğŸ”„ Recent Activity
<!--ACTIVITY-START-->
<div align="center">

**ğŸš€ Recent GitHub Activity**

*ğŸ“ Working on exciting projects... Check back soon!*

</div>
<!--ACTIVITY-END-->

### âœï¸ Latest Articles / Notes
<!--BLOG-START-->
(No posts yet)
<!--BLOG-END-->

### ğŸ§© Philosophy
> â€œEngineering reliability isnâ€™t an afterthoughtâ€”itâ€™s the architecture of attention to detail.â€

### ğŸ¤ Connect
Email â€¢ LinkedIn â€¢ Portfolio (links above)

---

<p align="center">
  <!--TIMESTAMP-->Last auto update: 2025-08-21 07:03:58 UTC
</p>
