INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'PLL_20190608' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'PLL_20190608'...
WARNING:sim - A core named 'PLL_20190608' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'PLL_20190608'...
Delivering associated files for 'PLL_20190608'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'PLL_20190608'...
Delivered 3 files into directory
D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608
Delivered 1 file into directory
D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'PLL_20190608'...
Generating ISE project...
XCO file found: PLL_20190608.xco
XMDF file found: PLL_20190608_xmdf.tcl
Adding D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608.asy -view
all -origin_type imported
Adding D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608.ucf -view
all -origin_type created
Adding D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/GsZoMuLu/ISE/Project/PLL_20190608/src/tmp/_cg/PLL_20190608.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PLL_20190608"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'PLL_20190608'.
