// Mem file initialization records.
//
// SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
// Vivado v2016.2 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Monday April 15, 2019 - 10:53:38 am, from:
//
//     Map file     - /home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/bd_fc5c.bmm
//     Data file(s) - /home/tmnguyen/mu2e_monitor_firmware_original/firmware_original/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf
//
// Address space 'microblaze_mcs_0_U0_microblaze_I.microblaze_mcs_0_U0_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
