// Seed: 4156346398
module module_0 ();
  tri0 id_2;
  assign id_1 = (1'b0) - id_2;
  logic [7:0] id_3;
  tri1 id_4;
  wire id_5;
  function id_6;
    input id_7;
    input id_8;
    begin
      id_4 = 1;
    end
  endfunction
  assign id_8 = id_6;
  assign id_7 = id_7;
  wire id_9;
  reg id_10, id_11 = id_3[1 : 1'b0];
  id_12(
      .id_0(1 == (1)), .id_1(id_10), .id_2(1'h0), .id_3(id_10)
  );
  initial begin
    $display;
    id_7 <= id_10;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output wand id_3,
    output wand id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wire id_7
);
  wire id_9;
  wire id_10;
  wire id_11 = id_10;
  assign id_1 = 1;
  wire id_12, id_13;
  module_0();
endmodule
