Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipe_pc
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.pipe_if
Compiling module xil_defaultlib.pipe_fd_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.pipe_id
Compiling module xil_defaultlib.pipe_de_reg
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipe_exe
Compiling module xil_defaultlib.pipe_em_reg
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.pipe_mem
Compiling module xil_defaultlib.pipe_mw_reg
Compiling module xil_defaultlib.pipe_wb
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.c0_control
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.regfile2w
Compiling module xil_defaultlib.c1_control
Compiling module xil_defaultlib.fadd_align
Compiling module xil_defaultlib.reg_align_cal
Compiling module xil_defaultlib.fadd_cal
Compiling module xil_defaultlib.reg_cal_norm
Compiling module xil_defaultlib.fadd_norm
Compiling module xil_defaultlib.pipelined_fadder
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.wallace_24x24
Compiling module xil_defaultlib.fmul_mul
Compiling module xil_defaultlib.reg_mul_add
Compiling module xil_defaultlib.fmul_add
Compiling module xil_defaultlib.reg_add_norm
Compiling module xil_defaultlib.fmul_norm
Compiling module xil_defaultlib.pipelined_fmul
Compiling module xil_defaultlib.shift_to_msb_equ_1
Compiling module xil_defaultlib.wallace_26x24
Compiling module xil_defaultlib.wallace_26x24_product
Compiling module xil_defaultlib.wallace_26x26
Compiling module xil_defaultlib.wallace_26x26_product
Compiling module xil_defaultlib.wallace_24x26
Compiling module xil_defaultlib.newton24
Compiling module xil_defaultlib.fdiv_newton
Compiling module xil_defaultlib.shift_even_bits
Compiling module xil_defaultlib.wallace_24x28
Compiling module xil_defaultlib.wallace_24x28_product
Compiling module xil_defaultlib.root_newton24
Compiling module xil_defaultlib.fsqrt_newton
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.stall_control
Compiling module xil_defaultlib.iu_fpu_ei
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
