$date
	Thu Sep  1 09:52:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1b_tb $end
$var wire 1 ! f $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$scope module q1 $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
1$
#80
0$
0#
1"
#100
0!
1$
#120
0$
1#
#140
1$
#160
