Classic Timing Analyzer report for Project
Thu Feb 01 09:09:59 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.566 ns   ; A[3] ; result[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 12.566 ns       ; A[3]      ; result[3] ;
; N/A   ; None              ; 11.952 ns       ; A[0]      ; result[2] ;
; N/A   ; None              ; 11.767 ns       ; B[1]      ; result[2] ;
; N/A   ; None              ; 11.739 ns       ; B[3]      ; result[3] ;
; N/A   ; None              ; 11.695 ns       ; A[1]      ; result[2] ;
; N/A   ; None              ; 11.641 ns       ; B[0]      ; result[2] ;
; N/A   ; None              ; 11.506 ns       ; A[0]      ; result[3] ;
; N/A   ; None              ; 11.321 ns       ; B[1]      ; result[3] ;
; N/A   ; None              ; 11.301 ns       ; Opcode[1] ; result[2] ;
; N/A   ; None              ; 11.275 ns       ; Opcode[0] ; result[2] ;
; N/A   ; None              ; 11.249 ns       ; A[1]      ; result[3] ;
; N/A   ; None              ; 11.196 ns       ; Opcode[1] ; result[1] ;
; N/A   ; None              ; 11.195 ns       ; B[0]      ; result[3] ;
; N/A   ; None              ; 11.188 ns       ; Opcode[1] ; result[0] ;
; N/A   ; None              ; 11.137 ns       ; Opcode[1] ; result[3] ;
; N/A   ; None              ; 10.967 ns       ; Opcode[0] ; result[1] ;
; N/A   ; None              ; 10.847 ns       ; B[2]      ; result[2] ;
; N/A   ; None              ; 10.780 ns       ; A[0]      ; result[1] ;
; N/A   ; None              ; 10.743 ns       ; A[2]      ; result[2] ;
; N/A   ; None              ; 10.645 ns       ; B[2]      ; result[3] ;
; N/A   ; None              ; 10.531 ns       ; A[2]      ; result[3] ;
; N/A   ; None              ; 10.473 ns       ; B[0]      ; result[1] ;
; N/A   ; None              ; 10.317 ns       ; B[1]      ; result[1] ;
; N/A   ; None              ; 10.309 ns       ; A[0]      ; result[0] ;
; N/A   ; None              ; 10.296 ns       ; Opcode[0] ; result[3] ;
; N/A   ; None              ; 10.049 ns       ; A[1]      ; result[1] ;
; N/A   ; None              ; 9.997 ns        ; B[0]      ; result[0] ;
; N/A   ; None              ; 8.843 ns        ; Opcode[2] ; result[3] ;
; N/A   ; None              ; 8.828 ns        ; Opcode[2] ; result[1] ;
; N/A   ; None              ; 8.815 ns        ; Opcode[2] ; result[0] ;
; N/A   ; None              ; 8.448 ns        ; Opcode[2] ; result[2] ;
+-------+-------------------+-----------------+-----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Feb 01 09:09:59 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only
Info: Longest tpd from source pin "A[3]" to destination pin "result[3]" is 12.566 ns
    Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 1; PIN Node = 'A[3]'
    Info: 2: + IC(6.193 ns) + CELL(0.322 ns) = 7.388 ns; Loc. = LCCOMB_X1_Y24_N6; Fanout = 2; COMB Node = 'Adder:comb_4|full_adder_DF:f3|Sum~2'
    Info: 3: + IC(0.323 ns) + CELL(0.542 ns) = 8.253 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Subtractor:comb_5|full_adder_DF:f3|Sum'
    Info: 4: + IC(0.301 ns) + CELL(0.477 ns) = 9.031 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'result[3]~20'
    Info: 5: + IC(0.520 ns) + CELL(3.015 ns) = 12.566 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'result[3]'
    Info: Total cell delay = 5.229 ns ( 41.61 % )
    Info: Total interconnect delay = 7.337 ns ( 58.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Thu Feb 01 09:09:59 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


