# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_3_to_8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sgmc1/OneDrive/Electrical\ Engineering/Quartus/Project/decoder_3_to_8 {C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:01 on Oct 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8" C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8.v 
# -- Compiling module decoder_3_to_8
# 
# Top level modules:
# 	decoder_3_to_8
# End time: 18:03:01 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sgmc1/OneDrive/Electrical\ Engineering/Quartus/Project/decoder_3_to_8 {C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8_t.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:01 on Oct 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8" C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8_t.v 
# -- Compiling module decoder_3_to_8_t
# 
# Top level modules:
# 	decoder_3_to_8_t
# End time: 18:03:01 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  decoder_3_to_8_t
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" decoder_3_to_8_t 
# Start time: 18:03:02 on Oct 04,2017
# Loading work.decoder_3_to_8_t
# Loading work.decoder_3_to_8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8_t.v(8)
#    Time: 500 ps  Iteration: 0  Instance: /decoder_3_to_8_t
# 1
# Break in Module decoder_3_to_8_t at C:/Users/sgmc1/OneDrive/Electrical Engineering/Quartus/Project/decoder_3_to_8/decoder_3_to_8_t.v line 8
# End time: 18:04:25 on Oct 04,2017, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
