[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Tue Sep 12 01:37:37 2023
[*]
[dumpfile] "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/bench.vcd"
[dumpfile_mtime] "Tue Sep 12 01:25:12 2023"
[dumpfile_size] 11368776
[savefile] "/home/carlos/Embedded/litex_work/femtorv/basic/gowin/test_cpu_load.gtkw"
[timestart] 42280
[size] 2560 1531
[pos] -1 -1
*-6.770798 43120 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bench.
[treeopen] bench.uut.
[treeopen] bench.uut.CPU.
[sst_width] 331
[signals_width] 346
[sst_expanded] 1
[sst_vpaned_height] 937
@28
bench.uut.resetn
@c00028
bench.uut.LEDS[4:0]
@28
(0)bench.uut.LEDS[4:0]
(1)bench.uut.LEDS[4:0]
(2)bench.uut.LEDS[4:0]
(3)bench.uut.LEDS[4:0]
(4)bench.uut.LEDS[4:0]
@1401200
-group_end
@c00023
bench.uut.CPU.PC[23:0]
@28
(0)bench.uut.CPU.PC[23:0]
(1)bench.uut.CPU.PC[23:0]
(2)bench.uut.CPU.PC[23:0]
(3)bench.uut.CPU.PC[23:0]
(4)bench.uut.CPU.PC[23:0]
(5)bench.uut.CPU.PC[23:0]
(6)bench.uut.CPU.PC[23:0]
(7)bench.uut.CPU.PC[23:0]
(8)bench.uut.CPU.PC[23:0]
(9)bench.uut.CPU.PC[23:0]
(10)bench.uut.CPU.PC[23:0]
(11)bench.uut.CPU.PC[23:0]
(12)bench.uut.CPU.PC[23:0]
(13)bench.uut.CPU.PC[23:0]
(14)bench.uut.CPU.PC[23:0]
(15)bench.uut.CPU.PC[23:0]
(16)bench.uut.CPU.PC[23:0]
(17)bench.uut.CPU.PC[23:0]
(18)bench.uut.CPU.PC[23:0]
(19)bench.uut.CPU.PC[23:0]
(20)bench.uut.CPU.PC[23:0]
(21)bench.uut.CPU.PC[23:0]
(22)bench.uut.CPU.PC[23:0]
(23)bench.uut.CPU.PC[23:0]
@1401201
-group_end
@22
bench.uut.CPU.mem_addr[31:0]
bench.uut.CPU.mem_rdata[31:0]
@c00022
bench.uut.CPU.mem_wdata[31:0]
@28
(0)bench.uut.CPU.mem_wdata[31:0]
(1)bench.uut.CPU.mem_wdata[31:0]
(2)bench.uut.CPU.mem_wdata[31:0]
(3)bench.uut.CPU.mem_wdata[31:0]
(4)bench.uut.CPU.mem_wdata[31:0]
(5)bench.uut.CPU.mem_wdata[31:0]
(6)bench.uut.CPU.mem_wdata[31:0]
(7)bench.uut.CPU.mem_wdata[31:0]
(8)bench.uut.CPU.mem_wdata[31:0]
(9)bench.uut.CPU.mem_wdata[31:0]
(10)bench.uut.CPU.mem_wdata[31:0]
(11)bench.uut.CPU.mem_wdata[31:0]
(12)bench.uut.CPU.mem_wdata[31:0]
(13)bench.uut.CPU.mem_wdata[31:0]
(14)bench.uut.CPU.mem_wdata[31:0]
(15)bench.uut.CPU.mem_wdata[31:0]
(16)bench.uut.CPU.mem_wdata[31:0]
(17)bench.uut.CPU.mem_wdata[31:0]
(18)bench.uut.CPU.mem_wdata[31:0]
(19)bench.uut.CPU.mem_wdata[31:0]
(20)bench.uut.CPU.mem_wdata[31:0]
(21)bench.uut.CPU.mem_wdata[31:0]
(22)bench.uut.CPU.mem_wdata[31:0]
(23)bench.uut.CPU.mem_wdata[31:0]
(24)bench.uut.CPU.mem_wdata[31:0]
(25)bench.uut.CPU.mem_wdata[31:0]
(26)bench.uut.CPU.mem_wdata[31:0]
(27)bench.uut.CPU.mem_wdata[31:0]
(28)bench.uut.CPU.mem_wdata[31:0]
(29)bench.uut.CPU.mem_wdata[31:0]
(30)bench.uut.CPU.mem_wdata[31:0]
(31)bench.uut.CPU.mem_wdata[31:0]
@1401200
-group_end
@28
bench.uut.isIO
@22
bench.uut.CPU.PC[23:0]
bench.uut.CPU.mem_addr[31:0]
@28
[color] 2
bench.uut.uart_valid
[color] 2
bench.uut.UART_LM.tx_wr
@820
[color] 2
bench.uut.UART_LM.txd_reg[7:0]
@28
[color] 2
bench.uut.uart_tx_busy
[color] 2
bench.uut.TXD
@22
[color] 2
bench.uut.UART_LM.tx_bitcount[3:0]
@28
[color] 3
bench.uut.RXD
[color] 3
bench.uut.UART_LM.rx_avail
@22
[color] 3
bench.uut.UART_LM.rx_data[7:0]
[color] 3
bench.uut.UART_LM.rx_bitcount[3:0]
@28
[color] 3
bench.uut.UART_LM.rx_busy
[color] 3
bench.uut.UART_LM.rx_ack
@22
bench.uut.CPU.writeBackData[31:0]
bench.uut.CPU.PC[23:0]
bench.uut.CPU.mem_rdata[31:0]
bench.uut.CPU.state[3:0]
@28
bench.uut.CPU.mem_rstrb
@c00022
[color] 3
bench.uut.CPU.writeBackData[31:0]
@28
[color] 3
(0)bench.uut.CPU.writeBackData[31:0]
[color] 3
(1)bench.uut.CPU.writeBackData[31:0]
[color] 3
(2)bench.uut.CPU.writeBackData[31:0]
[color] 3
(3)bench.uut.CPU.writeBackData[31:0]
[color] 3
(4)bench.uut.CPU.writeBackData[31:0]
[color] 3
(5)bench.uut.CPU.writeBackData[31:0]
[color] 3
(6)bench.uut.CPU.writeBackData[31:0]
[color] 3
(7)bench.uut.CPU.writeBackData[31:0]
[color] 3
(8)bench.uut.CPU.writeBackData[31:0]
[color] 3
(9)bench.uut.CPU.writeBackData[31:0]
[color] 3
(10)bench.uut.CPU.writeBackData[31:0]
[color] 3
(11)bench.uut.CPU.writeBackData[31:0]
[color] 3
(12)bench.uut.CPU.writeBackData[31:0]
[color] 3
(13)bench.uut.CPU.writeBackData[31:0]
[color] 3
(14)bench.uut.CPU.writeBackData[31:0]
[color] 3
(15)bench.uut.CPU.writeBackData[31:0]
[color] 3
(16)bench.uut.CPU.writeBackData[31:0]
[color] 3
(17)bench.uut.CPU.writeBackData[31:0]
[color] 3
(18)bench.uut.CPU.writeBackData[31:0]
[color] 3
(19)bench.uut.CPU.writeBackData[31:0]
[color] 3
(20)bench.uut.CPU.writeBackData[31:0]
[color] 3
(21)bench.uut.CPU.writeBackData[31:0]
[color] 3
(22)bench.uut.CPU.writeBackData[31:0]
[color] 3
(23)bench.uut.CPU.writeBackData[31:0]
[color] 3
(24)bench.uut.CPU.writeBackData[31:0]
[color] 3
(25)bench.uut.CPU.writeBackData[31:0]
[color] 3
(26)bench.uut.CPU.writeBackData[31:0]
[color] 3
(27)bench.uut.CPU.writeBackData[31:0]
[color] 3
(28)bench.uut.CPU.writeBackData[31:0]
[color] 3
(29)bench.uut.CPU.writeBackData[31:0]
[color] 3
(30)bench.uut.CPU.writeBackData[31:0]
[color] 3
(31)bench.uut.CPU.writeBackData[31:0]
@1401200
-group_end
@28
[color] 3
bench.uut.CPU.writeBack
@22
[color] 3
bench.uut.CPU.rdId[4:0]
[color] 1
bench.uut.CPU.mem_addr[31:0]
@28
[color] 1
bench.uut.CPU.mem_byteAccess
[color] 1
bench.uut.CPU.mem_halfwordAccess
@22
[color] 1
bench.uut.CPU.mem_rdata[31:0]
[color] 1
bench.uut.CPU.mem_wmask[3:0]
[color] 1
bench.uut.CPU.mem_wdata[31:0]
bench.uut.CPU.aluIn1[31:0]
bench.uut.CPU.aluIn2[31:0]
bench.uut.CPU.aluOut[31:0]
[pattern_trace] 1
[pattern_trace] 0
