<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<!--
Generated by ST-Developer EXPRESS to HTML Converter
from <A HREF="http://www.steptools.com" TARGET="_top">STEP Tools, Inc.</A>

Generated on 2003-06-20T12:24:28-04:00
-->
<HTML><HEAD><TITLE>RULE component_placement_restriction_assignment_constraint</TITLE></HEAD>
<BODY bgcolor=#ffffff>
<H1>RULE component_placement_restriction_assignment_constraint</H1>
<PRE>


   <B>RULE</B> <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint">component_placement_restriction_assignment_constraint</A> <B>FOR</B> <B>(</B><A href='e_635.htm'>representation</A> <B>)</B><B>;</B>
   <B>LOCAL</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.cpra">cpra</A> <B>:</B> <B>SET</B> <B>OF</B> <A href='e_635.htm'>representation</A> <B>:=</B> <B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$QUERY$1897.cpra">cpra</A> <B>&lt;*</B> representation<B>|</B> cpra<B>.</B>name <B>=</B> 'component placement restriction assignment'<B>)</B><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.i">i</A> <B>:</B> <B>INTEGER</B><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.pass1">pass1</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> TRUE<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.pass2">pass2</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> TRUE<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.mra">mra</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> FALSE<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.mrv">mrv</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> FALSE<B>;</B>
   <B>END_LOCAL</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>cpra<B>)</B><B>;</B>
         <B>IF</B> <B>NOT</B> pass1 <B>THEN</B>
            <B>ESCAPE</B><B>;</B>
         <B>END_IF</B><B>;</B>
         <B>IF</B> <B>NOT</B> <B>(</B><B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1898.rr">rr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>cpra<B>[</B>i<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'REPRESENTATION_RELATIONSHIP.REP_1'<B>)</B><B>|</B> <B>(</B>rr<B>.</B>name <B>=</B> 'component placement restriction assignment area'<B>)</B> <B>AND</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1898.$QUERY$1899.pdr">pdr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>rr<B>.</B>rep_2<B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION'<B>)</B><B>|</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'MOUNTING_RESTRICTION_AREA' <B>IN</B> <B>TYPEOF</B><B>(</B>pdr<B>.</B>definition<B>.</B>definition<B>)</B><B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>)</B><B>)</B><B>)</B> <B>&lt;=</B> 1<B>)</B> <B>OR</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1900.rr">rr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>cpra<B>[</B>i<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'REPRESENTATION_RELATIONSHIP.REP_1'<B>)</B><B>|</B> <B>(</B>rr<B>.</B>name <B>=</B> 'component placement restriction assignment volume'<B>)</B> <B>AND</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1900.$QUERY$1901.pdr">pdr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>rr<B>.</B>rep_2<B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION'<B>)</B><B>|</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'MOUNTING_RESTRICTION_VOLUME' <B>IN</B> <B>TYPEOF</B><B>(</B>pdr<B>.</B>definition<B>.</B>definition<B>)</B><B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>)</B><B>)</B><B>)</B> <B>&lt;=</B> 1<B>)</B><B>)</B> <B>THEN</B>
            pass1 <B>:=</B> FALSE<B>;</B>
         <B>END_IF</B><B>;</B>
         mra <B>:=</B> <B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1902.rr">rr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>cpra<B>[</B>i<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'REPRESENTATION_RELATIONSHIP.REP_1'<B>)</B><B>|</B> <B>(</B>rr<B>.</B>name <B>=</B> 'component placement restriction assignment area'<B>)</B> <B>AND</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1902.$QUERY$1903.pdr">pdr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>rr<B>.</B>rep_2<B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION'<B>)</B><B>|</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'MOUNTING_RESTRICTION_AREA' <B>IN</B> <B>TYPEOF</B><B>(</B>pdr<B>.</B>definition<B>.</B>definition<B>)</B><B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>;</B>
         mrv <B>:=</B> <B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1904.rr">rr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>cpra<B>[</B>i<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'REPRESENTATION_RELATIONSHIP.REP_1'<B>)</B><B>|</B> <B>(</B>rr<B>.</B>name <B>=</B> 'component placement restriction assignment volume'<B>)</B> <B>AND</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$133.$QUERY$1904.$QUERY$1905.pdr">pdr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>rr<B>.</B>rep_2<B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION'<B>)</B><B>|</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'MOUNTING_RESTRICTION_VOLUME' <B>IN</B> <B>TYPEOF</B><B>(</B>pdr<B>.</B>definition<B>.</B>definition<B>)</B><B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>;</B>
         <B>IF</B> <B>NOT</B> <B>(</B>mra <B>OR</B> mrv<B>)</B> <B>THEN</B>
            pass1 <B>:=</B> FALSE<B>;</B>
         <B>END_IF</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$134.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>cpra<B>)</B><B>;</B>
         <B>IF</B> <B>NOT</B> pass1 <B>THEN</B>
            <B>ESCAPE</B><B>;</B>
         <B>END_IF</B><B>;</B>
         <B>IF</B> <B>NOT</B> pass2 <B>THEN</B>
            <B>ESCAPE</B><B>;</B>
         <B>END_IF</B><B>;</B>
         <B>IF</B> <B>NOT</B> <B>(</B><B>SIZEOF</B><B>(</B><B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.$REPEAT$134.$QUERY$1906.pdr">pdr</A> <B>&lt;*</B> <B>USEDIN</B><B>(</B>cpra<B>[</B>i<B>]</B><B>,</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'PROPERTY_DEFINITION_REPRESENTATION.USED_REPRESENTATION'<B>)</B><B>|</B> <B>(</B>'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'GROUPED_REQUIREMENTS_PROPERTY' <B>IN</B> <B>TYPEOF</B><B>(</B>pdr<B>.</B>definition<B>)</B><B>)</B> <B>AND</B> <B>(</B>pdr<B>.</B>definition<B>\</B><A href='e_360.htm'>group</A><B>.</B><A href='d_name.html'>name</A> <B>=</B> 'item restricted requirements property'<B>)</B><B>)</B><B>)</B> <B>=</B> 1<B>)</B> <B>THEN</B>
            pass2 <B>:=</B> FALSE<B>;</B>
         <B>END_IF</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
   <B>WHERE</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.WR1">WR1</A><B>:</B>
         pass1<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.component_placement_restriction_assignment_constraint.WR2">WR2</A><B>:</B>
         pass2<B>;</B>
   <B>END_RULE</B><B>;</B>
</PRE></BODY></HMTL>
</BODY></HTML>