$date
  Wed Aug 14 16:05:07 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module adder4bits_tb $end
$var reg 4 ! a_in[3:0] $end
$var reg 4 " b_in[3:0] $end
$var reg 4 # s_out[3:0] $end
$var reg 1 $ c_out $end
$scope module dut $end
$var reg 4 % a[3:0] $end
$var reg 4 & b[3:0] $end
$var reg 4 ' sum[3:0] $end
$var reg 1 ( carry_out $end
$var reg 5 ) sum_c[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
