// Seed: 4140271913
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    output wand  id_2,
    input  tri1  id_3,
    output uwire id_4,
    input  wire  module_0,
    output tri   id_6
);
  logic [1 : 1] id_8;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input wand id_4,
    input wire id_5,
    input tri id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13
    , id_16,
    output supply1 id_14
);
  assign id_3 = 1 == id_2;
  generate
    assign id_1 = 1 ? id_6 : -1'h0 ? 1 : -1;
  endgenerate
  module_0 modCall_1 (
      id_14,
      id_10,
      id_14,
      id_5,
      id_1,
      id_2,
      id_14
  );
  assign modCall_1.id_6 = 0;
endmodule
