# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../manchester_top.srcs/sources_1/new" \
"../../../../../manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/Manchester_rx_uart_top.v" \
"../../../../../manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_m.v" \
"../../../../../manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_top.v" \
"../../../../manchester_top.srcs/sources_1/new/manchester_top.v" \
"../../../../../manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_m.v" \
"../../../../../manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_top.v" \
"../../../../../../uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v" \
"../../../../../../uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v" \
"../../../../../../uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v" \
"../../../../manchester_top.srcs/sim_1/new/manchester_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
