# Bayesian IMC Core

*A Hardware-Efficient Bayesian In-Memory Computing Engine implemented in Verilog RTL*

![License](https://img.shields.io/badge/license-MIT-blue.svg)
![Status](https://img.shields.io/badge/status-active-success.svg)
![Verilog](https://img.shields.io/badge/HDL-Verilog-orange.svg)

---

## ğŸ“˜ Description

The **Bayesian IMC Core** is a hardware-optimized computational block that performs *Bayesian inference directly inside memory*, reducing data movement and enabling low-power probabilistic processing.

This implementation includes:

- SRAM-based weight lookup
- Confidence-driven stochastic bit perturbation
- LFSR-based randomness
- Koggeâ€“Stone inspired popcount
- FSM-controlled sampling + Bayesian analysis

It is designed for:

- Edge AI accelerators
- Probabilistic processing
- In-memory compute research
- Low-power inference systems

---

## âœ¨ Features

- ğŸ”¹ **SRAM-based weight memory** (`sram_bayesian`)
- ğŸ”¹ **Random generator** using an 8-bit LFSR (`lfsr_random`)
- ğŸ”¹ **Bayesian weight perturbation** with confidence masks
- ğŸ”¹ **Popcount via hierarchical adder tree** (`kogge_stone_popcount`)
- ğŸ”¹ **Full Bayesian sampling engine (8 samples)**
- ğŸ”¹ **Posterior mean computation**
- ğŸ”¹ **Variance-based confidence scoring**
- ğŸ”¹ **Multi-stage FSM for structured execution**

---

## ğŸ“ Repository Structure

```
bayesian-imc-core/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ bayesian_imc_core.v
â”‚   â”œâ”€â”€ sram_bayesian.v
â”‚   â”œâ”€â”€ lfsr_random.v
â”‚   â”œâ”€â”€ weight_perturb.v
â”‚   â””â”€â”€ kogge_stone_popcount.v
â”œâ”€â”€ simulation/
â”‚   â”œâ”€â”€ testbench.v
â”‚   â”œâ”€â”€ waveform.vcd
â”‚   â””â”€â”€ results.md
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ block-diagram.png
â”‚   â””â”€â”€ architecture.md
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```

---

## ğŸ–¼ï¸ Visuals

You can include any of the following:

- Architectural block diagram
- FSM diagram
- Waveform screenshot from GTKWave
- Simulation output summary

---

## ğŸ”§ Installation

### Requirements

- `iverilog`
- `vvp`
- `gtkwave` (optional for waveform visualization)
- Any Linux/Windows environment with basic shell

### Clone the repository

```sh
git clone https://github.com/AneeshVRao/BayesianIMC-Core.git
cd BayesianIMC-Core
```

---

## â–¶ï¸ Usage

### Run simulation

```sh
iverilog -o sim.out src/*.v simulation/testbench.v
vvp sim.out
```

### View waveform

```sh
gtkwave waveform.vcd
```

### Example testbench snippet

```verilog
initial begin
    clk = 0;
    rst_n = 0;
    #10 rst_n = 1;
    start = 1;
    input_data = 8'b10101010;
    weight_select = 2'b01;
    confidence_pattern = 8'b11110000;
end
```

---

## ğŸ› ï¸ Support

For questions or improvements, open a GitHub issue:

ğŸ‘‰ https://github.com/AneeshVRao/BayesianIMC-Core/issues

Or contact the author directly.

---

## ğŸ—ºï¸ Roadmap

### Planned Enhancements

- [ ] FPGA synthesis (Artix-7 recommended)
- [ ] Timing and power estimation
- [ ] Parameterized sample count (e.g., 16/32 samples)
- [ ] Wider datapaths (16-bit, 32-bit)
- [ ] Parallel IMC tiles
- [ ] Support for custom SRAM initialization files

---

## ğŸ¤ Contributing

Contributions are welcome!

### Steps:

1. Fork the repository
2. Create a new branch (`feature/xyz`)
3. Commit your changes
4. Open a Pull Request

For developers, recommended environment setup is in `docs/architecture.md`.

---

## ğŸ‘¤ Author & Acknowledgments

**Aneesh V. Rao**

Verilog Design | Bayesian IMC Architecture | Digital Computing Systems

Special thanks to reference IMC architectures studied during coursework and research.

---

## ğŸ“œ License

This project is licensed under the MIT License.

See [LICENSE](LICENSE) for details.

---

## ğŸ“Œ Project Status

ğŸŸ¢ **Active** â€” currently maintained and open to improvements.
