;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 130, 9
	SPL 0, <-2
	CMP 22, <20
	CMP 27, <60
	CMP 27, <60
	CMP #0, -0
	MOV @627, <106
	SUB -207, <-120
	SUB @-127, 100
	SUB @121, 106
	SUB @-127, 100
	CMP 100, 90
	CMP -207, <-120
	MOV -7, <20
	CMP -207, <-120
	MOV -7, <20
	MOV -7, <20
	SUB @-327, 120
	SUB @-127, 100
	CMP @-127, 100
	SUB 100, 90
	CMP @627, 106
	SUB #0, -0
	CMP 100, 90
	CMP -207, <-120
	SPL 0
	SUB @-127, 100
	SPL 0, <-2
	SUB @-127, 100
	SUB @-127, 100
	CMP 100, 90
	SPL 100, 90
	SPL 100, 90
	MOV -7, <20
	SPL 100, 90
	SUB -207, <-120
	SUB -207, <-120
	SLT @130, 9
	CMP -207, <-120
	CMP @127, 106
	SPL 0, #2
	ADD 130, 9
	SPL 0, #2
	ADD 130, 9
	CMP -207, <-120
	SPL 0, #2
