// Seed: 102371816
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  assign id_0 = 1'b0 && 1'b0;
endmodule
