$version Generated by VerilatedVcd $end
$date Fri Jun  3 23:55:32 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % in $end
  $var wire  1 & out $end
  $var wire  1 $ reset_n $end
  $scope module finite_state_machine $end
   $var wire  2 ) IDLE [1:0] $end
   $var wire  2 * S0 [1:0] $end
   $var wire  2 + S1 [1:0] $end
   $var wire  1 # clk $end
   $var wire  2 ' curr_state [1:0] $end
   $var wire  1 % in $end
   $var wire  2 ( next_state [1:0] $end
   $var wire  1 & out $end
   $var wire  1 $ reset_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
1%
0&
b00 '
b01 (
b00 )
b01 *
b10 +
#1
0#
#2
1#
0%
b01 '
b00 (
#3
0#
1%
b10 (
#4
1#
0%
1&
b10 '
b00 (
#5
0#
#6
1#
1%
0&
b00 '
b01 (
#7
0#
0%
b00 (
#8
1#
#9
0#
#10
1#
1%
b01 (
#11
0#
#12
1#
0%
b01 '
b00 (
#13
0#
1%
b10 (
#14
1#
0%
1&
b10 '
b00 (
#15
0#
#16
1#
1%
0&
b00 '
b01 (
#17
0#
0%
b00 (
#18
1#
#19
0#
#20
1#
1%
b01 (
#21
0#
#22
1#
0%
b01 '
b00 (
#23
0#
1%
b10 (
#24
1#
0%
1&
b10 '
b00 (
#25
0#
#26
1#
1%
0&
b00 '
b01 (
#27
0#
0%
b00 (
#28
1#
#29
0#
#30
1#
1%
b01 (
#31
0#
#32
1#
0%
b01 '
b00 (
#33
0#
1%
b10 (
#34
1#
0%
1&
b10 '
b00 (
#35
0#
#36
1#
1%
0&
b00 '
b01 (
#37
0#
0%
b00 (
#38
1#
#39
0#
#40
1#
1%
b01 (
#41
0#
#42
1#
0%
b01 '
b00 (
#43
0#
1%
b10 (
#44
1#
0%
1&
b10 '
b00 (
#45
0#
#46
1#
1%
0&
b00 '
b01 (
#47
0#
0%
b00 (
#48
1#
#49
0#
