{'MAC_add_prom_wr_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                         'CLines': [[None, '85:C'], [None, '85:C']],
                         'Clocked': True,
                         'DDeps': [['MAC_add_prom_wr'], []],
                         'DLines': ['92:D', '87:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc007fe6d0>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc007fe310>]},
 'MAC_add_prom_wr_dl2': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                         'CLines': [[None, '85:C'], [None, '85:C']],
                         'Clocked': True,
                         'DDeps': [['MAC_add_prom_wr_dl1'], []],
                         'DLines': ['93:D', '88:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc007fe890>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc007fe490>]},
 'MAC_tx_addr_data': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['dout']],
                      'DLines': ['109:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcc008375d0>]},
 'add_rd': {'CDeps': [[[],
                       ['Reset'],
                       ['MAC_tx_addr_init'],
                       ['MAC_tx_addr_rd']],
                      [[], ['Reset'], ['MAC_tx_addr_init']],
                      [[], ['Reset']]],
            'CLines': [[None, '103:C', '105:C', '107:C'],
                       [None, '103:C', '105:C'],
                       [None, '103:C']],
            'Clocked': True,
            'DDeps': [['add_rd'], [], []],
            'DLines': ['108:D', '106:D', '104:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc008378d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc00837590>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc008372d0>]},
 'add_wr': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['MAC_add_prom_add']],
            'DLines': ['96:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcc007fed10>]},
 'din': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['MAC_add_prom_data']],
         'DLines': ['97:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcc007fef10>]},
 'wr_en': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MAC_add_prom_wr_dl1', 'MAC_add_prom_wr_dl2']],
           'DLines': ['95:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcc007feb10>]}}
