INFO-FLOW: Workspace F:/Hardware_Implementation/combined_final_hls/solution1 opened at Wed Jun 26 19:45:20 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.132 sec.
Command     ap_source done; 0.132 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.236 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling combined_final_hls/top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted combined_final_hls/top.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "combined_final_hls/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E combined_final_hls/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.2/common/technology/autopilot -I E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 0.871 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp"  -o "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.2/common/technology/autopilot -I E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 2.184 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.602 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=F:/Hardware_Implementation/combined_final_hls/solution1/solution1.json 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Hardware_Implementation/combined_final_hls/solution1/solution1.json -quiet -fix-errors F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.593 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 0.576 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.857 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.459 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.2.cpp" 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.2/common/technology/autopilot -I E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.2.cpp
Command       clang done; 0.838 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec E:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vivado/2018.2/common/technology/autopilot -I E:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.bc
Command       clang done; 2.276 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize accelerator_function -LE:/Vivado/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.928 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.293 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.293 ; gain = 46.359
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.pp.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Vivado/Vivado/2018.2/win64/lib -lfloatconversion -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.524 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accelerator_function -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.0.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
Command         transform done; 0.188 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 123.875 ; gain = 67.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.1.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.224 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.883 ; gain = 83.949
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.g.1.bc to F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.1.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
Command         transform done; 32.188 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 20.029 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 242.016 ; gain = 186.082
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.2.bc -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 87.891 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 312.719 ; gain = 256.785
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 141.23 sec.
Command     elaborate done; 154.248 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
Execute       ap_set_top_model accelerator_function 
Execute       get_model_list accelerator_function -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accelerator_function 
Execute       get_model_list accelerator_function -filter all-wo-channel 
INFO-FLOW: Model list for configure: accelerator_function
INFO-FLOW: Configuring Module : accelerator_function ...
Execute       set_default_model accelerator_function 
Execute       apply_spec_resource_limit accelerator_function 
INFO-FLOW: Model list for preprocess: accelerator_function
INFO-FLOW: Preprocessing Module: accelerator_function ...
Execute       set_default_model accelerator_function 
Execute       cdfg_preprocess -model accelerator_function 
Command       cdfg_preprocess done; 0.267 sec.
Execute       rtl_gen_preprocess accelerator_function 
INFO-FLOW: Model list for synthesis: accelerator_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_function 
Execute       schedule -model accelerator_function 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 31.499 sec.
INFO: [HLS 200-111]  Elapsed time: 186.971 seconds; current allocated memory: 279.429 MB.
Execute       report -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
Command       report done; 34.037 sec.
Execute       db_write -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.sched.adb -f 
Command       db_write done; 3.566 sec.
INFO-FLOW: Finish scheduling accelerator_function.
Execute       set_default_model accelerator_function 
Execute       bind -model accelerator_function 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=accelerator_function
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_44', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 43.248 sec.
INFO: [HLS 200-111]  Elapsed time: 81.005 seconds; current allocated memory: 509.527 MB.
Execute       report -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.verbose.bind.rpt -verbose -f 
Command       report done; 16.196 sec.
Execute       db_write -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.bind.adb -f 
Command       db_write done; 4.126 sec.
INFO-FLOW: Finish binding accelerator_function.
Execute       get_model_list accelerator_function -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess accelerator_function 
INFO-FLOW: Model list for RTL generation: accelerator_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model accelerator_function -vendor xilinx -mg_file F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6102 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 75 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 75 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
Command       create_rtl_model done; 53.842 sec.
INFO: [HLS 200-111]  Elapsed time: 74.402 seconds; current allocated memory: 634.881 MB.
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_function -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Hardware_Implementation/combined_final_hls/solution1/syn/systemc/accelerator_function -synmodules accelerator_function 
Command       gen_rtl done; 6.773 sec.
Execute       gen_rtl accelerator_function -istop -style xilinx -f -lang vhdl -o F:/Hardware_Implementation/combined_final_hls/solution1/syn/vhdl/accelerator_function 
Command       gen_rtl done; 8.121 sec.
Execute       gen_rtl accelerator_function -istop -style xilinx -f -lang vlog -o F:/Hardware_Implementation/combined_final_hls/solution1/syn/verilog/accelerator_function 
Command       gen_rtl done; 13.011 sec.
Execute       export_constraint_db -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl -f -tool general 
Execute       report -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.design.xml -verbose -f -dv 
Command       report done; 1.468 sec.
Execute       report -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 7.368 sec.
Execute       gen_tb_info accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function -p F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db 
Execute       report -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/syn/report/accelerator_function_csynth.rpt -f 
Command       report done; 0.818 sec.
Execute       report -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/syn/report/accelerator_function_csynth.xml -f -x 
Command       report done; 0.725 sec.
Execute       report -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.verbose.rpt -verbose -f 
Command       report done; 18.013 sec.
Execute       db_write -model accelerator_function -o F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.adb -f 
Command       db_write done; 7.842 sec.
Execute       sc_get_clocks accelerator_function 
Execute       sc_get_portdomain accelerator_function 
INFO-FLOW: Model list for RTL component generation: accelerator_function
INFO-FLOW: Handling components in module [accelerator_function] ... 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
INFO-FLOW: Found component accelerator_functg8j.
INFO-FLOW: Append model accelerator_functg8j
INFO-FLOW: Found component accelerator_functhbi.
INFO-FLOW: Append model accelerator_functhbi
INFO-FLOW: Found component accelerator_functibs.
INFO-FLOW: Append model accelerator_functibs
INFO-FLOW: Found component accelerator_functjbC.
INFO-FLOW: Append model accelerator_functjbC
INFO-FLOW: Found component accelerator_functkbM.
INFO-FLOW: Append model accelerator_functkbM
INFO-FLOW: Found component accelerator_functlbW.
INFO-FLOW: Append model accelerator_functlbW
INFO-FLOW: Found component accelerator_functmb6.
INFO-FLOW: Append model accelerator_functmb6
INFO-FLOW: Found component accelerator_functncg.
INFO-FLOW: Append model accelerator_functncg
INFO-FLOW: Found component accelerator_functbkb.
INFO-FLOW: Append model accelerator_functbkb
INFO-FLOW: Found component accelerator_functcud.
INFO-FLOW: Append model accelerator_functcud
INFO-FLOW: Found component accelerator_functdEe.
INFO-FLOW: Append model accelerator_functdEe
INFO-FLOW: Found component accelerator_functeOg.
INFO-FLOW: Append model accelerator_functeOg
INFO-FLOW: Found component accelerator_functfYi.
INFO-FLOW: Append model accelerator_functfYi
INFO-FLOW: Found component accelerator_function_CONTROL_BUS_s_axi.
INFO-FLOW: Append model accelerator_function_CONTROL_BUS_s_axi
INFO-FLOW: Append model accelerator_function
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accelerator_functg8j accelerator_functhbi accelerator_functibs accelerator_functjbC accelerator_functkbM accelerator_functlbW accelerator_functmb6 accelerator_functncg accelerator_functbkb accelerator_functcud accelerator_functdEe accelerator_functeOg accelerator_functfYi accelerator_function_CONTROL_BUS_s_axi accelerator_function
INFO-FLOW: To file: write model accelerator_functg8j
INFO-FLOW: To file: write model accelerator_functhbi
INFO-FLOW: To file: write model accelerator_functibs
INFO-FLOW: To file: write model accelerator_functjbC
INFO-FLOW: To file: write model accelerator_functkbM
INFO-FLOW: To file: write model accelerator_functlbW
INFO-FLOW: To file: write model accelerator_functmb6
INFO-FLOW: To file: write model accelerator_functncg
INFO-FLOW: To file: write model accelerator_functbkb
INFO-FLOW: To file: write model accelerator_functcud
INFO-FLOW: To file: write model accelerator_functdEe
INFO-FLOW: To file: write model accelerator_functeOg
INFO-FLOW: To file: write model accelerator_functfYi
INFO-FLOW: To file: write model accelerator_function_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model accelerator_function
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.121 sec.
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.48 sec.
Execute       get_config_sdx -target 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.119 sec.
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.121 sec.
Command       ap_source done; 0.122 sec.
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Command       ap_source done; 0.123 sec.
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute       sc_get_clocks accelerator_function 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_fexp_7_full_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/combined_final_hls/solution1/impl/misc/accelerator_function_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:24 ; elapsed = 00:06:53 . Memory (MB): peak = 926.336 ; gain = 870.402
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
Command     autosyn done; 258.088 sec.
Command   csynth_design done; 412.341 sec.
Command ap_source done; 412.629 sec.
Execute cleanup_all 
Command cleanup_all done; 0.255 sec.
INFO-FLOW: Workspace F:/Hardware_Implementation/combined_final_hls/solution1 opened at Wed Jun 26 19:53:07 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.234 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.124 sec.
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.127 sec.
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.136 sec.
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     ap_source done; 0.139 sec.
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Command     ap_source done; 0.12 sec.
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.compgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/accelerator_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/combined_final_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     source E:/Vivado/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 34.484 sec.
Command ap_source done; 34.721 sec.
Execute cleanup_all 
