<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6200/HPM6264/hpm_trgmmux_src.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6200_2HPM6264_2hpm__trgmmux__src_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">hpm_trgmmux_src.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="HPM6200_2HPM6264_2hpm__trgmmux__src_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6287177b325145ae646dc1974d6ca1c8" id="r_a6287177b325145ae646dc1974d6ca1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6287177b325145ae646dc1974d6ca1c8">HPM_TRGM0_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a6287177b325145ae646dc1974d6ca1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4978995a07f478331bf72e6946a190" id="r_a8e4978995a07f478331bf72e6946a190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e4978995a07f478331bf72e6946a190">HPM_TRGM0_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a8e4978995a07f478331bf72e6946a190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b210110306b0681fcdf3ff04327c7b6" id="r_a3b210110306b0681fcdf3ff04327c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b210110306b0681fcdf3ff04327c7b6">HPM_TRGM0_INPUT_SRC_TRGM0_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM0 Input 0 (from IO) */</td></tr>
<tr class="separator:a3b210110306b0681fcdf3ff04327c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f25e30b99a044912762f764cd358858" id="r_a4f25e30b99a044912762f764cd358858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f25e30b99a044912762f764cd358858">HPM_TRGM0_INPUT_SRC_TRGM0_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM0 Input 1 (from IO) */</td></tr>
<tr class="separator:a4f25e30b99a044912762f764cd358858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1397a3aa36258836f59918cd689d1093" id="r_a1397a3aa36258836f59918cd689d1093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1397a3aa36258836f59918cd689d1093">HPM_TRGM0_INPUT_SRC_TRGM0_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM0 Input 2 (from IO) */</td></tr>
<tr class="separator:a1397a3aa36258836f59918cd689d1093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f265b26908da056acd015a94ebc7775" id="r_a8f265b26908da056acd015a94ebc7775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f265b26908da056acd015a94ebc7775">HPM_TRGM0_INPUT_SRC_TRGM0_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM0 Input 3 (from IO) */</td></tr>
<tr class="separator:a8f265b26908da056acd015a94ebc7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5679c784a024b024ba805bdaea5508d" id="r_ab5679c784a024b024ba805bdaea5508d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5679c784a024b024ba805bdaea5508d">HPM_TRGM0_INPUT_SRC_TRGM0_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM0 Input 4 (from IO) */</td></tr>
<tr class="separator:ab5679c784a024b024ba805bdaea5508d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab781af381dc5a449bb65a8ad11f2d281" id="r_ab781af381dc5a449bb65a8ad11f2d281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab781af381dc5a449bb65a8ad11f2d281">HPM_TRGM0_INPUT_SRC_TRGM0_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM0 Input 5 (from IO) */</td></tr>
<tr class="separator:ab781af381dc5a449bb65a8ad11f2d281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f99c6d88f9ce7f95ab89b3b621de1ad" id="r_a3f99c6d88f9ce7f95ab89b3b621de1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f99c6d88f9ce7f95ab89b3b621de1ad">HPM_TRGM0_INPUT_SRC_TRGM0_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 Input 6 (from IO) */</td></tr>
<tr class="separator:a3f99c6d88f9ce7f95ab89b3b621de1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75066be679deae40683e4d9367f94488" id="r_a75066be679deae40683e4d9367f94488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75066be679deae40683e4d9367f94488">HPM_TRGM0_INPUT_SRC_TRGM0_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 Input 7 (from IO) */</td></tr>
<tr class="separator:a75066be679deae40683e4d9367f94488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ca8b9f755ac2ac73ab5b1db95036" id="r_a6d19ca8b9f755ac2ac73ab5b1db95036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d19ca8b9f755ac2ac73ab5b1db95036">HPM_TRGM0_INPUT_SRC_TRGM0_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 Input 8 (from IO) */</td></tr>
<tr class="separator:a6d19ca8b9f755ac2ac73ab5b1db95036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59ece4cd2bc031d2a2eb9f0cfb04783" id="r_ad59ece4cd2bc031d2a2eb9f0cfb04783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad59ece4cd2bc031d2a2eb9f0cfb04783">HPM_TRGM0_INPUT_SRC_TRGM0_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 Input 9 (from IO) */</td></tr>
<tr class="separator:ad59ece4cd2bc031d2a2eb9f0cfb04783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c201de7c6605015f236007439648c" id="r_a492c201de7c6605015f236007439648c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a492c201de7c6605015f236007439648c">HPM_TRGM0_INPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 Input 10 (from IO) */</td></tr>
<tr class="separator:a492c201de7c6605015f236007439648c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd83711f4fed1877b28a6e79b310ede" id="r_abfd83711f4fed1877b28a6e79b310ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfd83711f4fed1877b28a6e79b310ede">HPM_TRGM0_INPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 Input 11 (from IO) */</td></tr>
<tr class="separator:abfd83711f4fed1877b28a6e79b310ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4605c5b16efb6a54d2271fa144fc73" id="r_a0c4605c5b16efb6a54d2271fa144fc73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c4605c5b16efb6a54d2271fa144fc73">HPM_TRGM0_INPUT_SRC_TRGM3_OUTX0</a>&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td></tr>
<tr class="separator:a0c4605c5b16efb6a54d2271fa144fc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadca9694ccba9fe1fee9423ce683c23" id="r_adadca9694ccba9fe1fee9423ce683c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adadca9694ccba9fe1fee9423ce683c23">HPM_TRGM0_INPUT_SRC_TRGM3_OUTX1</a>&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td></tr>
<tr class="separator:adadca9694ccba9fe1fee9423ce683c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a48a67d7aae7fce444f108fb4f4430e" id="r_a1a48a67d7aae7fce444f108fb4f4430e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a48a67d7aae7fce444f108fb4f4430e">HPM_TRGM0_INPUT_SRC_TRGM2_OUTX0</a>&#160;&#160;&#160;(0x10UL)  /* TRGM2 Output X0 */</td></tr>
<tr class="separator:a1a48a67d7aae7fce444f108fb4f4430e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63238344863cf3cd73aa92dbd5204e58" id="r_a63238344863cf3cd73aa92dbd5204e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63238344863cf3cd73aa92dbd5204e58">HPM_TRGM0_INPUT_SRC_TRGM2_OUTX1</a>&#160;&#160;&#160;(0x11UL)  /* TRGM2 Output X1 */</td></tr>
<tr class="separator:a63238344863cf3cd73aa92dbd5204e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0ce05a46f08ece067e41133f50ca77" id="r_aee0ce05a46f08ece067e41133f50ca77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee0ce05a46f08ece067e41133f50ca77">HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM1 Output X0 */</td></tr>
<tr class="separator:aee0ce05a46f08ece067e41133f50ca77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856f9ac07c00ba5a15d146420a76b211" id="r_a856f9ac07c00ba5a15d146420a76b211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a856f9ac07c00ba5a15d146420a76b211">HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM1 Output X1 */</td></tr>
<tr class="separator:a856f9ac07c00ba5a15d146420a76b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa467f44b9a74b328f2236d0f948aa251" id="r_aa467f44b9a74b328f2236d0f948aa251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa467f44b9a74b328f2236d0f948aa251">HPM_TRGM0_INPUT_SRC_PWM0_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 channel 8 reference output */</td></tr>
<tr class="separator:aa467f44b9a74b328f2236d0f948aa251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d5d2ee04ebae96bcce3219e997a781" id="r_a28d5d2ee04ebae96bcce3219e997a781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28d5d2ee04ebae96bcce3219e997a781">HPM_TRGM0_INPUT_SRC_PWM0_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 channel 9 reference output */</td></tr>
<tr class="separator:a28d5d2ee04ebae96bcce3219e997a781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c51c32a128fbec2d43870e7145fe9b" id="r_a53c51c32a128fbec2d43870e7145fe9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c51c32a128fbec2d43870e7145fe9b">HPM_TRGM0_INPUT_SRC_PWM0_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 channel 10 reference output */</td></tr>
<tr class="separator:a53c51c32a128fbec2d43870e7145fe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446e6f1ec62c9fd1eb3ad5d70fad6630" id="r_a446e6f1ec62c9fd1eb3ad5d70fad6630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a446e6f1ec62c9fd1eb3ad5d70fad6630">HPM_TRGM0_INPUT_SRC_PWM0_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 channel 11 reference output */</td></tr>
<tr class="separator:a446e6f1ec62c9fd1eb3ad5d70fad6630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0b3f699d26b17bdf4e34b5b140fc0c" id="r_aad0b3f699d26b17bdf4e34b5b140fc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0b3f699d26b17bdf4e34b5b140fc0c">HPM_TRGM0_INPUT_SRC_PWM0_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 channel 12 reference output */</td></tr>
<tr class="separator:aad0b3f699d26b17bdf4e34b5b140fc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc519aaca0643895b277955c050df63" id="r_a0bc519aaca0643895b277955c050df63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bc519aaca0643895b277955c050df63">HPM_TRGM0_INPUT_SRC_PWM0_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 channel 13 reference output */</td></tr>
<tr class="separator:a0bc519aaca0643895b277955c050df63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339058ee1cde170c3ac75437320c57c" id="r_a5339058ee1cde170c3ac75437320c57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5339058ee1cde170c3ac75437320c57c">HPM_TRGM0_INPUT_SRC_PWM0_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 channel 14 reference output */</td></tr>
<tr class="separator:a5339058ee1cde170c3ac75437320c57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab900476500243ddeec0a1c1510af958e" id="r_ab900476500243ddeec0a1c1510af958e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab900476500243ddeec0a1c1510af958e">HPM_TRGM0_INPUT_SRC_PWM0_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 channel 15 reference output */</td></tr>
<tr class="separator:ab900476500243ddeec0a1c1510af958e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726b71b53988510174801c0c8be8a48e" id="r_a726b71b53988510174801c0c8be8a48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a726b71b53988510174801c0c8be8a48e">HPM_TRGM0_INPUT_SRC_QEI0_TRGO</a>&#160;&#160;&#160;(0x1CUL)  /* QEI0 triggers output */</td></tr>
<tr class="separator:a726b71b53988510174801c0c8be8a48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de793e2927d9c0689c6820c5ad63315" id="r_a2de793e2927d9c0689c6820c5ad63315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2de793e2927d9c0689c6820c5ad63315">HPM_TRGM0_INPUT_SRC_HALL0_TRGO</a>&#160;&#160;&#160;(0x1DUL)  /* HALL0 triggers output */</td></tr>
<tr class="separator:a2de793e2927d9c0689c6820c5ad63315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3378ecfff4fb16587328c8f7718a332" id="r_aa3378ecfff4fb16587328c8f7718a332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3378ecfff4fb16587328c8f7718a332">HPM_TRGM0_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:aa3378ecfff4fb16587328c8f7718a332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b45327f34ed8cbc7f0f6a87d3cff1de" id="r_a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">HPM_TRGM0_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617a0bd124dc52761cd142286964af0f" id="r_a617a0bd124dc52761cd142286964af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a617a0bd124dc52761cd142286964af0f">HPM_TRGM0_INPUT_SRC_SYNT_CH0</a>&#160;&#160;&#160;(0x20UL)  /* SYNT0 Channel 0 */</td></tr>
<tr class="separator:a617a0bd124dc52761cd142286964af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1c7f3d5c8d400592fc35d1476f1553" id="r_a5a1c7f3d5c8d400592fc35d1476f1553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a1c7f3d5c8d400592fc35d1476f1553">HPM_TRGM0_INPUT_SRC_SYNT_CH1</a>&#160;&#160;&#160;(0x21UL)  /* SYNT0 Channel 1 */</td></tr>
<tr class="separator:a5a1c7f3d5c8d400592fc35d1476f1553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00d9b87b804fe9cb758b4c4cbd9eec1" id="r_ab00d9b87b804fe9cb758b4c4cbd9eec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab00d9b87b804fe9cb758b4c4cbd9eec1">HPM_TRGM0_INPUT_SRC_SYNT_CH2</a>&#160;&#160;&#160;(0x22UL)  /* SYNT0 Channel 2 */</td></tr>
<tr class="separator:ab00d9b87b804fe9cb758b4c4cbd9eec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0034c17041906cc68892b0a7e99cfa44" id="r_a0034c17041906cc68892b0a7e99cfa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0034c17041906cc68892b0a7e99cfa44">HPM_TRGM0_INPUT_SRC_SYNT_CH3</a>&#160;&#160;&#160;(0x23UL)  /* SYNT0 Channel 3 */</td></tr>
<tr class="separator:a0034c17041906cc68892b0a7e99cfa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b535a1dad5f26ab4b8b95fb77dd9bcf" id="r_a1b535a1dad5f26ab4b8b95fb77dd9bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b535a1dad5f26ab4b8b95fb77dd9bcf">HPM_TRGM0_INPUT_SRC_USB0_SOF</a>&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td></tr>
<tr class="separator:a1b535a1dad5f26ab4b8b95fb77dd9bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e1bd4bdb65535e5bb8b9efc46b1175" id="r_a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e1bd4bdb65535e5bb8b9efc46b1175">HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dcae4c463298feea4905610c796684" id="r_ae4dcae4c463298feea4905610c796684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4dcae4c463298feea4905610c796684">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</a>&#160;&#160;&#160;(0x26UL)  /* GPTMR0 channel 2 */</td></tr>
<tr class="separator:ae4dcae4c463298feea4905610c796684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccfa45fe17a430fe287b346e337a21e" id="r_a1ccfa45fe17a430fe287b346e337a21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ccfa45fe17a430fe287b346e337a21e">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</a>&#160;&#160;&#160;(0x27UL)  /* GPTMR0 channel 3 */</td></tr>
<tr class="separator:a1ccfa45fe17a430fe287b346e337a21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d157a8a93b1f401d9b80c50ef71833e" id="r_a4d157a8a93b1f401d9b80c50ef71833e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d157a8a93b1f401d9b80c50ef71833e">HPM_TRGM0_INPUT_SRC_SDM_CMPL0</a>&#160;&#160;&#160;(0x28UL)  /* sdm0 amplitude lower threshold0 */</td></tr>
<tr class="separator:a4d157a8a93b1f401d9b80c50ef71833e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4160584294e27cb73e3bad9daa4139" id="r_acc4160584294e27cb73e3bad9daa4139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc4160584294e27cb73e3bad9daa4139">HPM_TRGM0_INPUT_SRC_SDM_CMPL1</a>&#160;&#160;&#160;(0x29UL)  /* sdm0 amplitude lower threshold1 */</td></tr>
<tr class="separator:acc4160584294e27cb73e3bad9daa4139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cec9786c32972f03dfe5bf1260163a" id="r_ac9cec9786c32972f03dfe5bf1260163a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9cec9786c32972f03dfe5bf1260163a">HPM_TRGM0_INPUT_SRC_SDM_CMPL2</a>&#160;&#160;&#160;(0x2AUL)  /* sdm0 amplitude lower threshold2 */</td></tr>
<tr class="separator:ac9cec9786c32972f03dfe5bf1260163a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935a3a18b53957ca63637d8af74f8812" id="r_a935a3a18b53957ca63637d8af74f8812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a935a3a18b53957ca63637d8af74f8812">HPM_TRGM0_INPUT_SRC_SDM_CMPL3</a>&#160;&#160;&#160;(0x2BUL)  /* sdm0 amplitude lower threshold3 */</td></tr>
<tr class="separator:a935a3a18b53957ca63637d8af74f8812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4149331626ef7f86cf54cdca0a8a1b" id="r_afd4149331626ef7f86cf54cdca0a8a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd4149331626ef7f86cf54cdca0a8a1b">HPM_TRGM0_INPUT_SRC_SDM_CMPH0</a>&#160;&#160;&#160;(0x2CUL)  /* sdm0 amplitude upper threshold0 */</td></tr>
<tr class="separator:afd4149331626ef7f86cf54cdca0a8a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635b429fe3c522ebc53205cc0993676f" id="r_a635b429fe3c522ebc53205cc0993676f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a635b429fe3c522ebc53205cc0993676f">HPM_TRGM0_INPUT_SRC_SDM_CMPH1</a>&#160;&#160;&#160;(0x2DUL)  /* sdm0 amplitude upper threshold1 */</td></tr>
<tr class="separator:a635b429fe3c522ebc53205cc0993676f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef735d5546ca45893172a478d1e01c0" id="r_aaef735d5546ca45893172a478d1e01c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaef735d5546ca45893172a478d1e01c0">HPM_TRGM0_INPUT_SRC_SDM_CMPH2</a>&#160;&#160;&#160;(0x2EUL)  /* sdm0 amplitude upper threshold2 */</td></tr>
<tr class="separator:aaef735d5546ca45893172a478d1e01c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf68638e41848296066ebdd925b0ea3b" id="r_adf68638e41848296066ebdd925b0ea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf68638e41848296066ebdd925b0ea3b">HPM_TRGM0_INPUT_SRC_SDM_CMPH3</a>&#160;&#160;&#160;(0x2FUL)  /* sdm0 amplitude upper threshold3 */</td></tr>
<tr class="separator:adf68638e41848296066ebdd925b0ea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1317291510e3ea7a19a7629084825b6f" id="r_a1317291510e3ea7a19a7629084825b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1317291510e3ea7a19a7629084825b6f">HPM_TRGM0_INPUT_SRC_SDM_CMPHZ0</a>&#160;&#160;&#160;(0x30UL)  /* SDM0 amplitude zero-crossing threshold0 */</td></tr>
<tr class="separator:a1317291510e3ea7a19a7629084825b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af040056cea5138fdb883827625a538" id="r_a3af040056cea5138fdb883827625a538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3af040056cea5138fdb883827625a538">HPM_TRGM0_INPUT_SRC_SDM_CMPHZ1</a>&#160;&#160;&#160;(0x31UL)  /* SDM0 amplitude zero-crossing threshold1 */</td></tr>
<tr class="separator:a3af040056cea5138fdb883827625a538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d63a6a5aa5bab2e2f95828039d41f2" id="r_a23d63a6a5aa5bab2e2f95828039d41f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23d63a6a5aa5bab2e2f95828039d41f2">HPM_TRGM0_INPUT_SRC_SDM_CMPHZ2</a>&#160;&#160;&#160;(0x32UL)  /* SDM0 amplitude zero-crossing threshold2 */</td></tr>
<tr class="separator:a23d63a6a5aa5bab2e2f95828039d41f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38566550009008cfaecf61d210cf313" id="r_ae38566550009008cfaecf61d210cf313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae38566550009008cfaecf61d210cf313">HPM_TRGM0_INPUT_SRC_SDM_CMPHZ3</a>&#160;&#160;&#160;(0x33UL)  /* SDM0 amplitude zero-crossing threshold3 */</td></tr>
<tr class="separator:ae38566550009008cfaecf61d210cf313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad201327342fa791acfb5eeb5faad1581" id="r_ad201327342fa791acfb5eeb5faad1581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad201327342fa791acfb5eeb5faad1581">HPM_TRGM0_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:ad201327342fa791acfb5eeb5faad1581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ea61a55199b33b78589a8bdea5ee7b" id="r_ad9ea61a55199b33b78589a8bdea5ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9ea61a55199b33b78589a8bdea5ee7b">HPM_TRGM0_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:ad9ea61a55199b33b78589a8bdea5ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f99bf70988946026dc1c27906d5d552" id="r_a4f99bf70988946026dc1c27906d5d552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f99bf70988946026dc1c27906d5d552">HPM_TRGM0_INPUT_SRC_ACMP2_OUT</a>&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td></tr>
<tr class="separator:a4f99bf70988946026dc1c27906d5d552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835c3ee00c5da2cd0a6e380e18569dc0" id="r_a835c3ee00c5da2cd0a6e380e18569dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a835c3ee00c5da2cd0a6e380e18569dc0">HPM_TRGM0_INPUT_SRC_ACMP3_OUT</a>&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td></tr>
<tr class="separator:a835c3ee00c5da2cd0a6e380e18569dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0bb112f09a37c5f6f2bbdbe31f6f1e1" id="r_ad0bb112f09a37c5f6f2bbdbe31f6f1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0bb112f09a37c5f6f2bbdbe31f6f1e1">HPM_TRGM0_INPUT_SRC_PLA0_OUT0</a>&#160;&#160;&#160;(0x38UL)  /* PLA0 module output 0 */</td></tr>
<tr class="separator:ad0bb112f09a37c5f6f2bbdbe31f6f1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18224c24d3665869f7bd1769237fe8a" id="r_ac18224c24d3665869f7bd1769237fe8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac18224c24d3665869f7bd1769237fe8a">HPM_TRGM0_INPUT_SRC_PLA0_OUT1</a>&#160;&#160;&#160;(0x39UL)  /* PLA0 module output 1 */</td></tr>
<tr class="separator:ac18224c24d3665869f7bd1769237fe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3e89020ba0d601667137774e9dc49" id="r_aa6f3e89020ba0d601667137774e9dc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6f3e89020ba0d601667137774e9dc49">HPM_TRGM0_INPUT_SRC_PLA0_OUT2</a>&#160;&#160;&#160;(0x3AUL)  /* PLA0 module output 2 */</td></tr>
<tr class="separator:aa6f3e89020ba0d601667137774e9dc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6065c95db0ca3ebfb9efe2b6b3d11793" id="r_a6065c95db0ca3ebfb9efe2b6b3d11793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6065c95db0ca3ebfb9efe2b6b3d11793">HPM_TRGM0_INPUT_SRC_PLA0_OUT3</a>&#160;&#160;&#160;(0x3BUL)  /* PLA0 module output 3 */</td></tr>
<tr class="separator:a6065c95db0ca3ebfb9efe2b6b3d11793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fbcd2670e8717558e6fa47f29dbfcf" id="r_a88fbcd2670e8717558e6fa47f29dbfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88fbcd2670e8717558e6fa47f29dbfcf">HPM_TRGM0_INPUT_SRC_PLA0_OUT4</a>&#160;&#160;&#160;(0x3CUL)  /* PLA0 module output 4 */</td></tr>
<tr class="separator:a88fbcd2670e8717558e6fa47f29dbfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9584af9e843b12b631dcfa3dc566e3" id="r_a0b9584af9e843b12b631dcfa3dc566e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b9584af9e843b12b631dcfa3dc566e3">HPM_TRGM0_INPUT_SRC_PLA0_OUT5</a>&#160;&#160;&#160;(0x3DUL)  /* PLA0 module output 5 */</td></tr>
<tr class="separator:a0b9584af9e843b12b631dcfa3dc566e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f63f93c6171ced0fbac7c42e38c82a" id="r_a94f63f93c6171ced0fbac7c42e38c82a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94f63f93c6171ced0fbac7c42e38c82a">HPM_TRGM0_INPUT_SRC_PLA0_OUT6</a>&#160;&#160;&#160;(0x3EUL)  /* PLA0 module output 6 */</td></tr>
<tr class="separator:a94f63f93c6171ced0fbac7c42e38c82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a16535e8f88270f6a0862f23174a734" id="r_a3a16535e8f88270f6a0862f23174a734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a16535e8f88270f6a0862f23174a734">HPM_TRGM0_INPUT_SRC_PLA0_OUT7</a>&#160;&#160;&#160;(0x3FUL)  /* PLA0 module output 7 */</td></tr>
<tr class="separator:a3a16535e8f88270f6a0862f23174a734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a0d6b739e144b7df57f60ca9dc4188" id="r_a80a0d6b739e144b7df57f60ca9dc4188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80a0d6b739e144b7df57f60ca9dc4188">HPM_TRGM1_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a80a0d6b739e144b7df57f60ca9dc4188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d130cdfbae5d69095ee813ba896eba6" id="r_a4d130cdfbae5d69095ee813ba896eba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d130cdfbae5d69095ee813ba896eba6">HPM_TRGM1_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a4d130cdfbae5d69095ee813ba896eba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bc805d1c22730beaebaec0712607bf" id="r_a28bc805d1c22730beaebaec0712607bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28bc805d1c22730beaebaec0712607bf">HPM_TRGM1_INPUT_SRC_TRGM1_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM1 Input 0 (from IO) */</td></tr>
<tr class="separator:a28bc805d1c22730beaebaec0712607bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9604ec24368b539da95692002af70076" id="r_a9604ec24368b539da95692002af70076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9604ec24368b539da95692002af70076">HPM_TRGM1_INPUT_SRC_TRGM1_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM1 Input 1 (from IO) */</td></tr>
<tr class="separator:a9604ec24368b539da95692002af70076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3567b73a499a02fe8015151d2a7cd2cc" id="r_a3567b73a499a02fe8015151d2a7cd2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3567b73a499a02fe8015151d2a7cd2cc">HPM_TRGM1_INPUT_SRC_TRGM1_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM1 Input 2 (from IO) */</td></tr>
<tr class="separator:a3567b73a499a02fe8015151d2a7cd2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a89a9d3cb2c36d4672dcadcfdc01a98" id="r_a3a89a9d3cb2c36d4672dcadcfdc01a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a89a9d3cb2c36d4672dcadcfdc01a98">HPM_TRGM1_INPUT_SRC_TRGM1_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM1 Input 3 (from IO) */</td></tr>
<tr class="separator:a3a89a9d3cb2c36d4672dcadcfdc01a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebf6fa8f6cd2f099b7b6c7c077d7041" id="r_a6ebf6fa8f6cd2f099b7b6c7c077d7041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ebf6fa8f6cd2f099b7b6c7c077d7041">HPM_TRGM1_INPUT_SRC_TRGM1_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM1 Input 4 (from IO) */</td></tr>
<tr class="separator:a6ebf6fa8f6cd2f099b7b6c7c077d7041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb598a94038933bef3916bf46af37f9a" id="r_abb598a94038933bef3916bf46af37f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb598a94038933bef3916bf46af37f9a">HPM_TRGM1_INPUT_SRC_TRGM1_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM1 Input 5 (from IO) */</td></tr>
<tr class="separator:abb598a94038933bef3916bf46af37f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa468720968473805636a7169b62d9902" id="r_aa468720968473805636a7169b62d9902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa468720968473805636a7169b62d9902">HPM_TRGM1_INPUT_SRC_TRGM1_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 Input 6 (from IO) */</td></tr>
<tr class="separator:aa468720968473805636a7169b62d9902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387ff2c8bc520d7bae59d672786f2f5a" id="r_a387ff2c8bc520d7bae59d672786f2f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a387ff2c8bc520d7bae59d672786f2f5a">HPM_TRGM1_INPUT_SRC_TRGM1_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 Input 7 (from IO) */</td></tr>
<tr class="separator:a387ff2c8bc520d7bae59d672786f2f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb509574e854f5f8783e82d28d055ab" id="r_a2eb509574e854f5f8783e82d28d055ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2eb509574e854f5f8783e82d28d055ab">HPM_TRGM1_INPUT_SRC_TRGM1_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 Input 8 (from IO) */</td></tr>
<tr class="separator:a2eb509574e854f5f8783e82d28d055ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958bd5ed3477cb6bc50475f066b4ff7a" id="r_a958bd5ed3477cb6bc50475f066b4ff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958bd5ed3477cb6bc50475f066b4ff7a">HPM_TRGM1_INPUT_SRC_TRGM1_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 Input 9 (from IO) */</td></tr>
<tr class="separator:a958bd5ed3477cb6bc50475f066b4ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edf802537850dec7e5599cbe223a094" id="r_a6edf802537850dec7e5599cbe223a094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6edf802537850dec7e5599cbe223a094">HPM_TRGM1_INPUT_SRC_TRGM1_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 Input 10 (from IO) */</td></tr>
<tr class="separator:a6edf802537850dec7e5599cbe223a094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a7711410476d56347a87f6aef5e3ee" id="r_a17a7711410476d56347a87f6aef5e3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17a7711410476d56347a87f6aef5e3ee">HPM_TRGM1_INPUT_SRC_TRGM1_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 Input 11 (from IO) */</td></tr>
<tr class="separator:a17a7711410476d56347a87f6aef5e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4c3b84422ecf2190d316b8270fe6c8" id="r_a7f4c3b84422ecf2190d316b8270fe6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f4c3b84422ecf2190d316b8270fe6c8">HPM_TRGM1_INPUT_SRC_TRGM3_OUTX0</a>&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td></tr>
<tr class="separator:a7f4c3b84422ecf2190d316b8270fe6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420c9e5612423831a3b46ffadbe77a3b" id="r_a420c9e5612423831a3b46ffadbe77a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a420c9e5612423831a3b46ffadbe77a3b">HPM_TRGM1_INPUT_SRC_TRGM3_OUTX1</a>&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td></tr>
<tr class="separator:a420c9e5612423831a3b46ffadbe77a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab761f810f026be5b25d3a67b467a9f" id="r_a1ab761f810f026be5b25d3a67b467a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ab761f810f026be5b25d3a67b467a9f">HPM_TRGM1_INPUT_SRC_TRGM2_OUTX0</a>&#160;&#160;&#160;(0x10UL)  /* TRGM2 Output X0 */</td></tr>
<tr class="separator:a1ab761f810f026be5b25d3a67b467a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdec8c166665cf596d9cabd469b099f1" id="r_afdec8c166665cf596d9cabd469b099f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdec8c166665cf596d9cabd469b099f1">HPM_TRGM1_INPUT_SRC_TRGM2_OUTX1</a>&#160;&#160;&#160;(0x11UL)  /* TRGM2 Output X1 */</td></tr>
<tr class="separator:afdec8c166665cf596d9cabd469b099f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab534d958ba5837cfd7722899fbdef2ca" id="r_ab534d958ba5837cfd7722899fbdef2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab534d958ba5837cfd7722899fbdef2ca">HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td></tr>
<tr class="separator:ab534d958ba5837cfd7722899fbdef2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee451d3b4b964542f2225adb2c74676" id="r_a4ee451d3b4b964542f2225adb2c74676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ee451d3b4b964542f2225adb2c74676">HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td></tr>
<tr class="separator:a4ee451d3b4b964542f2225adb2c74676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9756e125a3903c685327d841aa4ec623" id="r_a9756e125a3903c685327d841aa4ec623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9756e125a3903c685327d841aa4ec623">HPM_TRGM1_INPUT_SRC_PWM1_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 channel 8 reference output */</td></tr>
<tr class="separator:a9756e125a3903c685327d841aa4ec623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa478e28462d688033489b1c8d688ea76" id="r_aa478e28462d688033489b1c8d688ea76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa478e28462d688033489b1c8d688ea76">HPM_TRGM1_INPUT_SRC_PWM1_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 channel 9 reference output */</td></tr>
<tr class="separator:aa478e28462d688033489b1c8d688ea76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e60a71d671efdd61673d87ca3042313" id="r_a0e60a71d671efdd61673d87ca3042313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e60a71d671efdd61673d87ca3042313">HPM_TRGM1_INPUT_SRC_PWM1_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 channel 10 reference output */</td></tr>
<tr class="separator:a0e60a71d671efdd61673d87ca3042313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86c958c7d2df7a2ad80b96613caf9fc" id="r_ac86c958c7d2df7a2ad80b96613caf9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac86c958c7d2df7a2ad80b96613caf9fc">HPM_TRGM1_INPUT_SRC_PWM1_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 channel 11 reference output */</td></tr>
<tr class="separator:ac86c958c7d2df7a2ad80b96613caf9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91e26cdd58aedbd63885efa9315b5d9" id="r_ac91e26cdd58aedbd63885efa9315b5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac91e26cdd58aedbd63885efa9315b5d9">HPM_TRGM1_INPUT_SRC_PWM1_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 channel 12 reference output */</td></tr>
<tr class="separator:ac91e26cdd58aedbd63885efa9315b5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c3fc72f7cd6bff46a24977234218d6" id="r_a47c3fc72f7cd6bff46a24977234218d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47c3fc72f7cd6bff46a24977234218d6">HPM_TRGM1_INPUT_SRC_PWM1_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 channel 13 reference output */</td></tr>
<tr class="separator:a47c3fc72f7cd6bff46a24977234218d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487418d192017795028b5d373bd17c07" id="r_a487418d192017795028b5d373bd17c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a487418d192017795028b5d373bd17c07">HPM_TRGM1_INPUT_SRC_PWM1_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 channel 14 reference output */</td></tr>
<tr class="separator:a487418d192017795028b5d373bd17c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888dbb1762eecf32c35aab8fd056c732" id="r_a888dbb1762eecf32c35aab8fd056c732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a888dbb1762eecf32c35aab8fd056c732">HPM_TRGM1_INPUT_SRC_PWM1_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 channel 15 reference output */</td></tr>
<tr class="separator:a888dbb1762eecf32c35aab8fd056c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa352460c8ad52ca0247df57e2930ec1b" id="r_aa352460c8ad52ca0247df57e2930ec1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa352460c8ad52ca0247df57e2930ec1b">HPM_TRGM1_INPUT_SRC_QEI1_TRGO</a>&#160;&#160;&#160;(0x1CUL)  /* QEI1 triggers output */</td></tr>
<tr class="separator:aa352460c8ad52ca0247df57e2930ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fbca11f698757227688ddceffb812b" id="r_a34fbca11f698757227688ddceffb812b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34fbca11f698757227688ddceffb812b">HPM_TRGM1_INPUT_SRC_HALL1_TRGO</a>&#160;&#160;&#160;(0x1DUL)  /* HALL1 triggers output */</td></tr>
<tr class="separator:a34fbca11f698757227688ddceffb812b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23dd95a09d07a4190020d47aabdecdb" id="r_ab23dd95a09d07a4190020d47aabdecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab23dd95a09d07a4190020d47aabdecdb">HPM_TRGM1_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:ab23dd95a09d07a4190020d47aabdecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1af677cd80412ebd609d841710c6068" id="r_ab1af677cd80412ebd609d841710c6068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1af677cd80412ebd609d841710c6068">HPM_TRGM1_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:ab1af677cd80412ebd609d841710c6068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e41536a28410f0189bb8d7cb3c8db8" id="r_a28e41536a28410f0189bb8d7cb3c8db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28e41536a28410f0189bb8d7cb3c8db8">HPM_TRGM1_INPUT_SRC_SYNT_CH0</a>&#160;&#160;&#160;(0x20UL)  /* SYNT1 Channel 0 */</td></tr>
<tr class="separator:a28e41536a28410f0189bb8d7cb3c8db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a94e0f7834768565f3594ab8a22bb3" id="r_a21a94e0f7834768565f3594ab8a22bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21a94e0f7834768565f3594ab8a22bb3">HPM_TRGM1_INPUT_SRC_SYNT_CH1</a>&#160;&#160;&#160;(0x21UL)  /* SYNT1 Channel 1 */</td></tr>
<tr class="separator:a21a94e0f7834768565f3594ab8a22bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b78a686aa7e923229ce615a6f495b46" id="r_a9b78a686aa7e923229ce615a6f495b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b78a686aa7e923229ce615a6f495b46">HPM_TRGM1_INPUT_SRC_SYNT_CH2</a>&#160;&#160;&#160;(0x22UL)  /* SYNT1 Channel 2 */</td></tr>
<tr class="separator:a9b78a686aa7e923229ce615a6f495b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bc0a977639c935af1ced3e74526c41" id="r_ac8bc0a977639c935af1ced3e74526c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8bc0a977639c935af1ced3e74526c41">HPM_TRGM1_INPUT_SRC_SYNT_CH3</a>&#160;&#160;&#160;(0x23UL)  /* SYNT1 Channel 3 */</td></tr>
<tr class="separator:ac8bc0a977639c935af1ced3e74526c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c2418d7564e50ef7c16d0025e84416" id="r_a02c2418d7564e50ef7c16d0025e84416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02c2418d7564e50ef7c16d0025e84416">HPM_TRGM1_INPUT_SRC_USB0_SOF</a>&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td></tr>
<tr class="separator:a02c2418d7564e50ef7c16d0025e84416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa288184940164a02ea6ece3d73d595" id="r_a0aa288184940164a02ea6ece3d73d595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aa288184940164a02ea6ece3d73d595">HPM_TRGM1_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:a0aa288184940164a02ea6ece3d73d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c49760eae5116fd2a3f94721bb546a" id="r_a92c49760eae5116fd2a3f94721bb546a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92c49760eae5116fd2a3f94721bb546a">HPM_TRGM1_INPUT_SRC_GPTMR1_OUT2</a>&#160;&#160;&#160;(0x26UL)  /* GPTMR1 channel 2 */</td></tr>
<tr class="separator:a92c49760eae5116fd2a3f94721bb546a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5761253785b1cb359ef5f0bb0171537a" id="r_a5761253785b1cb359ef5f0bb0171537a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5761253785b1cb359ef5f0bb0171537a">HPM_TRGM1_INPUT_SRC_GPTMR1_OUT3</a>&#160;&#160;&#160;(0x27UL)  /* GPTMR1 channel 3 */</td></tr>
<tr class="separator:a5761253785b1cb359ef5f0bb0171537a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e2dab2236613594fa517eb65b81507" id="r_ad0e2dab2236613594fa517eb65b81507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0e2dab2236613594fa517eb65b81507">HPM_TRGM1_INPUT_SRC_SDM_CMPL0</a>&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td></tr>
<tr class="separator:ad0e2dab2236613594fa517eb65b81507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bb9ab6f10309ea8e20ce4d76b4e326" id="r_ad9bb9ab6f10309ea8e20ce4d76b4e326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9bb9ab6f10309ea8e20ce4d76b4e326">HPM_TRGM1_INPUT_SRC_SDM_CMPL1</a>&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td></tr>
<tr class="separator:ad9bb9ab6f10309ea8e20ce4d76b4e326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3c43c98fc4ff12109690b69bf9fe0f" id="r_a0b3c43c98fc4ff12109690b69bf9fe0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3c43c98fc4ff12109690b69bf9fe0f">HPM_TRGM1_INPUT_SRC_SDM_CMPL2</a>&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td></tr>
<tr class="separator:a0b3c43c98fc4ff12109690b69bf9fe0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc13a8c30e919141caeca3792ff9aa4d" id="r_abc13a8c30e919141caeca3792ff9aa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc13a8c30e919141caeca3792ff9aa4d">HPM_TRGM1_INPUT_SRC_SDM_CMPL3</a>&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td></tr>
<tr class="separator:abc13a8c30e919141caeca3792ff9aa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15570ccb96267a63ab040ce3d4a3d398" id="r_a15570ccb96267a63ab040ce3d4a3d398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15570ccb96267a63ab040ce3d4a3d398">HPM_TRGM1_INPUT_SRC_SDM_CMPH0</a>&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td></tr>
<tr class="separator:a15570ccb96267a63ab040ce3d4a3d398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab851ed29d0f3f0a47b66ff7ae10e71f2" id="r_ab851ed29d0f3f0a47b66ff7ae10e71f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab851ed29d0f3f0a47b66ff7ae10e71f2">HPM_TRGM1_INPUT_SRC_SDM_CMPH1</a>&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td></tr>
<tr class="separator:ab851ed29d0f3f0a47b66ff7ae10e71f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57d62c9777b35d8ebb14ba36e678102" id="r_ad57d62c9777b35d8ebb14ba36e678102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad57d62c9777b35d8ebb14ba36e678102">HPM_TRGM1_INPUT_SRC_SDM_CMPH2</a>&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td></tr>
<tr class="separator:ad57d62c9777b35d8ebb14ba36e678102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32364d08fd9fd7eb1e37a50aaf86d987" id="r_a32364d08fd9fd7eb1e37a50aaf86d987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32364d08fd9fd7eb1e37a50aaf86d987">HPM_TRGM1_INPUT_SRC_SDM_CMPH3</a>&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td></tr>
<tr class="separator:a32364d08fd9fd7eb1e37a50aaf86d987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d27ee78a09560d1d21c66c80106074" id="r_ae4d27ee78a09560d1d21c66c80106074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4d27ee78a09560d1d21c66c80106074">HPM_TRGM1_INPUT_SRC_SDM_CMPHZ0</a>&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td></tr>
<tr class="separator:ae4d27ee78a09560d1d21c66c80106074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d71b4b0ad3e9f1529eeadfc54d8665" id="r_ac4d71b4b0ad3e9f1529eeadfc54d8665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4d71b4b0ad3e9f1529eeadfc54d8665">HPM_TRGM1_INPUT_SRC_SDM_CMPHZ1</a>&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td></tr>
<tr class="separator:ac4d71b4b0ad3e9f1529eeadfc54d8665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e2a61a9aceb2235015b1ce28e944d9" id="r_a73e2a61a9aceb2235015b1ce28e944d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73e2a61a9aceb2235015b1ce28e944d9">HPM_TRGM1_INPUT_SRC_SDM_CMPHZ2</a>&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td></tr>
<tr class="separator:a73e2a61a9aceb2235015b1ce28e944d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2584e24b902246625d5e585da7220c6" id="r_ac2584e24b902246625d5e585da7220c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2584e24b902246625d5e585da7220c6">HPM_TRGM1_INPUT_SRC_SDM_CMPHZ3</a>&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td></tr>
<tr class="separator:ac2584e24b902246625d5e585da7220c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36359bdc3ff0ffb9cdf2a848d3e328" id="r_a6e36359bdc3ff0ffb9cdf2a848d3e328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e36359bdc3ff0ffb9cdf2a848d3e328">HPM_TRGM1_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:a6e36359bdc3ff0ffb9cdf2a848d3e328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8680b3a3e4efa4343d7f966dd1067c2e" id="r_a8680b3a3e4efa4343d7f966dd1067c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8680b3a3e4efa4343d7f966dd1067c2e">HPM_TRGM1_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:a8680b3a3e4efa4343d7f966dd1067c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909bebbc2fdc5869b99c57104a081e79" id="r_a909bebbc2fdc5869b99c57104a081e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909bebbc2fdc5869b99c57104a081e79">HPM_TRGM1_INPUT_SRC_ACMP2_OUT</a>&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td></tr>
<tr class="separator:a909bebbc2fdc5869b99c57104a081e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491109ea150bb7142e221ebc539d1257" id="r_a491109ea150bb7142e221ebc539d1257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a491109ea150bb7142e221ebc539d1257">HPM_TRGM1_INPUT_SRC_ACMP3_OUT</a>&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td></tr>
<tr class="separator:a491109ea150bb7142e221ebc539d1257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384f9e81dae4a632f6b978c7cc141cd3" id="r_a384f9e81dae4a632f6b978c7cc141cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384f9e81dae4a632f6b978c7cc141cd3">HPM_TRGM1_INPUT_SRC_PLA1_OUT0</a>&#160;&#160;&#160;(0x38UL)  /* PLA1 module output 0 */</td></tr>
<tr class="separator:a384f9e81dae4a632f6b978c7cc141cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9170aa0a18a291e2c5db49e63ed60c31" id="r_a9170aa0a18a291e2c5db49e63ed60c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9170aa0a18a291e2c5db49e63ed60c31">HPM_TRGM1_INPUT_SRC_PLA1_OUT1</a>&#160;&#160;&#160;(0x39UL)  /* PLA1 module output 1 */</td></tr>
<tr class="separator:a9170aa0a18a291e2c5db49e63ed60c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83621c37a4129b085a27b46d824c0a89" id="r_a83621c37a4129b085a27b46d824c0a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83621c37a4129b085a27b46d824c0a89">HPM_TRGM1_INPUT_SRC_PLA1_OUT2</a>&#160;&#160;&#160;(0x3AUL)  /* PLA1 module output 2 */</td></tr>
<tr class="separator:a83621c37a4129b085a27b46d824c0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affda6b23c9cdb1352e54fe0a3f90724d" id="r_affda6b23c9cdb1352e54fe0a3f90724d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affda6b23c9cdb1352e54fe0a3f90724d">HPM_TRGM1_INPUT_SRC_PLA1_OUT3</a>&#160;&#160;&#160;(0x3BUL)  /* PLA1 module output 3 */</td></tr>
<tr class="separator:affda6b23c9cdb1352e54fe0a3f90724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa995ca6de40f73d624641ee569c93dda" id="r_aa995ca6de40f73d624641ee569c93dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa995ca6de40f73d624641ee569c93dda">HPM_TRGM1_INPUT_SRC_PLA1_OUT4</a>&#160;&#160;&#160;(0x3CUL)  /* PLA1 module output 4 */</td></tr>
<tr class="separator:aa995ca6de40f73d624641ee569c93dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f1e75a6347b17acc9f0fe98549f50" id="r_a0b3f1e75a6347b17acc9f0fe98549f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3f1e75a6347b17acc9f0fe98549f50">HPM_TRGM1_INPUT_SRC_PLA1_OUT5</a>&#160;&#160;&#160;(0x3DUL)  /* PLA1 module output 5 */</td></tr>
<tr class="separator:a0b3f1e75a6347b17acc9f0fe98549f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfaf8b2e21fca9d76e2418f6dc7fe625" id="r_adfaf8b2e21fca9d76e2418f6dc7fe625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfaf8b2e21fca9d76e2418f6dc7fe625">HPM_TRGM1_INPUT_SRC_PLA1_OUT6</a>&#160;&#160;&#160;(0x3EUL)  /* PLA1 module output 6 */</td></tr>
<tr class="separator:adfaf8b2e21fca9d76e2418f6dc7fe625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7957db0d2c0183cc840fa5d356e43932" id="r_a7957db0d2c0183cc840fa5d356e43932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7957db0d2c0183cc840fa5d356e43932">HPM_TRGM1_INPUT_SRC_PLA1_OUT7</a>&#160;&#160;&#160;(0x3FUL)  /* PLA1 module output 7 */</td></tr>
<tr class="separator:a7957db0d2c0183cc840fa5d356e43932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cddbaa299506b7b6b69ea1df49e177" id="r_af1cddbaa299506b7b6b69ea1df49e177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1cddbaa299506b7b6b69ea1df49e177">HPM_TRGM2_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:af1cddbaa299506b7b6b69ea1df49e177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fd9c5bdfd01bc9adf9f24d6945c56c" id="r_a50fd9c5bdfd01bc9adf9f24d6945c56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50fd9c5bdfd01bc9adf9f24d6945c56c">HPM_TRGM2_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a50fd9c5bdfd01bc9adf9f24d6945c56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7227eacaeace89be26e5955de36e32eb" id="r_a7227eacaeace89be26e5955de36e32eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7227eacaeace89be26e5955de36e32eb">HPM_TRGM2_INPUT_SRC_TRGM2_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM2 Input 0 (from IO) */</td></tr>
<tr class="separator:a7227eacaeace89be26e5955de36e32eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea9f34e261cb99c37f222e82a925cce" id="r_a7ea9f34e261cb99c37f222e82a925cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ea9f34e261cb99c37f222e82a925cce">HPM_TRGM2_INPUT_SRC_TRGM2_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM2 Input 1 (from IO) */</td></tr>
<tr class="separator:a7ea9f34e261cb99c37f222e82a925cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58be33b9b809c2cdcbcbda8f4240efc7" id="r_a58be33b9b809c2cdcbcbda8f4240efc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58be33b9b809c2cdcbcbda8f4240efc7">HPM_TRGM2_INPUT_SRC_TRGM2_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM2 Input 2 (from IO) */</td></tr>
<tr class="separator:a58be33b9b809c2cdcbcbda8f4240efc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfccdb97f32990532dc35876e5ed2c7" id="r_a7dfccdb97f32990532dc35876e5ed2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dfccdb97f32990532dc35876e5ed2c7">HPM_TRGM2_INPUT_SRC_TRGM2_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM2 Input 3 (from IO) */</td></tr>
<tr class="separator:a7dfccdb97f32990532dc35876e5ed2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18e618c0d0a2688bff21427e51bf0a2" id="r_ae18e618c0d0a2688bff21427e51bf0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae18e618c0d0a2688bff21427e51bf0a2">HPM_TRGM2_INPUT_SRC_TRGM2_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM2 Input 4 (from IO) */</td></tr>
<tr class="separator:ae18e618c0d0a2688bff21427e51bf0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe4e0013c41ff61b2d50b3012e40e2c" id="r_a1fe4e0013c41ff61b2d50b3012e40e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fe4e0013c41ff61b2d50b3012e40e2c">HPM_TRGM2_INPUT_SRC_TRGM2_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM2 Input 5 (from IO) */</td></tr>
<tr class="separator:a1fe4e0013c41ff61b2d50b3012e40e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea18aeed89a99be57d482d25c5db9f7" id="r_aeea18aeed89a99be57d482d25c5db9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeea18aeed89a99be57d482d25c5db9f7">HPM_TRGM2_INPUT_SRC_TRGM2_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM2 Input 6 (from IO) */</td></tr>
<tr class="separator:aeea18aeed89a99be57d482d25c5db9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7047a01f83c41ae920473371b157cf" id="r_a8b7047a01f83c41ae920473371b157cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b7047a01f83c41ae920473371b157cf">HPM_TRGM2_INPUT_SRC_TRGM2_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM2 Input 7 (from IO) */</td></tr>
<tr class="separator:a8b7047a01f83c41ae920473371b157cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0efaffdaa2a981f316e937c675ba30" id="r_acc0efaffdaa2a981f316e937c675ba30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc0efaffdaa2a981f316e937c675ba30">HPM_TRGM2_INPUT_SRC_TRGM2_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM2 Input 8 (from IO) */</td></tr>
<tr class="separator:acc0efaffdaa2a981f316e937c675ba30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5843205b4a6e0b1bdcee06616491d42" id="r_af5843205b4a6e0b1bdcee06616491d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5843205b4a6e0b1bdcee06616491d42">HPM_TRGM2_INPUT_SRC_TRGM2_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM2 Input 9 (from IO) */</td></tr>
<tr class="separator:af5843205b4a6e0b1bdcee06616491d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f0d32a2e8f85019a317f4bb081e47" id="r_a774f0d32a2e8f85019a317f4bb081e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f0d32a2e8f85019a317f4bb081e47">HPM_TRGM2_INPUT_SRC_TRGM2_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM2 Input 10 (from IO) */</td></tr>
<tr class="separator:a774f0d32a2e8f85019a317f4bb081e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae513f25cab953ffac9919666a6c0334e" id="r_ae513f25cab953ffac9919666a6c0334e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae513f25cab953ffac9919666a6c0334e">HPM_TRGM2_INPUT_SRC_TRGM2_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM2 Input 11 (from IO) */</td></tr>
<tr class="separator:ae513f25cab953ffac9919666a6c0334e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbacd1e3aa9faeb9bf380148e4442770" id="r_adbacd1e3aa9faeb9bf380148e4442770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbacd1e3aa9faeb9bf380148e4442770">HPM_TRGM2_INPUT_SRC_TRGM3_OUTX0</a>&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td></tr>
<tr class="separator:adbacd1e3aa9faeb9bf380148e4442770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990f4ccc65d53291e682b558d9ef108f" id="r_a990f4ccc65d53291e682b558d9ef108f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a990f4ccc65d53291e682b558d9ef108f">HPM_TRGM2_INPUT_SRC_TRGM3_OUTX1</a>&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td></tr>
<tr class="separator:a990f4ccc65d53291e682b558d9ef108f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4910408d2fd025572b59150cdf3e0a" id="r_a9a4910408d2fd025572b59150cdf3e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a4910408d2fd025572b59150cdf3e0a">HPM_TRGM2_INPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0x10UL)  /* TRGM1 Output X0 */</td></tr>
<tr class="separator:a9a4910408d2fd025572b59150cdf3e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4fb75f9542ac019aaa0f1b16e925dd" id="r_a7b4fb75f9542ac019aaa0f1b16e925dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b4fb75f9542ac019aaa0f1b16e925dd">HPM_TRGM2_INPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0x11UL)  /* TRGM1 Output X1 */</td></tr>
<tr class="separator:a7b4fb75f9542ac019aaa0f1b16e925dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e43b3954a09c85f8d7c820e45e82967" id="r_a2e43b3954a09c85f8d7c820e45e82967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e43b3954a09c85f8d7c820e45e82967">HPM_TRGM2_INPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td></tr>
<tr class="separator:a2e43b3954a09c85f8d7c820e45e82967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af746405826b7ca44bcca13234d23fd" id="r_a4af746405826b7ca44bcca13234d23fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4af746405826b7ca44bcca13234d23fd">HPM_TRGM2_INPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td></tr>
<tr class="separator:a4af746405826b7ca44bcca13234d23fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45375bc9c8e255705b66dede1b99f9da" id="r_a45375bc9c8e255705b66dede1b99f9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45375bc9c8e255705b66dede1b99f9da">HPM_TRGM2_INPUT_SRC_PWM2_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 channel 8 reference output */</td></tr>
<tr class="separator:a45375bc9c8e255705b66dede1b99f9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d4aeaa3d2594d227babe4bf6889fe9" id="r_a96d4aeaa3d2594d227babe4bf6889fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96d4aeaa3d2594d227babe4bf6889fe9">HPM_TRGM2_INPUT_SRC_PWM2_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 channel 9 reference output */</td></tr>
<tr class="separator:a96d4aeaa3d2594d227babe4bf6889fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bb0101d293dbc8c15a804508b8d6ba" id="r_ae6bb0101d293dbc8c15a804508b8d6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6bb0101d293dbc8c15a804508b8d6ba">HPM_TRGM2_INPUT_SRC_PWM2_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 channel 10 reference output */</td></tr>
<tr class="separator:ae6bb0101d293dbc8c15a804508b8d6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7b23117725aaa0a337805ed63fb5b1" id="r_a1c7b23117725aaa0a337805ed63fb5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c7b23117725aaa0a337805ed63fb5b1">HPM_TRGM2_INPUT_SRC_PWM2_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 channel 11 reference output */</td></tr>
<tr class="separator:a1c7b23117725aaa0a337805ed63fb5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c368373d0f908543c8a5855c553bcdc" id="r_a0c368373d0f908543c8a5855c553bcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c368373d0f908543c8a5855c553bcdc">HPM_TRGM2_INPUT_SRC_PWM2_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 channel 12 reference output */</td></tr>
<tr class="separator:a0c368373d0f908543c8a5855c553bcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1fe2c7669a9fabbbb85326d0888297" id="r_acf1fe2c7669a9fabbbb85326d0888297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf1fe2c7669a9fabbbb85326d0888297">HPM_TRGM2_INPUT_SRC_PWM2_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 channel 13 reference output */</td></tr>
<tr class="separator:acf1fe2c7669a9fabbbb85326d0888297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aba3053366f34fcb2ed82fd67e3a36a" id="r_a4aba3053366f34fcb2ed82fd67e3a36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4aba3053366f34fcb2ed82fd67e3a36a">HPM_TRGM2_INPUT_SRC_PWM2_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 channel 14 reference output */</td></tr>
<tr class="separator:a4aba3053366f34fcb2ed82fd67e3a36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac638e08b7ee3d0c93c411c472070406d" id="r_ac638e08b7ee3d0c93c411c472070406d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac638e08b7ee3d0c93c411c472070406d">HPM_TRGM2_INPUT_SRC_PWM2_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 2 channel 15 reference output */</td></tr>
<tr class="separator:ac638e08b7ee3d0c93c411c472070406d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9a8d69ebdf718989973ba6b93045b3" id="r_a2b9a8d69ebdf718989973ba6b93045b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b9a8d69ebdf718989973ba6b93045b3">HPM_TRGM2_INPUT_SRC_QEI2_TRGO</a>&#160;&#160;&#160;(0x1CUL)  /* QEI2 triggers output */</td></tr>
<tr class="separator:a2b9a8d69ebdf718989973ba6b93045b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d5457ca40b879b9da1bcfa145cc178" id="r_a29d5457ca40b879b9da1bcfa145cc178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29d5457ca40b879b9da1bcfa145cc178">HPM_TRGM2_INPUT_SRC_HALL2_TRGO</a>&#160;&#160;&#160;(0x1DUL)  /* HALL2 triggers output */</td></tr>
<tr class="separator:a29d5457ca40b879b9da1bcfa145cc178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43969ae8929d8d16d43d36ed2dc0985" id="r_ae43969ae8929d8d16d43d36ed2dc0985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae43969ae8929d8d16d43d36ed2dc0985">HPM_TRGM2_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:ae43969ae8929d8d16d43d36ed2dc0985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1dff30119321c8e0c314ac1b3e8499d" id="r_ad1dff30119321c8e0c314ac1b3e8499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1dff30119321c8e0c314ac1b3e8499d">HPM_TRGM2_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:ad1dff30119321c8e0c314ac1b3e8499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f4cc65b13a6612b67f6d6f48741769" id="r_aa9f4cc65b13a6612b67f6d6f48741769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9f4cc65b13a6612b67f6d6f48741769">HPM_TRGM2_INPUT_SRC_SYNT_CH0</a>&#160;&#160;&#160;(0x20UL)  /* SYNT2 Channel 0 */</td></tr>
<tr class="separator:aa9f4cc65b13a6612b67f6d6f48741769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0022b6ecbae89ff4bef0dfa9005af3" id="r_a2b0022b6ecbae89ff4bef0dfa9005af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b0022b6ecbae89ff4bef0dfa9005af3">HPM_TRGM2_INPUT_SRC_SYNT_CH1</a>&#160;&#160;&#160;(0x21UL)  /* SYNT2 Channel 1 */</td></tr>
<tr class="separator:a2b0022b6ecbae89ff4bef0dfa9005af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d0efebb86855c6d121d8a7791b7a75" id="r_a69d0efebb86855c6d121d8a7791b7a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69d0efebb86855c6d121d8a7791b7a75">HPM_TRGM2_INPUT_SRC_SYNT_CH2</a>&#160;&#160;&#160;(0x22UL)  /* SYNT2 Channel 2 */</td></tr>
<tr class="separator:a69d0efebb86855c6d121d8a7791b7a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a5ac088f74594c8e358ba5144a7e20" id="r_af6a5ac088f74594c8e358ba5144a7e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6a5ac088f74594c8e358ba5144a7e20">HPM_TRGM2_INPUT_SRC_SYNT_CH3</a>&#160;&#160;&#160;(0x23UL)  /* SYNT2 Channel 3 */</td></tr>
<tr class="separator:af6a5ac088f74594c8e358ba5144a7e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62d9a36d0f3ea0845a343edaaa9bab4" id="r_ad62d9a36d0f3ea0845a343edaaa9bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad62d9a36d0f3ea0845a343edaaa9bab4">HPM_TRGM2_INPUT_SRC_USB0_SOF</a>&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td></tr>
<tr class="separator:ad62d9a36d0f3ea0845a343edaaa9bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c42e3495ac98e5cfc96e14de9e4348" id="r_aa3c42e3495ac98e5cfc96e14de9e4348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3c42e3495ac98e5cfc96e14de9e4348">HPM_TRGM2_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:aa3c42e3495ac98e5cfc96e14de9e4348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16dd4796d4599aa87fd6341c2eb31e4" id="r_aa16dd4796d4599aa87fd6341c2eb31e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa16dd4796d4599aa87fd6341c2eb31e4">HPM_TRGM2_INPUT_SRC_GPTMR2_OUT2</a>&#160;&#160;&#160;(0x26UL)  /* GPTMR2 channel 2 */</td></tr>
<tr class="separator:aa16dd4796d4599aa87fd6341c2eb31e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d498bba02d6639e80ed43251ad9872" id="r_a79d498bba02d6639e80ed43251ad9872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79d498bba02d6639e80ed43251ad9872">HPM_TRGM2_INPUT_SRC_GPTMR2_OUT3</a>&#160;&#160;&#160;(0x27UL)  /* GPTMR2 channel 3 */</td></tr>
<tr class="separator:a79d498bba02d6639e80ed43251ad9872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0395c765d3914eb9878eb06f8bc9d" id="r_a3ef0395c765d3914eb9878eb06f8bc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ef0395c765d3914eb9878eb06f8bc9d">HPM_TRGM2_INPUT_SRC_SDM_CMPL0</a>&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td></tr>
<tr class="separator:a3ef0395c765d3914eb9878eb06f8bc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a327d93d3b4bfb646decd462d02bab" id="r_af2a327d93d3b4bfb646decd462d02bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2a327d93d3b4bfb646decd462d02bab">HPM_TRGM2_INPUT_SRC_SDM_CMPL1</a>&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td></tr>
<tr class="separator:af2a327d93d3b4bfb646decd462d02bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217ff7108a3c1fa50993d0a57d6e549d" id="r_a217ff7108a3c1fa50993d0a57d6e549d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a217ff7108a3c1fa50993d0a57d6e549d">HPM_TRGM2_INPUT_SRC_SDM_CMPL2</a>&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td></tr>
<tr class="separator:a217ff7108a3c1fa50993d0a57d6e549d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25254b5955d00d8a687faf465171ea51" id="r_a25254b5955d00d8a687faf465171ea51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25254b5955d00d8a687faf465171ea51">HPM_TRGM2_INPUT_SRC_SDM_CMPL3</a>&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td></tr>
<tr class="separator:a25254b5955d00d8a687faf465171ea51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00081ec4e02ebdb2ecd6d0fa771b187c" id="r_a00081ec4e02ebdb2ecd6d0fa771b187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00081ec4e02ebdb2ecd6d0fa771b187c">HPM_TRGM2_INPUT_SRC_SDM_CMPH0</a>&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td></tr>
<tr class="separator:a00081ec4e02ebdb2ecd6d0fa771b187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5650e402314a878a3b0666e8511208b3" id="r_a5650e402314a878a3b0666e8511208b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5650e402314a878a3b0666e8511208b3">HPM_TRGM2_INPUT_SRC_SDM_CMPH1</a>&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td></tr>
<tr class="separator:a5650e402314a878a3b0666e8511208b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fc9f33aa081faee512c5c055d87c95" id="r_a79fc9f33aa081faee512c5c055d87c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79fc9f33aa081faee512c5c055d87c95">HPM_TRGM2_INPUT_SRC_SDM_CMPH2</a>&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td></tr>
<tr class="separator:a79fc9f33aa081faee512c5c055d87c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac9ed28b3b193b2b900bbeac73fc621" id="r_a3ac9ed28b3b193b2b900bbeac73fc621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ac9ed28b3b193b2b900bbeac73fc621">HPM_TRGM2_INPUT_SRC_SDM_CMPH3</a>&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td></tr>
<tr class="separator:a3ac9ed28b3b193b2b900bbeac73fc621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c982c7303316ca7ddddc369a81338a" id="r_a27c982c7303316ca7ddddc369a81338a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27c982c7303316ca7ddddc369a81338a">HPM_TRGM2_INPUT_SRC_SDM_CMPHZ0</a>&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td></tr>
<tr class="separator:a27c982c7303316ca7ddddc369a81338a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a1a3a8ce4ec188020d74c23613d7f5" id="r_a76a1a3a8ce4ec188020d74c23613d7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76a1a3a8ce4ec188020d74c23613d7f5">HPM_TRGM2_INPUT_SRC_SDM_CMPHZ1</a>&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td></tr>
<tr class="separator:a76a1a3a8ce4ec188020d74c23613d7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483a1896b173019a725ff1905ab5c824" id="r_a483a1896b173019a725ff1905ab5c824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a483a1896b173019a725ff1905ab5c824">HPM_TRGM2_INPUT_SRC_SDM_CMPHZ2</a>&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td></tr>
<tr class="separator:a483a1896b173019a725ff1905ab5c824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbf0b6595a9d93ddf7e2dc51fb4ca86" id="r_a5dbf0b6595a9d93ddf7e2dc51fb4ca86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dbf0b6595a9d93ddf7e2dc51fb4ca86">HPM_TRGM2_INPUT_SRC_SDM_CMPHZ3</a>&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td></tr>
<tr class="separator:a5dbf0b6595a9d93ddf7e2dc51fb4ca86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78769043f1ddd7d50e81d769f3c33e25" id="r_a78769043f1ddd7d50e81d769f3c33e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78769043f1ddd7d50e81d769f3c33e25">HPM_TRGM2_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:a78769043f1ddd7d50e81d769f3c33e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2c81fa04cb363e2c718ca3af1dc3a8" id="r_a7b2c81fa04cb363e2c718ca3af1dc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b2c81fa04cb363e2c718ca3af1dc3a8">HPM_TRGM2_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:a7b2c81fa04cb363e2c718ca3af1dc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a4c9303cf49b5b3a65e5a76ee9ae45" id="r_a53a4c9303cf49b5b3a65e5a76ee9ae45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53a4c9303cf49b5b3a65e5a76ee9ae45">HPM_TRGM2_INPUT_SRC_ACMP2_OUT</a>&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td></tr>
<tr class="separator:a53a4c9303cf49b5b3a65e5a76ee9ae45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930ea05a6d6c50ca89a80a6bd4c3b876" id="r_a930ea05a6d6c50ca89a80a6bd4c3b876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a930ea05a6d6c50ca89a80a6bd4c3b876">HPM_TRGM2_INPUT_SRC_ACMP3_OUT</a>&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td></tr>
<tr class="separator:a930ea05a6d6c50ca89a80a6bd4c3b876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f6bcbb8d5be5b656bd0de2bb77ed0f" id="r_a90f6bcbb8d5be5b656bd0de2bb77ed0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90f6bcbb8d5be5b656bd0de2bb77ed0f">HPM_TRGM3_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a90f6bcbb8d5be5b656bd0de2bb77ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9af2f1620ee40bb3d07ebfcbe00d7f1" id="r_af9af2f1620ee40bb3d07ebfcbe00d7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9af2f1620ee40bb3d07ebfcbe00d7f1">HPM_TRGM3_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:af9af2f1620ee40bb3d07ebfcbe00d7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83f8e814d841824399ec89c6f2fb3a9" id="r_ae83f8e814d841824399ec89c6f2fb3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae83f8e814d841824399ec89c6f2fb3a9">HPM_TRGM3_INPUT_SRC_TRGM3_P0</a>&#160;&#160;&#160;(0x2UL)   /* TRGM3 Input 0 (from IO) */</td></tr>
<tr class="separator:ae83f8e814d841824399ec89c6f2fb3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3230102bb033a6130d93f01d39727b1c" id="r_a3230102bb033a6130d93f01d39727b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3230102bb033a6130d93f01d39727b1c">HPM_TRGM3_INPUT_SRC_TRGM3_P1</a>&#160;&#160;&#160;(0x3UL)   /* TRGM3 Input 1 (from IO) */</td></tr>
<tr class="separator:a3230102bb033a6130d93f01d39727b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9031ddaae919d8046ac6dfbeecc00895" id="r_a9031ddaae919d8046ac6dfbeecc00895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9031ddaae919d8046ac6dfbeecc00895">HPM_TRGM3_INPUT_SRC_TRGM3_P2</a>&#160;&#160;&#160;(0x4UL)   /* TRGM3 Input 2 (from IO) */</td></tr>
<tr class="separator:a9031ddaae919d8046ac6dfbeecc00895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac233e06b14bd6c245f01f9db0d32aeb" id="r_aac233e06b14bd6c245f01f9db0d32aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac233e06b14bd6c245f01f9db0d32aeb">HPM_TRGM3_INPUT_SRC_TRGM3_P3</a>&#160;&#160;&#160;(0x5UL)   /* TRGM3 Input 3 (from IO) */</td></tr>
<tr class="separator:aac233e06b14bd6c245f01f9db0d32aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde6c44318ded8226f336c0ac3ae104" id="r_a3fde6c44318ded8226f336c0ac3ae104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fde6c44318ded8226f336c0ac3ae104">HPM_TRGM3_INPUT_SRC_TRGM3_P4</a>&#160;&#160;&#160;(0x6UL)   /* TRGM3 Input 4 (from IO) */</td></tr>
<tr class="separator:a3fde6c44318ded8226f336c0ac3ae104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78a7244a45bdd7a898de599c6a03f30" id="r_ae78a7244a45bdd7a898de599c6a03f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae78a7244a45bdd7a898de599c6a03f30">HPM_TRGM3_INPUT_SRC_TRGM3_P5</a>&#160;&#160;&#160;(0x7UL)   /* TRGM3 Input 5 (from IO) */</td></tr>
<tr class="separator:ae78a7244a45bdd7a898de599c6a03f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace90790339604cb4444fde9b2794bffd" id="r_ace90790339604cb4444fde9b2794bffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace90790339604cb4444fde9b2794bffd">HPM_TRGM3_INPUT_SRC_TRGM3_P6</a>&#160;&#160;&#160;(0x8UL)   /* TRGM3 Input 6 (from IO) */</td></tr>
<tr class="separator:ace90790339604cb4444fde9b2794bffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db2ffce95f9e28de262973e577d473c" id="r_a2db2ffce95f9e28de262973e577d473c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2db2ffce95f9e28de262973e577d473c">HPM_TRGM3_INPUT_SRC_TRGM3_P7</a>&#160;&#160;&#160;(0x9UL)   /* TRGM3 Input 7 (from IO) */</td></tr>
<tr class="separator:a2db2ffce95f9e28de262973e577d473c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d14cae13b97c3e35a2fc7c42cd8a7d" id="r_a06d14cae13b97c3e35a2fc7c42cd8a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06d14cae13b97c3e35a2fc7c42cd8a7d">HPM_TRGM3_INPUT_SRC_TRGM3_P8</a>&#160;&#160;&#160;(0xAUL)   /* TRGM3 Input 8 (from IO) */</td></tr>
<tr class="separator:a06d14cae13b97c3e35a2fc7c42cd8a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e416537bcbdf420aea3ba5e4b07231d" id="r_a2e416537bcbdf420aea3ba5e4b07231d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e416537bcbdf420aea3ba5e4b07231d">HPM_TRGM3_INPUT_SRC_TRGM3_P9</a>&#160;&#160;&#160;(0xBUL)   /* TRGM3 Input 9 (from IO) */</td></tr>
<tr class="separator:a2e416537bcbdf420aea3ba5e4b07231d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b44185dcd530b02d8f922b970dc77a" id="r_a59b44185dcd530b02d8f922b970dc77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59b44185dcd530b02d8f922b970dc77a">HPM_TRGM3_INPUT_SRC_TRGM3_P10</a>&#160;&#160;&#160;(0xCUL)   /* TRGM3 Input 10 (from IO) */</td></tr>
<tr class="separator:a59b44185dcd530b02d8f922b970dc77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707a76c374f90f22572f73865d0de8b9" id="r_a707a76c374f90f22572f73865d0de8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a707a76c374f90f22572f73865d0de8b9">HPM_TRGM3_INPUT_SRC_TRGM3_P11</a>&#160;&#160;&#160;(0xDUL)   /* TRGM3 Input 11 (from IO) */</td></tr>
<tr class="separator:a707a76c374f90f22572f73865d0de8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58132e0b3558258b8a32c0e2b6d4058" id="r_ae58132e0b3558258b8a32c0e2b6d4058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae58132e0b3558258b8a32c0e2b6d4058">HPM_TRGM3_INPUT_SRC_TRGM2_OUTX0</a>&#160;&#160;&#160;(0xEUL)   /* TRGM2 Output X0 */</td></tr>
<tr class="separator:ae58132e0b3558258b8a32c0e2b6d4058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c4bb47e08aa09727c4423951d1ef8d" id="r_a80c4bb47e08aa09727c4423951d1ef8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80c4bb47e08aa09727c4423951d1ef8d">HPM_TRGM3_INPUT_SRC_TRGM2_OUTX1</a>&#160;&#160;&#160;(0xFUL)   /* TRGM2 Output X1 */</td></tr>
<tr class="separator:a80c4bb47e08aa09727c4423951d1ef8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5826a2ec7c7908225f8264f0ff5166" id="r_a3f5826a2ec7c7908225f8264f0ff5166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f5826a2ec7c7908225f8264f0ff5166">HPM_TRGM3_INPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0x10UL)  /* TRGM1 Output X0 */</td></tr>
<tr class="separator:a3f5826a2ec7c7908225f8264f0ff5166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7995458b628ce83b670c49798ee337b" id="r_ac7995458b628ce83b670c49798ee337b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7995458b628ce83b670c49798ee337b">HPM_TRGM3_INPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0x11UL)  /* TRGM1 Output X1 */</td></tr>
<tr class="separator:ac7995458b628ce83b670c49798ee337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228b52fff6a68bfce124bd991b919600" id="r_a228b52fff6a68bfce124bd991b919600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a228b52fff6a68bfce124bd991b919600">HPM_TRGM3_INPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td></tr>
<tr class="separator:a228b52fff6a68bfce124bd991b919600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41d20c02218745cd48c251d7537af13" id="r_aa41d20c02218745cd48c251d7537af13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa41d20c02218745cd48c251d7537af13">HPM_TRGM3_INPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td></tr>
<tr class="separator:aa41d20c02218745cd48c251d7537af13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e145663a06f7cbd7d5c8487dee2027" id="r_a12e145663a06f7cbd7d5c8487dee2027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12e145663a06f7cbd7d5c8487dee2027">HPM_TRGM3_INPUT_SRC_PWM3_CH8REF</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 3 channel 8 reference output */</td></tr>
<tr class="separator:a12e145663a06f7cbd7d5c8487dee2027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23ebffe78bb7242c1901cce569d400e" id="r_ae23ebffe78bb7242c1901cce569d400e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae23ebffe78bb7242c1901cce569d400e">HPM_TRGM3_INPUT_SRC_PWM3_CH9REF</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 3 channel 9 reference output */</td></tr>
<tr class="separator:ae23ebffe78bb7242c1901cce569d400e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7e4fba94afd1201156123ff9eef467" id="r_acb7e4fba94afd1201156123ff9eef467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb7e4fba94afd1201156123ff9eef467">HPM_TRGM3_INPUT_SRC_PWM3_CH10REF</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 3 channel 10 reference output */</td></tr>
<tr class="separator:acb7e4fba94afd1201156123ff9eef467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca13739ef09f1a24d0a0558a83f860a" id="r_abca13739ef09f1a24d0a0558a83f860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abca13739ef09f1a24d0a0558a83f860a">HPM_TRGM3_INPUT_SRC_PWM3_CH11REF</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 3 channel 11 reference output */</td></tr>
<tr class="separator:abca13739ef09f1a24d0a0558a83f860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437d03dc80081abbd3f371682c4fa34a" id="r_a437d03dc80081abbd3f371682c4fa34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a437d03dc80081abbd3f371682c4fa34a">HPM_TRGM3_INPUT_SRC_PWM3_CH12REF</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 channel 12 reference output */</td></tr>
<tr class="separator:a437d03dc80081abbd3f371682c4fa34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d66bc0cd5890ee7e0b5a1744f0c2b2" id="r_a90d66bc0cd5890ee7e0b5a1744f0c2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90d66bc0cd5890ee7e0b5a1744f0c2b2">HPM_TRGM3_INPUT_SRC_PWM3_CH13REF</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 channel 13 reference output */</td></tr>
<tr class="separator:a90d66bc0cd5890ee7e0b5a1744f0c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f4e1b705801206e9a2b06a03a7dafd" id="r_a11f4e1b705801206e9a2b06a03a7dafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11f4e1b705801206e9a2b06a03a7dafd">HPM_TRGM3_INPUT_SRC_PWM3_CH14REF</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 channel 14 reference output */</td></tr>
<tr class="separator:a11f4e1b705801206e9a2b06a03a7dafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ecdc2808fdfea46d61e2b58186021b" id="r_ab5ecdc2808fdfea46d61e2b58186021b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5ecdc2808fdfea46d61e2b58186021b">HPM_TRGM3_INPUT_SRC_PWM3_CH15REF</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 3 channel 15 reference output */</td></tr>
<tr class="separator:ab5ecdc2808fdfea46d61e2b58186021b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70d132679635686a65147f20d810482" id="r_ac70d132679635686a65147f20d810482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac70d132679635686a65147f20d810482">HPM_TRGM3_INPUT_SRC_QEI3_TRGO</a>&#160;&#160;&#160;(0x1CUL)  /* QEI3 triggers output */</td></tr>
<tr class="separator:ac70d132679635686a65147f20d810482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce13258bc0f0a7c44cedc6cad575fb3" id="r_adce13258bc0f0a7c44cedc6cad575fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adce13258bc0f0a7c44cedc6cad575fb3">HPM_TRGM3_INPUT_SRC_HALL3_TRGO</a>&#160;&#160;&#160;(0x1DUL)  /* HALL3 triggers output */</td></tr>
<tr class="separator:adce13258bc0f0a7c44cedc6cad575fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40434fd07620b0a15992b9be0ea38727" id="r_a40434fd07620b0a15992b9be0ea38727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40434fd07620b0a15992b9be0ea38727">HPM_TRGM3_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td></tr>
<tr class="separator:a40434fd07620b0a15992b9be0ea38727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e7425683bb79f712d27bcdad2d963f" id="r_a38e7425683bb79f712d27bcdad2d963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38e7425683bb79f712d27bcdad2d963f">HPM_TRGM3_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td></tr>
<tr class="separator:a38e7425683bb79f712d27bcdad2d963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3170842056473e6a7115ad8ba2d0c9d5" id="r_a3170842056473e6a7115ad8ba2d0c9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3170842056473e6a7115ad8ba2d0c9d5">HPM_TRGM3_INPUT_SRC_SYNT_CH0</a>&#160;&#160;&#160;(0x20UL)  /* SYNT3 Channel 0 */</td></tr>
<tr class="separator:a3170842056473e6a7115ad8ba2d0c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358e726023c6d9ea12e9be8a962921a3" id="r_a358e726023c6d9ea12e9be8a962921a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a358e726023c6d9ea12e9be8a962921a3">HPM_TRGM3_INPUT_SRC_SYNT_CH1</a>&#160;&#160;&#160;(0x21UL)  /* SYNT3 Channel 1 */</td></tr>
<tr class="separator:a358e726023c6d9ea12e9be8a962921a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7802ca84d13ad01bce26bb0b23d8fd" id="r_afd7802ca84d13ad01bce26bb0b23d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd7802ca84d13ad01bce26bb0b23d8fd">HPM_TRGM3_INPUT_SRC_SYNT_CH2</a>&#160;&#160;&#160;(0x22UL)  /* SYNT3 Channel 2 */</td></tr>
<tr class="separator:afd7802ca84d13ad01bce26bb0b23d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9347aafc51ef1575d5098576711bcdbd" id="r_a9347aafc51ef1575d5098576711bcdbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9347aafc51ef1575d5098576711bcdbd">HPM_TRGM3_INPUT_SRC_SYNT_CH3</a>&#160;&#160;&#160;(0x23UL)  /* SYNT3 Channel 3 */</td></tr>
<tr class="separator:a9347aafc51ef1575d5098576711bcdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc460ff08d54662f3b797fa380109e8" id="r_a7bc460ff08d54662f3b797fa380109e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bc460ff08d54662f3b797fa380109e8">HPM_TRGM3_INPUT_SRC_USB0_SOF</a>&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td></tr>
<tr class="separator:a7bc460ff08d54662f3b797fa380109e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b77ea8478a1645182cedd5190fd3e0" id="r_ab1b77ea8478a1645182cedd5190fd3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1b77ea8478a1645182cedd5190fd3e0">HPM_TRGM3_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:ab1b77ea8478a1645182cedd5190fd3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e54c809001afaeddd832c44400ac7f4" id="r_a6e54c809001afaeddd832c44400ac7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e54c809001afaeddd832c44400ac7f4">HPM_TRGM3_INPUT_SRC_GPTMR3_OUT2</a>&#160;&#160;&#160;(0x26UL)  /* GPTMR3 channel 2 */</td></tr>
<tr class="separator:a6e54c809001afaeddd832c44400ac7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0015f37d30e7b2b4ee52158a48fdd591" id="r_a0015f37d30e7b2b4ee52158a48fdd591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0015f37d30e7b2b4ee52158a48fdd591">HPM_TRGM3_INPUT_SRC_GPTMR3_OUT3</a>&#160;&#160;&#160;(0x27UL)  /* GPTMR3 channel 3 */</td></tr>
<tr class="separator:a0015f37d30e7b2b4ee52158a48fdd591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab578ae278076cae800f1a0eff7ec7e3e" id="r_ab578ae278076cae800f1a0eff7ec7e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab578ae278076cae800f1a0eff7ec7e3e">HPM_TRGM3_INPUT_SRC_SDM_CMPL0</a>&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td></tr>
<tr class="separator:ab578ae278076cae800f1a0eff7ec7e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e4e1c73650f14bc56605e3ffdccbe6" id="r_ac4e4e1c73650f14bc56605e3ffdccbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4e4e1c73650f14bc56605e3ffdccbe6">HPM_TRGM3_INPUT_SRC_SDM_CMPL1</a>&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td></tr>
<tr class="separator:ac4e4e1c73650f14bc56605e3ffdccbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c3f2e787b563e50cdb9bd2cb8479a9" id="r_a60c3f2e787b563e50cdb9bd2cb8479a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60c3f2e787b563e50cdb9bd2cb8479a9">HPM_TRGM3_INPUT_SRC_SDM_CMPL2</a>&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td></tr>
<tr class="separator:a60c3f2e787b563e50cdb9bd2cb8479a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63908549828b83a2fa09fbb70f481657" id="r_a63908549828b83a2fa09fbb70f481657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63908549828b83a2fa09fbb70f481657">HPM_TRGM3_INPUT_SRC_SDM_CMPL3</a>&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td></tr>
<tr class="separator:a63908549828b83a2fa09fbb70f481657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0629236883e1d25914d13545035560cb" id="r_a0629236883e1d25914d13545035560cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0629236883e1d25914d13545035560cb">HPM_TRGM3_INPUT_SRC_SDM_CMPH0</a>&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td></tr>
<tr class="separator:a0629236883e1d25914d13545035560cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b36f3f3d6879fc230e79b2f35227378" id="r_a1b36f3f3d6879fc230e79b2f35227378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b36f3f3d6879fc230e79b2f35227378">HPM_TRGM3_INPUT_SRC_SDM_CMPH1</a>&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td></tr>
<tr class="separator:a1b36f3f3d6879fc230e79b2f35227378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe01ce66ca473c3c8db7bdb8b6db5806" id="r_afe01ce66ca473c3c8db7bdb8b6db5806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe01ce66ca473c3c8db7bdb8b6db5806">HPM_TRGM3_INPUT_SRC_SDM_CMPH2</a>&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td></tr>
<tr class="separator:afe01ce66ca473c3c8db7bdb8b6db5806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf28c68a1ccc7b86e7ecc07e717dbd82" id="r_aaf28c68a1ccc7b86e7ecc07e717dbd82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf28c68a1ccc7b86e7ecc07e717dbd82">HPM_TRGM3_INPUT_SRC_SDM_CMPH3</a>&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td></tr>
<tr class="separator:aaf28c68a1ccc7b86e7ecc07e717dbd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db033a8d91f1a3d8058d8473e5c11a1" id="r_a9db033a8d91f1a3d8058d8473e5c11a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9db033a8d91f1a3d8058d8473e5c11a1">HPM_TRGM3_INPUT_SRC_SDM_CMPHZ0</a>&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td></tr>
<tr class="separator:a9db033a8d91f1a3d8058d8473e5c11a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af177a50d9a14f27d7958167bc046a4c3" id="r_af177a50d9a14f27d7958167bc046a4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af177a50d9a14f27d7958167bc046a4c3">HPM_TRGM3_INPUT_SRC_SDM_CMPHZ1</a>&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td></tr>
<tr class="separator:af177a50d9a14f27d7958167bc046a4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d11d426fd9faa485b007bdc44e22e4" id="r_a15d11d426fd9faa485b007bdc44e22e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15d11d426fd9faa485b007bdc44e22e4">HPM_TRGM3_INPUT_SRC_SDM_CMPHZ2</a>&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td></tr>
<tr class="separator:a15d11d426fd9faa485b007bdc44e22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f2877653643454dc8d5d0ef3ef8ed0" id="r_a92f2877653643454dc8d5d0ef3ef8ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92f2877653643454dc8d5d0ef3ef8ed0">HPM_TRGM3_INPUT_SRC_SDM_CMPHZ3</a>&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td></tr>
<tr class="separator:a92f2877653643454dc8d5d0ef3ef8ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4095ffedf0b10348a02c2f940e359a9" id="r_ac4095ffedf0b10348a02c2f940e359a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4095ffedf0b10348a02c2f940e359a9">HPM_TRGM3_INPUT_SRC_ACMP0_OUT</a>&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:ac4095ffedf0b10348a02c2f940e359a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af825c5b6eb9e96fd93d3d303d7d71b23" id="r_af825c5b6eb9e96fd93d3d303d7d71b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af825c5b6eb9e96fd93d3d303d7d71b23">HPM_TRGM3_INPUT_SRC_ACMP1_OUT</a>&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:af825c5b6eb9e96fd93d3d303d7d71b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955ed1ed8a49994d0c9626b56d264df2" id="r_a955ed1ed8a49994d0c9626b56d264df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a955ed1ed8a49994d0c9626b56d264df2">HPM_TRGM3_INPUT_SRC_ACMP2_OUT</a>&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td></tr>
<tr class="separator:a955ed1ed8a49994d0c9626b56d264df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6eff35b95b2a8b9ae1e9bebc8c7ef9" id="r_a9c6eff35b95b2a8b9ae1e9bebc8c7ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c6eff35b95b2a8b9ae1e9bebc8c7ef9">HPM_TRGM3_INPUT_SRC_ACMP3_OUT</a>&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td></tr>
<tr class="separator:a9c6eff35b95b2a8b9ae1e9bebc8c7ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba77ef0d6e7abf97dc4798e09a3ecc9" id="r_adba77ef0d6e7abf97dc4798e09a3ecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adba77ef0d6e7abf97dc4798e09a3ecc9">HPM_TRGM0_OUTPUT_SRC_TRGM0_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM0 Output 0 (to IO) */</td></tr>
<tr class="separator:adba77ef0d6e7abf97dc4798e09a3ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37e4e7e9b8c17ff62a6d20d0119ecbc" id="r_ae37e4e7e9b8c17ff62a6d20d0119ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae37e4e7e9b8c17ff62a6d20d0119ecbc">HPM_TRGM0_OUTPUT_SRC_TRGM0_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM0 Output 1 (to IO) */</td></tr>
<tr class="separator:ae37e4e7e9b8c17ff62a6d20d0119ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e2c88ccd899e2c0b0d81e41357b225" id="r_a32e2c88ccd899e2c0b0d81e41357b225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32e2c88ccd899e2c0b0d81e41357b225">HPM_TRGM0_OUTPUT_SRC_TRGM0_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM0 Output 2 (to IO) */</td></tr>
<tr class="separator:a32e2c88ccd899e2c0b0d81e41357b225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22819d8137604fa11fe1a00dfe239fe4" id="r_a22819d8137604fa11fe1a00dfe239fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22819d8137604fa11fe1a00dfe239fe4">HPM_TRGM0_OUTPUT_SRC_TRGM0_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM0 Output 3 (to IO) */</td></tr>
<tr class="separator:a22819d8137604fa11fe1a00dfe239fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13feb16deb99a6464bb2fdc64d6f887d" id="r_a13feb16deb99a6464bb2fdc64d6f887d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13feb16deb99a6464bb2fdc64d6f887d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM0 Output 4 (to IO) */</td></tr>
<tr class="separator:a13feb16deb99a6464bb2fdc64d6f887d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85760c0b1f962ee9c5c0caa92774c599" id="r_a85760c0b1f962ee9c5c0caa92774c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85760c0b1f962ee9c5c0caa92774c599">HPM_TRGM0_OUTPUT_SRC_TRGM0_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM0 Output 5 (to IO) */</td></tr>
<tr class="separator:a85760c0b1f962ee9c5c0caa92774c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7243080cfdc754989e276e59566c0534" id="r_a7243080cfdc754989e276e59566c0534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7243080cfdc754989e276e59566c0534">HPM_TRGM0_OUTPUT_SRC_TRGM0_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM0 Output 6 (to IO) */</td></tr>
<tr class="separator:a7243080cfdc754989e276e59566c0534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e73ea2f4c50a2517940240ed87a0cf" id="r_a13e73ea2f4c50a2517940240ed87a0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13e73ea2f4c50a2517940240ed87a0cf">HPM_TRGM0_OUTPUT_SRC_TRGM0_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM0 Output 7 (to IO) */</td></tr>
<tr class="separator:a13e73ea2f4c50a2517940240ed87a0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67941d74bf1926c7c7d06fc6603359b7" id="r_a67941d74bf1926c7c7d06fc6603359b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67941d74bf1926c7c7d06fc6603359b7">HPM_TRGM0_OUTPUT_SRC_TRGM0_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 Output 8 (to IO) */</td></tr>
<tr class="separator:a67941d74bf1926c7c7d06fc6603359b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2fe7c381f5305ff7f9a3e71c060718" id="r_aeb2fe7c381f5305ff7f9a3e71c060718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb2fe7c381f5305ff7f9a3e71c060718">HPM_TRGM0_OUTPUT_SRC_TRGM0_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 Output 9 (to IO) */</td></tr>
<tr class="separator:aeb2fe7c381f5305ff7f9a3e71c060718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6960f951589ffe3a270fe243520bf6" id="r_a5d6960f951589ffe3a270fe243520bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d6960f951589ffe3a270fe243520bf6">HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 Output 10 (to IO) */</td></tr>
<tr class="separator:a5d6960f951589ffe3a270fe243520bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237af56e936dec37a50c2adf6458f0d2" id="r_a237af56e936dec37a50c2adf6458f0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a237af56e936dec37a50c2adf6458f0d2">HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 Output 11 (to IO) */</td></tr>
<tr class="separator:a237af56e936dec37a50c2adf6458f0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e134c2cbd6de06231964f6499daf848" id="r_a4e134c2cbd6de06231964f6499daf848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e134c2cbd6de06231964f6499daf848">HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:a4e134c2cbd6de06231964f6499daf848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51caf31294ba230142c514de2682ff6" id="r_ac51caf31294ba230142c514de2682ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac51caf31294ba230142c514de2682ff6">HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:ac51caf31294ba230142c514de2682ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b124bc73bb59f5c49e3949d38b01e9" id="r_a27b124bc73bb59f5c49e3949d38b01e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27b124bc73bb59f5c49e3949d38b01e9">HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 0 counter synchronously triggers input */</td></tr>
<tr class="separator:a27b124bc73bb59f5c49e3949d38b01e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0ca37c6a48c80b2d984e18b6197f3c" id="r_aee0ca37c6a48c80b2d984e18b6197f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee0ca37c6a48c80b2d984e18b6197f3c">HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 0 forces control */</td></tr>
<tr class="separator:aee0ca37c6a48c80b2d984e18b6197f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875c1433983979ab11d729ae3145f920" id="r_a875c1433983979ab11d729ae3145f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875c1433983979ab11d729ae3145f920">HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 0 forces control */</td></tr>
<tr class="separator:a875c1433983979ab11d729ae3145f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48463b96b57cfb9bc9af9ebbc097100b" id="r_a48463b96b57cfb9bc9af9ebbc097100b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48463b96b57cfb9bc9af9ebbc097100b">HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 0 Shadow register to activate trigger input */</td></tr>
<tr class="separator:a48463b96b57cfb9bc9af9ebbc097100b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0d0752a7c1978217954c4bca36a279" id="r_a4b0d0752a7c1978217954c4bca36a279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b0d0752a7c1978217954c4bca36a279">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 0 Fault protection input 0 */</td></tr>
<tr class="separator:a4b0d0752a7c1978217954c4bca36a279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07dcd405dd7dedbf67affb1734187d8b" id="r_a07dcd405dd7dedbf67affb1734187d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07dcd405dd7dedbf67affb1734187d8b">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 0 Fault protection input 1 */</td></tr>
<tr class="separator:a07dcd405dd7dedbf67affb1734187d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6475b12d6383c703103da6c85187047" id="r_ae6475b12d6383c703103da6c85187047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6475b12d6383c703103da6c85187047">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 Fault protection input 2 */</td></tr>
<tr class="separator:ae6475b12d6383c703103da6c85187047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea69a4d0bade9c3c812de6deccd5631" id="r_a0ea69a4d0bade9c3c812de6deccd5631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ea69a4d0bade9c3c812de6deccd5631">HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 Fault protection input 3 */</td></tr>
<tr class="separator:a0ea69a4d0bade9c3c812de6deccd5631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1da3fb0cc1212e70c7ae5b94efbf3f" id="r_a1b1da3fb0cc1212e70c7ae5b94efbf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b1da3fb0cc1212e70c7ae5b94efbf3f">HPM_TRGM0_OUTPUT_SRC_PWM0_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 capture input 8 */</td></tr>
<tr class="separator:a1b1da3fb0cc1212e70c7ae5b94efbf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e09792dedb0f66792702cfe32775a8c" id="r_a9e09792dedb0f66792702cfe32775a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e09792dedb0f66792702cfe32775a8c">HPM_TRGM0_OUTPUT_SRC_PWM0_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 capture input 9 */</td></tr>
<tr class="separator:a9e09792dedb0f66792702cfe32775a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d692c35670cb42a2d7fa77cd9f834dc" id="r_a8d692c35670cb42a2d7fa77cd9f834dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d692c35670cb42a2d7fa77cd9f834dc">HPM_TRGM0_OUTPUT_SRC_PWM0_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 capture input 10 */</td></tr>
<tr class="separator:a8d692c35670cb42a2d7fa77cd9f834dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d73c632c39a172957d69a24964c5189" id="r_a1d73c632c39a172957d69a24964c5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d73c632c39a172957d69a24964c5189">HPM_TRGM0_OUTPUT_SRC_PWM0_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 capture input 11 */</td></tr>
<tr class="separator:a1d73c632c39a172957d69a24964c5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef21f4e6026f127ef0195f6f14b8be0" id="r_a1ef21f4e6026f127ef0195f6f14b8be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ef21f4e6026f127ef0195f6f14b8be0">HPM_TRGM0_OUTPUT_SRC_PWM0_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 capture input 12 */</td></tr>
<tr class="separator:a1ef21f4e6026f127ef0195f6f14b8be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6884e851f887e85d47974d5dfd8deb40" id="r_a6884e851f887e85d47974d5dfd8deb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6884e851f887e85d47974d5dfd8deb40">HPM_TRGM0_OUTPUT_SRC_PWM0_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 capture input 13 */</td></tr>
<tr class="separator:a6884e851f887e85d47974d5dfd8deb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9093a6b3aba36e8f9dcda79018f65c" id="r_a7e9093a6b3aba36e8f9dcda79018f65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e9093a6b3aba36e8f9dcda79018f65c">HPM_TRGM0_OUTPUT_SRC_PWM0_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 capture input 14 */</td></tr>
<tr class="separator:a7e9093a6b3aba36e8f9dcda79018f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5573ce24c0a38db61f02b2b17216920" id="r_ab5573ce24c0a38db61f02b2b17216920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5573ce24c0a38db61f02b2b17216920">HPM_TRGM0_OUTPUT_SRC_PWM0_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 capture input 15 */</td></tr>
<tr class="separator:ab5573ce24c0a38db61f02b2b17216920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcbc16586000e4e423ec822407391da" id="r_a3fcbc16586000e4e423ec822407391da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fcbc16586000e4e423ec822407391da">HPM_TRGM0_OUTPUT_SRC_PLA0_IN0</a>&#160;&#160;&#160;(0x1EUL)  /* PLA0 module input 0 */</td></tr>
<tr class="separator:a3fcbc16586000e4e423ec822407391da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf41281dbbcd0f6f8c872ab4d876879" id="r_a4bf41281dbbcd0f6f8c872ab4d876879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bf41281dbbcd0f6f8c872ab4d876879">HPM_TRGM0_OUTPUT_SRC_PLA0_IN1</a>&#160;&#160;&#160;(0x1FUL)  /* PLA0 module input 1 */</td></tr>
<tr class="separator:a4bf41281dbbcd0f6f8c872ab4d876879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d007befda839330bc92aec2e2fa7c7" id="r_a08d007befda839330bc92aec2e2fa7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08d007befda839330bc92aec2e2fa7c7">HPM_TRGM0_OUTPUT_SRC_PLA0_IN2</a>&#160;&#160;&#160;(0x20UL)  /* PLA0 module input 2 */</td></tr>
<tr class="separator:a08d007befda839330bc92aec2e2fa7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62b2a271936ce7afd031bb423f60e9c" id="r_af62b2a271936ce7afd031bb423f60e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af62b2a271936ce7afd031bb423f60e9c">HPM_TRGM0_OUTPUT_SRC_PLA0_IN3</a>&#160;&#160;&#160;(0x21UL)  /* PLA0 module input 3 */</td></tr>
<tr class="separator:af62b2a271936ce7afd031bb423f60e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fe5a5ed45f5cc5fcb080d21946182c" id="r_aa9fe5a5ed45f5cc5fcb080d21946182c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9fe5a5ed45f5cc5fcb080d21946182c">HPM_TRGM0_OUTPUT_SRC_PLA0_IN4</a>&#160;&#160;&#160;(0x22UL)  /* PLA0 module input 4 */</td></tr>
<tr class="separator:aa9fe5a5ed45f5cc5fcb080d21946182c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1516be19b168c3332746e2f913e7db2" id="r_ab1516be19b168c3332746e2f913e7db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1516be19b168c3332746e2f913e7db2">HPM_TRGM0_OUTPUT_SRC_PLA0_IN5</a>&#160;&#160;&#160;(0x23UL)  /* PLA0 module input 5 */</td></tr>
<tr class="separator:ab1516be19b168c3332746e2f913e7db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3740685a69d338c4f873c9b99e9210aa" id="r_a3740685a69d338c4f873c9b99e9210aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3740685a69d338c4f873c9b99e9210aa">HPM_TRGM0_OUTPUT_SRC_PLA0_IN6</a>&#160;&#160;&#160;(0x24UL)  /* PLA0 module input 6 */</td></tr>
<tr class="separator:a3740685a69d338c4f873c9b99e9210aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888d9f3de565afd43a35794f0a666fa8" id="r_a888d9f3de565afd43a35794f0a666fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a888d9f3de565afd43a35794f0a666fa8">HPM_TRGM0_OUTPUT_SRC_PLA0_IN7</a>&#160;&#160;&#160;(0x25UL)  /* PLA0 module input 7 */</td></tr>
<tr class="separator:a888d9f3de565afd43a35794f0a666fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7fc8a3e058ba12d123b7b7a66cbf36" id="r_abf7fc8a3e058ba12d123b7b7a66cbf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf7fc8a3e058ba12d123b7b7a66cbf36">HPM_TRGM0_OUTPUT_SRC_QEI0_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI0 input of phase A */</td></tr>
<tr class="separator:abf7fc8a3e058ba12d123b7b7a66cbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef624d71b58bacd3536d930a10ea492" id="r_adef624d71b58bacd3536d930a10ea492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef624d71b58bacd3536d930a10ea492">HPM_TRGM0_OUTPUT_SRC_QEI0_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI0 input of phase B */</td></tr>
<tr class="separator:adef624d71b58bacd3536d930a10ea492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531d43f776bb4c70ba2c72405bbdba0e" id="r_a531d43f776bb4c70ba2c72405bbdba0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a531d43f776bb4c70ba2c72405bbdba0e">HPM_TRGM0_OUTPUT_SRC_QEI0_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI0 input of phase Z */</td></tr>
<tr class="separator:a531d43f776bb4c70ba2c72405bbdba0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1088896f7a7f776efb17549ed429bc4e" id="r_a1088896f7a7f776efb17549ed429bc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1088896f7a7f776efb17549ed429bc4e">HPM_TRGM0_OUTPUT_SRC_QEI0_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI0 input of phase H */</td></tr>
<tr class="separator:a1088896f7a7f776efb17549ed429bc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d3881547f2567c49baef2d1be21fdc" id="r_ab1d3881547f2567c49baef2d1be21fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1d3881547f2567c49baef2d1be21fdc">HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI0 Pause input */</td></tr>
<tr class="separator:ab1d3881547f2567c49baef2d1be21fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150e3bf6371f6dfc93180b431d6e575d" id="r_a150e3bf6371f6dfc93180b431d6e575d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a150e3bf6371f6dfc93180b431d6e575d">HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI0 Snap input */</td></tr>
<tr class="separator:a150e3bf6371f6dfc93180b431d6e575d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fd879ec9e9632afba4f080373e6580" id="r_a70fd879ec9e9632afba4f080373e6580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70fd879ec9e9632afba4f080373e6580">HPM_TRGM0_OUTPUT_SRC_HALL0_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL0 input of phase U */</td></tr>
<tr class="separator:a70fd879ec9e9632afba4f080373e6580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5213ee3f65c225eadacbd5fd0997b557" id="r_a5213ee3f65c225eadacbd5fd0997b557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5213ee3f65c225eadacbd5fd0997b557">HPM_TRGM0_OUTPUT_SRC_HALL0_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL0 input of phase V */</td></tr>
<tr class="separator:a5213ee3f65c225eadacbd5fd0997b557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e82e37a4e9e64811426ba34b282c77" id="r_a59e82e37a4e9e64811426ba34b282c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59e82e37a4e9e64811426ba34b282c77">HPM_TRGM0_OUTPUT_SRC_HALL0_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL0 input of phase W */</td></tr>
<tr class="separator:a59e82e37a4e9e64811426ba34b282c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b17b26093b3de357bf217ca8fcfcfe" id="r_a85b17b26093b3de357bf217ca8fcfcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85b17b26093b3de357bf217ca8fcfcfe">HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL0 Snap input */</td></tr>
<tr class="separator:a85b17b26093b3de357bf217ca8fcfcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6148183a7a70539a2efe08714fee05a" id="r_ae6148183a7a70539a2efe08714fee05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6148183a7a70539a2efe08714fee05a">HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td></tr>
<tr class="separator:ae6148183a7a70539a2efe08714fee05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f2cf324f8cfb37bb898e1051270daf" id="r_a68f2cf324f8cfb37bb898e1051270daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68f2cf324f8cfb37bb898e1051270daf">HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td></tr>
<tr class="separator:a68f2cf324f8cfb37bb898e1051270daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6747fd7deed688d424599df06745dc" id="r_abb6747fd7deed688d424599df06745dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb6747fd7deed688d424599df06745dc">HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td></tr>
<tr class="separator:abb6747fd7deed688d424599df06745dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c90cd7d8914cc5b80478776298b363" id="r_a82c90cd7d8914cc5b80478776298b363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82c90cd7d8914cc5b80478776298b363">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0A */</td></tr>
<tr class="separator:a82c90cd7d8914cc5b80478776298b363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1452e1f353e3c527312222e504c951" id="r_ace1452e1f353e3c527312222e504c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1452e1f353e3c527312222e504c951">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0B */</td></tr>
<tr class="separator:ace1452e1f353e3c527312222e504c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d21e9cafd48cc98680fcf752ea0485b" id="r_a8d21e9cafd48cc98680fcf752ea0485b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d21e9cafd48cc98680fcf752ea0485b">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0C */</td></tr>
<tr class="separator:a8d21e9cafd48cc98680fcf752ea0485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148059cf370cdeab93d3711052bbef65" id="r_a148059cf370cdeab93d3711052bbef65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a148059cf370cdeab93d3711052bbef65">HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR0 counter synchronous input */</td></tr>
<tr class="separator:a148059cf370cdeab93d3711052bbef65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcc525dcbc2a840dd754363683cecf7" id="r_a2bcc525dcbc2a840dd754363683cecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bcc525dcbc2a840dd754363683cecf7">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR0 channel 2 input */</td></tr>
<tr class="separator:a2bcc525dcbc2a840dd754363683cecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd7be5ab0ec2b28aa247f5f69945c76" id="r_a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd7be5ab0ec2b28aa247f5f69945c76">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR0 channel 3 input */</td></tr>
<tr class="separator:a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6045ec99d2933394c6cc31f2e2b4c0c" id="r_ad6045ec99d2933394c6cc31f2e2b4c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6045ec99d2933394c6cc31f2e2b4c0c">HPM_TRGM0_OUTPUT_SRC_DAC0_BUF_TRG</a>&#160;&#160;&#160;(0x3AUL)  /* DAC0 buffer mode starts to trigger */</td></tr>
<tr class="separator:ad6045ec99d2933394c6cc31f2e2b4c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05975c0719d19f478a911bea179fba9" id="r_ad05975c0719d19f478a911bea179fba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad05975c0719d19f478a911bea179fba9">HPM_TRGM0_OUTPUT_SRC_DAC0_STP_TRG</a>&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td></tr>
<tr class="separator:ad05975c0719d19f478a911bea179fba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5da5bb7d5edcaa7dc6d70f9811dfa2d" id="r_ae5da5bb7d5edcaa7dc6d70f9811dfa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5da5bb7d5edcaa7dc6d70f9811dfa2d">HPM_TRGM0_OUTPUT_SRC_DAC1_STP_TRG</a>&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td></tr>
<tr class="separator:ae5da5bb7d5edcaa7dc6d70f9811dfa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61c5c0407b281cfa486dde4183aea3b" id="r_ab61c5c0407b281cfa486dde4183aea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab61c5c0407b281cfa486dde4183aea3b">HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 0 window mode input */</td></tr>
<tr class="separator:ab61c5c0407b281cfa486dde4183aea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d256d50d106c50dc40b50e0064a845" id="r_a48d256d50d106c50dc40b50e0064a845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48d256d50d106c50dc40b50e0064a845">HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:a48d256d50d106c50dc40b50e0064a845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2cfff8ff3bdf05123e229207e3bb3cb" id="r_ab2cfff8ff3bdf05123e229207e3bb3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2cfff8ff3bdf05123e229207e3bb3cb">HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:ab2cfff8ff3bdf05123e229207e3bb3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e432395ef10e501c30b329c09ec1c2" id="r_a23e432395ef10e501c30b329c09ec1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23e432395ef10e501c30b329c09ec1c2">HPM_TRGM0_OUTPUT_SRC_SDM_TRG0</a>&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 0 */</td></tr>
<tr class="separator:a23e432395ef10e501c30b329c09ec1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51ed3ff1c67fcc6ab4d2dc28e7d4725" id="r_aa51ed3ff1c67fcc6ab4d2dc28e7d4725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa51ed3ff1c67fcc6ab4d2dc28e7d4725">HPM_TRGM0_OUTPUT_SRC_SDM_TRG1</a>&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 1 */</td></tr>
<tr class="separator:aa51ed3ff1c67fcc6ab4d2dc28e7d4725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15637037b99cb25ccd5fb42b7bd22e51" id="r_a15637037b99cb25ccd5fb42b7bd22e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15637037b99cb25ccd5fb42b7bd22e51">HPM_TRGM0_OUTPUT_SRC_SDM_TRG2</a>&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 2 */</td></tr>
<tr class="separator:a15637037b99cb25ccd5fb42b7bd22e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100fabbcb8b6ccc054f18cead1b8a761" id="r_a100fabbcb8b6ccc054f18cead1b8a761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a100fabbcb8b6ccc054f18cead1b8a761">HPM_TRGM0_OUTPUT_SRC_SDM_TRG3</a>&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 3 */</td></tr>
<tr class="separator:a100fabbcb8b6ccc054f18cead1b8a761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f41f404a8ea8761b28cf98a56b067a0" id="r_a3f41f404a8ea8761b28cf98a56b067a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f41f404a8ea8761b28cf98a56b067a0">HPM_TRGM1_OUTPUT_SRC_TRGM1_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM1 Output 0 (to IO) */</td></tr>
<tr class="separator:a3f41f404a8ea8761b28cf98a56b067a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3942e025b95bbfa010354fdcdf60cea" id="r_aa3942e025b95bbfa010354fdcdf60cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3942e025b95bbfa010354fdcdf60cea">HPM_TRGM1_OUTPUT_SRC_TRGM1_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM1 Output 1 (to IO) */</td></tr>
<tr class="separator:aa3942e025b95bbfa010354fdcdf60cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fb407767535db98173f7232ac198c1" id="r_a54fb407767535db98173f7232ac198c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54fb407767535db98173f7232ac198c1">HPM_TRGM1_OUTPUT_SRC_TRGM1_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM1 Output 2 (to IO) */</td></tr>
<tr class="separator:a54fb407767535db98173f7232ac198c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38305ba8ec12b49a0af5610c4b7b9717" id="r_a38305ba8ec12b49a0af5610c4b7b9717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38305ba8ec12b49a0af5610c4b7b9717">HPM_TRGM1_OUTPUT_SRC_TRGM1_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM1 Output 3 (to IO) */</td></tr>
<tr class="separator:a38305ba8ec12b49a0af5610c4b7b9717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d42055ccd29296acedd61436849b9cb" id="r_a4d42055ccd29296acedd61436849b9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d42055ccd29296acedd61436849b9cb">HPM_TRGM1_OUTPUT_SRC_TRGM1_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM1 Output 4 (to IO) */</td></tr>
<tr class="separator:a4d42055ccd29296acedd61436849b9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a81866da377c15e59ad1898d647c34" id="r_aa3a81866da377c15e59ad1898d647c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3a81866da377c15e59ad1898d647c34">HPM_TRGM1_OUTPUT_SRC_TRGM1_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM1 Output 5 (to IO) */</td></tr>
<tr class="separator:aa3a81866da377c15e59ad1898d647c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deef31fa8ba1cd25c20fac54b08ba5e" id="r_a7deef31fa8ba1cd25c20fac54b08ba5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7deef31fa8ba1cd25c20fac54b08ba5e">HPM_TRGM1_OUTPUT_SRC_TRGM1_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM1 Output 6 (to IO) */</td></tr>
<tr class="separator:a7deef31fa8ba1cd25c20fac54b08ba5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8222288d3f9d1609c2d247264ae88977" id="r_a8222288d3f9d1609c2d247264ae88977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8222288d3f9d1609c2d247264ae88977">HPM_TRGM1_OUTPUT_SRC_TRGM1_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM1 Output 7 (to IO) */</td></tr>
<tr class="separator:a8222288d3f9d1609c2d247264ae88977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870c36682e592a613f5dc6bc3ed4fa94" id="r_a870c36682e592a613f5dc6bc3ed4fa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a870c36682e592a613f5dc6bc3ed4fa94">HPM_TRGM1_OUTPUT_SRC_TRGM1_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 Output 8 (to IO) */</td></tr>
<tr class="separator:a870c36682e592a613f5dc6bc3ed4fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa798168cc44d69d8c1012e12487d69" id="r_a2aa798168cc44d69d8c1012e12487d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aa798168cc44d69d8c1012e12487d69">HPM_TRGM1_OUTPUT_SRC_TRGM1_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 Output 9 (to IO) */</td></tr>
<tr class="separator:a2aa798168cc44d69d8c1012e12487d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2000221f2710add04f882223070b80c5" id="r_a2000221f2710add04f882223070b80c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2000221f2710add04f882223070b80c5">HPM_TRGM1_OUTPUT_SRC_TRGM1_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 Output 10 (to IO) */</td></tr>
<tr class="separator:a2000221f2710add04f882223070b80c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a151062146c9862cc7fc1afa4b1e72d" id="r_a3a151062146c9862cc7fc1afa4b1e72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a151062146c9862cc7fc1afa4b1e72d">HPM_TRGM1_OUTPUT_SRC_TRGM1_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 Output 11 (to IO) */</td></tr>
<tr class="separator:a3a151062146c9862cc7fc1afa4b1e72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4d126c2fbb0e58192d111a42e66fd3" id="r_aba4d126c2fbb0e58192d111a42e66fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba4d126c2fbb0e58192d111a42e66fd3">HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:aba4d126c2fbb0e58192d111a42e66fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fc1a23994f9456ae065b8a8dd06c89" id="r_ac6fc1a23994f9456ae065b8a8dd06c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6fc1a23994f9456ae065b8a8dd06c89">HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:ac6fc1a23994f9456ae065b8a8dd06c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320b0ee5fb2473b0cc651076c58be720" id="r_a320b0ee5fb2473b0cc651076c58be720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a320b0ee5fb2473b0cc651076c58be720">HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 counter synchronously triggers input */</td></tr>
<tr class="separator:a320b0ee5fb2473b0cc651076c58be720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a256126cd068504d24460a5d5c881a" id="r_a79a256126cd068504d24460a5d5c881a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79a256126cd068504d24460a5d5c881a">HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 1 forces control */</td></tr>
<tr class="separator:a79a256126cd068504d24460a5d5c881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2212e6c1759ce63c6d9b6a37d5b79e" id="r_acb2212e6c1759ce63c6d9b6a37d5b79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb2212e6c1759ce63c6d9b6a37d5b79e">HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 1 forces control */</td></tr>
<tr class="separator:acb2212e6c1759ce63c6d9b6a37d5b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9088064ec41b4f3cbe4408d4a092f730" id="r_a9088064ec41b4f3cbe4408d4a092f730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9088064ec41b4f3cbe4408d4a092f730">HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 1 Shadow register to activate trigger input */</td></tr>
<tr class="separator:a9088064ec41b4f3cbe4408d4a092f730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17df59348faec3f79bd6e2a07c84b43" id="r_ab17df59348faec3f79bd6e2a07c84b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab17df59348faec3f79bd6e2a07c84b43">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 1 Fault protection input 0 */</td></tr>
<tr class="separator:ab17df59348faec3f79bd6e2a07c84b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efb116bdd39e8b5247641c8bad9f1b2" id="r_a5efb116bdd39e8b5247641c8bad9f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5efb116bdd39e8b5247641c8bad9f1b2">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 1 Fault protection input 1 */</td></tr>
<tr class="separator:a5efb116bdd39e8b5247641c8bad9f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503a12f26657d014b1c6b6997c337945" id="r_a503a12f26657d014b1c6b6997c337945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a503a12f26657d014b1c6b6997c337945">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 Fault protection input 2 */</td></tr>
<tr class="separator:a503a12f26657d014b1c6b6997c337945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dd3cf3fba703ac0434406974d903cd" id="r_a90dd3cf3fba703ac0434406974d903cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90dd3cf3fba703ac0434406974d903cd">HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 Fault protection input 3 */</td></tr>
<tr class="separator:a90dd3cf3fba703ac0434406974d903cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c57aeffe6bad69eee6835ec1fc26dd" id="r_a26c57aeffe6bad69eee6835ec1fc26dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26c57aeffe6bad69eee6835ec1fc26dd">HPM_TRGM1_OUTPUT_SRC_PWM1_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 capture input 8 */</td></tr>
<tr class="separator:a26c57aeffe6bad69eee6835ec1fc26dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5a978110ea67ddd77bdeeaf76170eb" id="r_a6c5a978110ea67ddd77bdeeaf76170eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c5a978110ea67ddd77bdeeaf76170eb">HPM_TRGM1_OUTPUT_SRC_PWM1_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 capture input 9 */</td></tr>
<tr class="separator:a6c5a978110ea67ddd77bdeeaf76170eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a27166bb408491746694565c4575b0" id="r_a50a27166bb408491746694565c4575b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50a27166bb408491746694565c4575b0">HPM_TRGM1_OUTPUT_SRC_PWM1_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 capture input 10 */</td></tr>
<tr class="separator:a50a27166bb408491746694565c4575b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e536958b57da7977d789c64bf8fe96f" id="r_a9e536958b57da7977d789c64bf8fe96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e536958b57da7977d789c64bf8fe96f">HPM_TRGM1_OUTPUT_SRC_PWM1_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 capture input 11 */</td></tr>
<tr class="separator:a9e536958b57da7977d789c64bf8fe96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ed11211280f977faed144bdce14e9" id="r_a6d1ed11211280f977faed144bdce14e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d1ed11211280f977faed144bdce14e9">HPM_TRGM1_OUTPUT_SRC_PWM1_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 capture input 12 */</td></tr>
<tr class="separator:a6d1ed11211280f977faed144bdce14e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6bf6b63d7b75e8ddf0232eabdbe258" id="r_a3b6bf6b63d7b75e8ddf0232eabdbe258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b6bf6b63d7b75e8ddf0232eabdbe258">HPM_TRGM1_OUTPUT_SRC_PWM1_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 capture input 13 */</td></tr>
<tr class="separator:a3b6bf6b63d7b75e8ddf0232eabdbe258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2adcf107e5703b5b9707a4a1fef7abe" id="r_ab2adcf107e5703b5b9707a4a1fef7abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2adcf107e5703b5b9707a4a1fef7abe">HPM_TRGM1_OUTPUT_SRC_PWM1_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 capture input 14 */</td></tr>
<tr class="separator:ab2adcf107e5703b5b9707a4a1fef7abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f3d7e3ebf3b9535e3d5df8521c8f3d" id="r_a08f3d7e3ebf3b9535e3d5df8521c8f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08f3d7e3ebf3b9535e3d5df8521c8f3d">HPM_TRGM1_OUTPUT_SRC_PWM1_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 capture input 15 */</td></tr>
<tr class="separator:a08f3d7e3ebf3b9535e3d5df8521c8f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc66993b036465f0032c511d2229162" id="r_abcc66993b036465f0032c511d2229162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcc66993b036465f0032c511d2229162">HPM_TRGM1_OUTPUT_SRC_PLA1_IN0</a>&#160;&#160;&#160;(0x1EUL)  /* PLA1 module input 0 */</td></tr>
<tr class="separator:abcc66993b036465f0032c511d2229162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784c5ec595ff56100383cd40953422aa" id="r_a784c5ec595ff56100383cd40953422aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a784c5ec595ff56100383cd40953422aa">HPM_TRGM1_OUTPUT_SRC_PLA1_IN1</a>&#160;&#160;&#160;(0x1FUL)  /* PLA1 module input 1 */</td></tr>
<tr class="separator:a784c5ec595ff56100383cd40953422aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a89a430f57faf46fc1dcd5ae332da85" id="r_a6a89a430f57faf46fc1dcd5ae332da85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a89a430f57faf46fc1dcd5ae332da85">HPM_TRGM1_OUTPUT_SRC_PLA1_IN2</a>&#160;&#160;&#160;(0x20UL)  /* PLA1 module input 2 */</td></tr>
<tr class="separator:a6a89a430f57faf46fc1dcd5ae332da85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b080c742a380a066f8eea60da11fe4" id="r_a03b080c742a380a066f8eea60da11fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03b080c742a380a066f8eea60da11fe4">HPM_TRGM1_OUTPUT_SRC_PLA1_IN3</a>&#160;&#160;&#160;(0x21UL)  /* PLA1 module input 3 */</td></tr>
<tr class="separator:a03b080c742a380a066f8eea60da11fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc6444f230e1bf62e4700b28c271a13" id="r_a8cc6444f230e1bf62e4700b28c271a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cc6444f230e1bf62e4700b28c271a13">HPM_TRGM1_OUTPUT_SRC_PLA1_IN4</a>&#160;&#160;&#160;(0x22UL)  /* PLA1 module input 4 */</td></tr>
<tr class="separator:a8cc6444f230e1bf62e4700b28c271a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259c6701c0a8fd9515d7b3b0aad3aa16" id="r_a259c6701c0a8fd9515d7b3b0aad3aa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a259c6701c0a8fd9515d7b3b0aad3aa16">HPM_TRGM1_OUTPUT_SRC_PLA1_IN5</a>&#160;&#160;&#160;(0x23UL)  /* PLA1 module input 5 */</td></tr>
<tr class="separator:a259c6701c0a8fd9515d7b3b0aad3aa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe6024474fa99f4fd8c77272e30ec3a" id="r_abbe6024474fa99f4fd8c77272e30ec3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbe6024474fa99f4fd8c77272e30ec3a">HPM_TRGM1_OUTPUT_SRC_PLA1_IN6</a>&#160;&#160;&#160;(0x24UL)  /* PLA1 module input 6 */</td></tr>
<tr class="separator:abbe6024474fa99f4fd8c77272e30ec3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54457c1a485bdba6f00bdb320f2481f" id="r_ae54457c1a485bdba6f00bdb320f2481f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae54457c1a485bdba6f00bdb320f2481f">HPM_TRGM1_OUTPUT_SRC_PLA1_IN7</a>&#160;&#160;&#160;(0x25UL)  /* PLA1 module input 7 */</td></tr>
<tr class="separator:ae54457c1a485bdba6f00bdb320f2481f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a80b591cda2e6b59fc042aab0a80253" id="r_a9a80b591cda2e6b59fc042aab0a80253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a80b591cda2e6b59fc042aab0a80253">HPM_TRGM1_OUTPUT_SRC_QEI1_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI1 input of phase A */</td></tr>
<tr class="separator:a9a80b591cda2e6b59fc042aab0a80253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaebc34e4fa91365a86c8c12d3e4af6a" id="r_adaebc34e4fa91365a86c8c12d3e4af6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adaebc34e4fa91365a86c8c12d3e4af6a">HPM_TRGM1_OUTPUT_SRC_QEI1_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI1 input of phase B */</td></tr>
<tr class="separator:adaebc34e4fa91365a86c8c12d3e4af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91933cf77185e4186715a345d155e11b" id="r_a91933cf77185e4186715a345d155e11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91933cf77185e4186715a345d155e11b">HPM_TRGM1_OUTPUT_SRC_QEI1_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI1 input of phase Z */</td></tr>
<tr class="separator:a91933cf77185e4186715a345d155e11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a9c5aa9fa473cd0b6653f340ee8cdb" id="r_ab9a9c5aa9fa473cd0b6653f340ee8cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9a9c5aa9fa473cd0b6653f340ee8cdb">HPM_TRGM1_OUTPUT_SRC_QEI1_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI1 input of phase H */</td></tr>
<tr class="separator:ab9a9c5aa9fa473cd0b6653f340ee8cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650375e3d42525460aa873ab3ef51355" id="r_a650375e3d42525460aa873ab3ef51355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a650375e3d42525460aa873ab3ef51355">HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI1 Pause input */</td></tr>
<tr class="separator:a650375e3d42525460aa873ab3ef51355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692c4b24d0df38ba99d5af02d8ae2545" id="r_a692c4b24d0df38ba99d5af02d8ae2545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a692c4b24d0df38ba99d5af02d8ae2545">HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI1 Snap input */</td></tr>
<tr class="separator:a692c4b24d0df38ba99d5af02d8ae2545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0d4485d4e604d4dec83cebe74ed61e" id="r_a4d0d4485d4e604d4dec83cebe74ed61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d0d4485d4e604d4dec83cebe74ed61e">HPM_TRGM1_OUTPUT_SRC_HALL1_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL1 input of phase U */</td></tr>
<tr class="separator:a4d0d4485d4e604d4dec83cebe74ed61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f64513c3a6698e4f1b7987c8e01ac25" id="r_a4f64513c3a6698e4f1b7987c8e01ac25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f64513c3a6698e4f1b7987c8e01ac25">HPM_TRGM1_OUTPUT_SRC_HALL1_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL1 input of phase V */</td></tr>
<tr class="separator:a4f64513c3a6698e4f1b7987c8e01ac25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe81bbbaf2c77e07560620c8fe2f6aa" id="r_adfe81bbbaf2c77e07560620c8fe2f6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfe81bbbaf2c77e07560620c8fe2f6aa">HPM_TRGM1_OUTPUT_SRC_HALL1_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL1 input of phase W */</td></tr>
<tr class="separator:adfe81bbbaf2c77e07560620c8fe2f6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ccfec27657b8d77b72ce5084a493fc" id="r_a47ccfec27657b8d77b72ce5084a493fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47ccfec27657b8d77b72ce5084a493fc">HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL1 Snap input */</td></tr>
<tr class="separator:a47ccfec27657b8d77b72ce5084a493fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb2bebf04e1da485193dddc0c8af049" id="r_a3cb2bebf04e1da485193dddc0c8af049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cb2bebf04e1da485193dddc0c8af049">HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td></tr>
<tr class="separator:a3cb2bebf04e1da485193dddc0c8af049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4afe23df76671c854cec9898655984b" id="r_ad4afe23df76671c854cec9898655984b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4afe23df76671c854cec9898655984b">HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td></tr>
<tr class="separator:ad4afe23df76671c854cec9898655984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147586c24c312219c1c856268d48f78b" id="r_a147586c24c312219c1c856268d48f78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a147586c24c312219c1c856268d48f78b">HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td></tr>
<tr class="separator:a147586c24c312219c1c856268d48f78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a550d1c0aae3e637a1c67ecb14ef2a8" id="r_a3a550d1c0aae3e637a1c67ecb14ef2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a550d1c0aae3e637a1c67ecb14ef2a8">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1A */</td></tr>
<tr class="separator:a3a550d1c0aae3e637a1c67ecb14ef2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017e30513f6c7c2c0c1a6e161c7c3721" id="r_a017e30513f6c7c2c0c1a6e161c7c3721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a017e30513f6c7c2c0c1a6e161c7c3721">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1B */</td></tr>
<tr class="separator:a017e30513f6c7c2c0c1a6e161c7c3721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cab7a29d1c55b24785f1b1ca9fe6c1b" id="r_a6cab7a29d1c55b24785f1b1ca9fe6c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cab7a29d1c55b24785f1b1ca9fe6c1b">HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1C */</td></tr>
<tr class="separator:a6cab7a29d1c55b24785f1b1ca9fe6c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeeb69295cca14147f126b58fbcb1c74" id="r_aaeeb69295cca14147f126b58fbcb1c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaeeb69295cca14147f126b58fbcb1c74">HPM_TRGM1_OUTPUT_SRC_GPTMR1_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR1 counter synchronous input */</td></tr>
<tr class="separator:aaeeb69295cca14147f126b58fbcb1c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc73640afb290d471a33cffbebeea5f" id="r_abdc73640afb290d471a33cffbebeea5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdc73640afb290d471a33cffbebeea5f">HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR1 channel 2 input */</td></tr>
<tr class="separator:abdc73640afb290d471a33cffbebeea5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676c96fcd84195c0df04a2efeda22a93" id="r_a676c96fcd84195c0df04a2efeda22a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a676c96fcd84195c0df04a2efeda22a93">HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR1 channel 3 input */</td></tr>
<tr class="separator:a676c96fcd84195c0df04a2efeda22a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b100805e9566632d2b550e81f27759" id="r_a87b100805e9566632d2b550e81f27759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87b100805e9566632d2b550e81f27759">HPM_TRGM1_OUTPUT_SRC_DAC1_BUF_TRG</a>&#160;&#160;&#160;(0x3AUL)  /* DAC1 buffer mode starts to trigger */</td></tr>
<tr class="separator:a87b100805e9566632d2b550e81f27759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017ddd0eeade332ae0977ffdf380d51a" id="r_a017ddd0eeade332ae0977ffdf380d51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a017ddd0eeade332ae0977ffdf380d51a">HPM_TRGM1_OUTPUT_SRC_DAC0_STP_TRG</a>&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td></tr>
<tr class="separator:a017ddd0eeade332ae0977ffdf380d51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a8b60d9ca5d279cd0085ec25557ecb" id="r_ae8a8b60d9ca5d279cd0085ec25557ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8a8b60d9ca5d279cd0085ec25557ecb">HPM_TRGM1_OUTPUT_SRC_DAC1_STP_TRG</a>&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td></tr>
<tr class="separator:ae8a8b60d9ca5d279cd0085ec25557ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f96715e17cf72d0ba418843dd90635" id="r_a72f96715e17cf72d0ba418843dd90635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72f96715e17cf72d0ba418843dd90635">HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 1 window mode input */</td></tr>
<tr class="separator:a72f96715e17cf72d0ba418843dd90635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53884c4e318a5ae58a6c04219a06a74" id="r_af53884c4e318a5ae58a6c04219a06a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af53884c4e318a5ae58a6c04219a06a74">HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:af53884c4e318a5ae58a6c04219a06a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145799569d32085f1cd4f659430e3587" id="r_a145799569d32085f1cd4f659430e3587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a145799569d32085f1cd4f659430e3587">HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:a145799569d32085f1cd4f659430e3587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa637204258b5df3d4c3f154961a6fa" id="r_a7fa637204258b5df3d4c3f154961a6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fa637204258b5df3d4c3f154961a6fa">HPM_TRGM1_OUTPUT_SRC_SDM_TRG4</a>&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 4 */</td></tr>
<tr class="separator:a7fa637204258b5df3d4c3f154961a6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbae217781b968fd601132331a83d36" id="r_aabbae217781b968fd601132331a83d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabbae217781b968fd601132331a83d36">HPM_TRGM1_OUTPUT_SRC_SDM_TRG5</a>&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 5 */</td></tr>
<tr class="separator:aabbae217781b968fd601132331a83d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003fd00811b1c023ce0ad4b62a685bd8" id="r_a003fd00811b1c023ce0ad4b62a685bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a003fd00811b1c023ce0ad4b62a685bd8">HPM_TRGM1_OUTPUT_SRC_SDM_TRG6</a>&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 6 */</td></tr>
<tr class="separator:a003fd00811b1c023ce0ad4b62a685bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4ae6ffc64ab9f826a572114c46c685" id="r_a4a4ae6ffc64ab9f826a572114c46c685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a4ae6ffc64ab9f826a572114c46c685">HPM_TRGM1_OUTPUT_SRC_SDM_TRG7</a>&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 7 */</td></tr>
<tr class="separator:a4a4ae6ffc64ab9f826a572114c46c685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79c016804a99d288fa2cdd6b8abeb43" id="r_ae79c016804a99d288fa2cdd6b8abeb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae79c016804a99d288fa2cdd6b8abeb43">HPM_TRGM2_OUTPUT_SRC_TRGM2_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM2 Output 0 (to IO) */</td></tr>
<tr class="separator:ae79c016804a99d288fa2cdd6b8abeb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2f3c72d272dc92b3e3a1e4c89b0f87" id="r_afb2f3c72d272dc92b3e3a1e4c89b0f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb2f3c72d272dc92b3e3a1e4c89b0f87">HPM_TRGM2_OUTPUT_SRC_TRGM2_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM2 Output 1 (to IO) */</td></tr>
<tr class="separator:afb2f3c72d272dc92b3e3a1e4c89b0f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4128b0b9fa67acdb1774b66ddec41204" id="r_a4128b0b9fa67acdb1774b66ddec41204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4128b0b9fa67acdb1774b66ddec41204">HPM_TRGM2_OUTPUT_SRC_TRGM2_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM2 Output 2 (to IO) */</td></tr>
<tr class="separator:a4128b0b9fa67acdb1774b66ddec41204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb03789b1a3b8c28dafb279cf20883a5" id="r_acb03789b1a3b8c28dafb279cf20883a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb03789b1a3b8c28dafb279cf20883a5">HPM_TRGM2_OUTPUT_SRC_TRGM2_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM2 Output 3 (to IO) */</td></tr>
<tr class="separator:acb03789b1a3b8c28dafb279cf20883a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ed2d72eb478404bf21ecaf54c99bc1" id="r_af0ed2d72eb478404bf21ecaf54c99bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0ed2d72eb478404bf21ecaf54c99bc1">HPM_TRGM2_OUTPUT_SRC_TRGM2_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM2 Output 4 (to IO) */</td></tr>
<tr class="separator:af0ed2d72eb478404bf21ecaf54c99bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499b55238137967ffd2ca93cf7e54c73" id="r_a499b55238137967ffd2ca93cf7e54c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a499b55238137967ffd2ca93cf7e54c73">HPM_TRGM2_OUTPUT_SRC_TRGM2_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM2 Output 5 (to IO) */</td></tr>
<tr class="separator:a499b55238137967ffd2ca93cf7e54c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3400e688be7b89305bae4cf356fb3592" id="r_a3400e688be7b89305bae4cf356fb3592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3400e688be7b89305bae4cf356fb3592">HPM_TRGM2_OUTPUT_SRC_TRGM2_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM2 Output 6 (to IO) */</td></tr>
<tr class="separator:a3400e688be7b89305bae4cf356fb3592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc77ef80fb22b355fe807fbe568dc24d" id="r_afc77ef80fb22b355fe807fbe568dc24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc77ef80fb22b355fe807fbe568dc24d">HPM_TRGM2_OUTPUT_SRC_TRGM2_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM2 Output 7 (to IO) */</td></tr>
<tr class="separator:afc77ef80fb22b355fe807fbe568dc24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8fe42361c578323140e9746c9c59a8" id="r_afb8fe42361c578323140e9746c9c59a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb8fe42361c578323140e9746c9c59a8">HPM_TRGM2_OUTPUT_SRC_TRGM2_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM2 Output 8 (to IO) */</td></tr>
<tr class="separator:afb8fe42361c578323140e9746c9c59a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63230a557547bc8ab536a8a64d8e2846" id="r_a63230a557547bc8ab536a8a64d8e2846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63230a557547bc8ab536a8a64d8e2846">HPM_TRGM2_OUTPUT_SRC_TRGM2_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM2 Output 9 (to IO) */</td></tr>
<tr class="separator:a63230a557547bc8ab536a8a64d8e2846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f07359486c72451cd87eb49ddd8314c" id="r_a1f07359486c72451cd87eb49ddd8314c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f07359486c72451cd87eb49ddd8314c">HPM_TRGM2_OUTPUT_SRC_TRGM2_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM2 Output 10 (to IO) */</td></tr>
<tr class="separator:a1f07359486c72451cd87eb49ddd8314c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3395316e100a5a2d6bb3681871c008a8" id="r_a3395316e100a5a2d6bb3681871c008a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3395316e100a5a2d6bb3681871c008a8">HPM_TRGM2_OUTPUT_SRC_TRGM2_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM2 Output 11 (to IO) */</td></tr>
<tr class="separator:a3395316e100a5a2d6bb3681871c008a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ce6a2509e0e94ca418df7687b0f346" id="r_a68ce6a2509e0e94ca418df7687b0f346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68ce6a2509e0e94ca418df7687b0f346">HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM2 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:a68ce6a2509e0e94ca418df7687b0f346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea78fe77beb088dda477d9f9a8a5786c" id="r_aea78fe77beb088dda477d9f9a8a5786c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea78fe77beb088dda477d9f9a8a5786c">HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM2 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:aea78fe77beb088dda477d9f9a8a5786c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f65e7c350936d4335e3349c1bb104e" id="r_ac7f65e7c350936d4335e3349c1bb104e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7f65e7c350936d4335e3349c1bb104e">HPM_TRGM2_OUTPUT_SRC_PWM2_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 2 counter synchronously triggers input */</td></tr>
<tr class="separator:ac7f65e7c350936d4335e3349c1bb104e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7a88fedb2d040a07a799408f548903" id="r_a2d7a88fedb2d040a07a799408f548903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d7a88fedb2d040a07a799408f548903">HPM_TRGM2_OUTPUT_SRC_PWM2_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 2 forces control */</td></tr>
<tr class="separator:a2d7a88fedb2d040a07a799408f548903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71125bc55415392a7a6c1a5438d9c9a" id="r_ab71125bc55415392a7a6c1a5438d9c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab71125bc55415392a7a6c1a5438d9c9a">HPM_TRGM2_OUTPUT_SRC_PWM2_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 2 forces control */</td></tr>
<tr class="separator:ab71125bc55415392a7a6c1a5438d9c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb71b8b80dfee869e2b535cb17503f6" id="r_adcb71b8b80dfee869e2b535cb17503f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcb71b8b80dfee869e2b535cb17503f6">HPM_TRGM2_OUTPUT_SRC_PWM2_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 2 Shadow register to activate trigger input */</td></tr>
<tr class="separator:adcb71b8b80dfee869e2b535cb17503f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaff76a0a0287e24c28ce7cac56657b" id="r_aeaaff76a0a0287e24c28ce7cac56657b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeaaff76a0a0287e24c28ce7cac56657b">HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 2 Fault protection input 0 */</td></tr>
<tr class="separator:aeaaff76a0a0287e24c28ce7cac56657b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c270534f4d70863e464ddb0e852259a" id="r_a4c270534f4d70863e464ddb0e852259a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c270534f4d70863e464ddb0e852259a">HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 2 Fault protection input 1 */</td></tr>
<tr class="separator:a4c270534f4d70863e464ddb0e852259a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14dff28f1af51153dc75cc0f00f00c2b" id="r_a14dff28f1af51153dc75cc0f00f00c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14dff28f1af51153dc75cc0f00f00c2b">HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 Fault protection input 2 */</td></tr>
<tr class="separator:a14dff28f1af51153dc75cc0f00f00c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c360e31b649ec5f90db18a4c577a8d3" id="r_a7c360e31b649ec5f90db18a4c577a8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c360e31b649ec5f90db18a4c577a8d3">HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 Fault protection input 3 */</td></tr>
<tr class="separator:a7c360e31b649ec5f90db18a4c577a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad27c7cb63fcb3331864ab67b2824995" id="r_aad27c7cb63fcb3331864ab67b2824995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad27c7cb63fcb3331864ab67b2824995">HPM_TRGM2_OUTPUT_SRC_PWM2_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 capture input 8 */</td></tr>
<tr class="separator:aad27c7cb63fcb3331864ab67b2824995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4977c7d13bf96843043988a5bebd2d" id="r_a9e4977c7d13bf96843043988a5bebd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e4977c7d13bf96843043988a5bebd2d">HPM_TRGM2_OUTPUT_SRC_PWM2_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 capture input 9 */</td></tr>
<tr class="separator:a9e4977c7d13bf96843043988a5bebd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f1270cc7e0340d6cb62fe984210a0e" id="r_a94f1270cc7e0340d6cb62fe984210a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94f1270cc7e0340d6cb62fe984210a0e">HPM_TRGM2_OUTPUT_SRC_PWM2_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 capture input 10 */</td></tr>
<tr class="separator:a94f1270cc7e0340d6cb62fe984210a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386dbb10a7ffba02974ce7505f65c130" id="r_a386dbb10a7ffba02974ce7505f65c130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a386dbb10a7ffba02974ce7505f65c130">HPM_TRGM2_OUTPUT_SRC_PWM2_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 capture input 11 */</td></tr>
<tr class="separator:a386dbb10a7ffba02974ce7505f65c130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b5cb11076b425d5a09df1055e5bd1e" id="r_a70b5cb11076b425d5a09df1055e5bd1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70b5cb11076b425d5a09df1055e5bd1e">HPM_TRGM2_OUTPUT_SRC_PWM2_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 capture input 12 */</td></tr>
<tr class="separator:a70b5cb11076b425d5a09df1055e5bd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d3829e9b7168df776611f049e173f1" id="r_a65d3829e9b7168df776611f049e173f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65d3829e9b7168df776611f049e173f1">HPM_TRGM2_OUTPUT_SRC_PWM2_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 2 capture input 13 */</td></tr>
<tr class="separator:a65d3829e9b7168df776611f049e173f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103c2de564577b6b1fd778f0b4d0ead3" id="r_a103c2de564577b6b1fd778f0b4d0ead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a103c2de564577b6b1fd778f0b4d0ead3">HPM_TRGM2_OUTPUT_SRC_PWM2_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 2 capture input 14 */</td></tr>
<tr class="separator:a103c2de564577b6b1fd778f0b4d0ead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace25974941dd26f8f2ff81dd2a2c82bb" id="r_ace25974941dd26f8f2ff81dd2a2c82bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace25974941dd26f8f2ff81dd2a2c82bb">HPM_TRGM2_OUTPUT_SRC_PWM2_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 2 capture input 15 */</td></tr>
<tr class="separator:ace25974941dd26f8f2ff81dd2a2c82bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2edb79ae3cfb6be666462fda495917c" id="r_ac2edb79ae3cfb6be666462fda495917c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2edb79ae3cfb6be666462fda495917c">HPM_TRGM2_OUTPUT_SRC_QEI2_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI2 input of phase A */</td></tr>
<tr class="separator:ac2edb79ae3cfb6be666462fda495917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e1a9eebc9121dc675f08b8b5a1cf5a" id="r_a92e1a9eebc9121dc675f08b8b5a1cf5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92e1a9eebc9121dc675f08b8b5a1cf5a">HPM_TRGM2_OUTPUT_SRC_QEI2_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI2 input of phase B */</td></tr>
<tr class="separator:a92e1a9eebc9121dc675f08b8b5a1cf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e896f9431d91a0064ed45c39a1e64b1" id="r_a7e896f9431d91a0064ed45c39a1e64b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e896f9431d91a0064ed45c39a1e64b1">HPM_TRGM2_OUTPUT_SRC_QEI2_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI2 input of phase Z */</td></tr>
<tr class="separator:a7e896f9431d91a0064ed45c39a1e64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2319eb30478d94ad1da5a4585271080" id="r_ac2319eb30478d94ad1da5a4585271080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2319eb30478d94ad1da5a4585271080">HPM_TRGM2_OUTPUT_SRC_QEI2_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI2 input of phase H */</td></tr>
<tr class="separator:ac2319eb30478d94ad1da5a4585271080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cbbe1cd17f69180a96731b6e112feb" id="r_a17cbbe1cd17f69180a96731b6e112feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17cbbe1cd17f69180a96731b6e112feb">HPM_TRGM2_OUTPUT_SRC_QEI2_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI2 Pause input */</td></tr>
<tr class="separator:a17cbbe1cd17f69180a96731b6e112feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5874f6b3d7aa0f4a861ef00b14531d2b" id="r_a5874f6b3d7aa0f4a861ef00b14531d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5874f6b3d7aa0f4a861ef00b14531d2b">HPM_TRGM2_OUTPUT_SRC_QEI2_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI2 Snap input */</td></tr>
<tr class="separator:a5874f6b3d7aa0f4a861ef00b14531d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19233edd02c065a32cc97b283957f7fd" id="r_a19233edd02c065a32cc97b283957f7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19233edd02c065a32cc97b283957f7fd">HPM_TRGM2_OUTPUT_SRC_HALL2_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL2 input of phase U */</td></tr>
<tr class="separator:a19233edd02c065a32cc97b283957f7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce796ae80d08843ca54d0524dbef82c" id="r_acce796ae80d08843ca54d0524dbef82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acce796ae80d08843ca54d0524dbef82c">HPM_TRGM2_OUTPUT_SRC_HALL2_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL2 input of phase V */</td></tr>
<tr class="separator:acce796ae80d08843ca54d0524dbef82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac077e9c6313749e67aecc08463117f99" id="r_ac077e9c6313749e67aecc08463117f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac077e9c6313749e67aecc08463117f99">HPM_TRGM2_OUTPUT_SRC_HALL2_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL2 input of phase W */</td></tr>
<tr class="separator:ac077e9c6313749e67aecc08463117f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdddf399d43bf4b4147c35d91427c36b" id="r_afdddf399d43bf4b4147c35d91427c36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdddf399d43bf4b4147c35d91427c36b">HPM_TRGM2_OUTPUT_SRC_HALL2_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL2 Snap input */</td></tr>
<tr class="separator:afdddf399d43bf4b4147c35d91427c36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38533ae640b9fd5fec352d57a168a73c" id="r_a38533ae640b9fd5fec352d57a168a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38533ae640b9fd5fec352d57a168a73c">HPM_TRGM2_OUTPUT_SRC_ADC0_STRGI</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td></tr>
<tr class="separator:a38533ae640b9fd5fec352d57a168a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f5888a8ab7b8c7ea8316f40bea0b8a" id="r_a70f5888a8ab7b8c7ea8316f40bea0b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70f5888a8ab7b8c7ea8316f40bea0b8a">HPM_TRGM2_OUTPUT_SRC_ADC1_STRGI</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td></tr>
<tr class="separator:a70f5888a8ab7b8c7ea8316f40bea0b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a2d61cf0df6d24d6e971766b56da44" id="r_a82a2d61cf0df6d24d6e971766b56da44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82a2d61cf0df6d24d6e971766b56da44">HPM_TRGM2_OUTPUT_SRC_ADC2_STRGI</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td></tr>
<tr class="separator:a82a2d61cf0df6d24d6e971766b56da44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2a11bb428bef1bf761c25914a8d6f1" id="r_a4b2a11bb428bef1bf761c25914a8d6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b2a11bb428bef1bf761c25914a8d6f1">HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2A */</td></tr>
<tr class="separator:a4b2a11bb428bef1bf761c25914a8d6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42365be08ad65208bc3f42c7448def3" id="r_ac42365be08ad65208bc3f42c7448def3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac42365be08ad65208bc3f42c7448def3">HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2B */</td></tr>
<tr class="separator:ac42365be08ad65208bc3f42c7448def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab575d5a1efcc6b2f1086ecd566fbe6a0" id="r_ab575d5a1efcc6b2f1086ecd566fbe6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab575d5a1efcc6b2f1086ecd566fbe6a0">HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2C */</td></tr>
<tr class="separator:ab575d5a1efcc6b2f1086ecd566fbe6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc46070d04cbd4003c71a4dbe125458" id="r_afbc46070d04cbd4003c71a4dbe125458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbc46070d04cbd4003c71a4dbe125458">HPM_TRGM2_OUTPUT_SRC_GPTMR2_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR2 counter synchronous input */</td></tr>
<tr class="separator:afbc46070d04cbd4003c71a4dbe125458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9687c9608162ce262a12688bd03d39" id="r_a6a9687c9608162ce262a12688bd03d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a9687c9608162ce262a12688bd03d39">HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR2 channel 2 input */</td></tr>
<tr class="separator:a6a9687c9608162ce262a12688bd03d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3559f8c8b2d4e29634d404d6205f7b" id="r_adf3559f8c8b2d4e29634d404d6205f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf3559f8c8b2d4e29634d404d6205f7b">HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR2 channel 3 input */</td></tr>
<tr class="separator:adf3559f8c8b2d4e29634d404d6205f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ed6c0f571c676c202ca4d9a14bd8c9" id="r_a05ed6c0f571c676c202ca4d9a14bd8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05ed6c0f571c676c202ca4d9a14bd8c9">HPM_TRGM2_OUTPUT_SRC_DAC0_BUF_TRG</a>&#160;&#160;&#160;(0x3AUL)  /* DAC0 buffer mode starts to trigger */</td></tr>
<tr class="separator:a05ed6c0f571c676c202ca4d9a14bd8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae611b2ba85b033f3f1af40078c4d42a0" id="r_ae611b2ba85b033f3f1af40078c4d42a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae611b2ba85b033f3f1af40078c4d42a0">HPM_TRGM2_OUTPUT_SRC_DAC0_STP_TRG</a>&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td></tr>
<tr class="separator:ae611b2ba85b033f3f1af40078c4d42a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b81435493110cf6b7f6c0e7dfb6030" id="r_af5b81435493110cf6b7f6c0e7dfb6030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5b81435493110cf6b7f6c0e7dfb6030">HPM_TRGM2_OUTPUT_SRC_DAC1_STP_TRG</a>&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td></tr>
<tr class="separator:af5b81435493110cf6b7f6c0e7dfb6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69da779e0fc06682c686cbd92b00a020" id="r_a69da779e0fc06682c686cbd92b00a020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69da779e0fc06682c686cbd92b00a020">HPM_TRGM2_OUTPUT_SRC_ACMP2_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 2 window mode input */</td></tr>
<tr class="separator:a69da779e0fc06682c686cbd92b00a020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484aefcad1a6a473584ad4edb3335bc6" id="r_a484aefcad1a6a473584ad4edb3335bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a484aefcad1a6a473584ad4edb3335bc6">HPM_TRGM2_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:a484aefcad1a6a473584ad4edb3335bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a6f3c061ae07ff6fbc1f88b37bd755" id="r_a96a6f3c061ae07ff6fbc1f88b37bd755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96a6f3c061ae07ff6fbc1f88b37bd755">HPM_TRGM2_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:a96a6f3c061ae07ff6fbc1f88b37bd755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0d3c049d9eb4b8b9357c053173ff41" id="r_a3e0d3c049d9eb4b8b9357c053173ff41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e0d3c049d9eb4b8b9357c053173ff41">HPM_TRGM2_OUTPUT_SRC_SDM_TRG8</a>&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 8 */</td></tr>
<tr class="separator:a3e0d3c049d9eb4b8b9357c053173ff41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ed8728cda0ad4fa66ebee1797c6973" id="r_a10ed8728cda0ad4fa66ebee1797c6973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10ed8728cda0ad4fa66ebee1797c6973">HPM_TRGM2_OUTPUT_SRC_SDM_TRG9</a>&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 9 */</td></tr>
<tr class="separator:a10ed8728cda0ad4fa66ebee1797c6973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d05b64cdc6e0403a8a81a97b92974e" id="r_a38d05b64cdc6e0403a8a81a97b92974e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38d05b64cdc6e0403a8a81a97b92974e">HPM_TRGM2_OUTPUT_SRC_SDM_TRG10</a>&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 10 */</td></tr>
<tr class="separator:a38d05b64cdc6e0403a8a81a97b92974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2cf169245e742dac1fc7a7285dd212" id="r_a1c2cf169245e742dac1fc7a7285dd212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c2cf169245e742dac1fc7a7285dd212">HPM_TRGM2_OUTPUT_SRC_SDM_TRG11</a>&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 11 */</td></tr>
<tr class="separator:a1c2cf169245e742dac1fc7a7285dd212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637ee546c61136da9852880210250ff6" id="r_a637ee546c61136da9852880210250ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a637ee546c61136da9852880210250ff6">HPM_TRGM3_OUTPUT_SRC_TRGM3_P0</a>&#160;&#160;&#160;(0x0UL)   /* TRGM3 Output 0 (to IO) */</td></tr>
<tr class="separator:a637ee546c61136da9852880210250ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2815495473a04e418d24e8ec1aa26728" id="r_a2815495473a04e418d24e8ec1aa26728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2815495473a04e418d24e8ec1aa26728">HPM_TRGM3_OUTPUT_SRC_TRGM3_P1</a>&#160;&#160;&#160;(0x1UL)   /* TRGM3 Output 1 (to IO) */</td></tr>
<tr class="separator:a2815495473a04e418d24e8ec1aa26728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348b7a98b7d67aa45b66355526b2f685" id="r_a348b7a98b7d67aa45b66355526b2f685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a348b7a98b7d67aa45b66355526b2f685">HPM_TRGM3_OUTPUT_SRC_TRGM3_P2</a>&#160;&#160;&#160;(0x2UL)   /* TRGM3 Output 2 (to IO) */</td></tr>
<tr class="separator:a348b7a98b7d67aa45b66355526b2f685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c185a7b080acafd3617a83cdf751d4f" id="r_a9c185a7b080acafd3617a83cdf751d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c185a7b080acafd3617a83cdf751d4f">HPM_TRGM3_OUTPUT_SRC_TRGM3_P3</a>&#160;&#160;&#160;(0x3UL)   /* TRGM3 Output 3 (to IO) */</td></tr>
<tr class="separator:a9c185a7b080acafd3617a83cdf751d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2115a4009436cb0c24fed02e9bd217" id="r_aec2115a4009436cb0c24fed02e9bd217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec2115a4009436cb0c24fed02e9bd217">HPM_TRGM3_OUTPUT_SRC_TRGM3_P4</a>&#160;&#160;&#160;(0x4UL)   /* TRGM3 Output 4 (to IO) */</td></tr>
<tr class="separator:aec2115a4009436cb0c24fed02e9bd217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296bfcfb0ca79759a4130f3dc7b7fd94" id="r_a296bfcfb0ca79759a4130f3dc7b7fd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a296bfcfb0ca79759a4130f3dc7b7fd94">HPM_TRGM3_OUTPUT_SRC_TRGM3_P5</a>&#160;&#160;&#160;(0x5UL)   /* TRGM3 Output 5 (to IO) */</td></tr>
<tr class="separator:a296bfcfb0ca79759a4130f3dc7b7fd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21077f67198631b104972e21aabbe0c6" id="r_a21077f67198631b104972e21aabbe0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21077f67198631b104972e21aabbe0c6">HPM_TRGM3_OUTPUT_SRC_TRGM3_P6</a>&#160;&#160;&#160;(0x6UL)   /* TRGM3 Output 6 (to IO) */</td></tr>
<tr class="separator:a21077f67198631b104972e21aabbe0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcd80fdd9adaa188e12323945875566" id="r_a7dcd80fdd9adaa188e12323945875566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dcd80fdd9adaa188e12323945875566">HPM_TRGM3_OUTPUT_SRC_TRGM3_P7</a>&#160;&#160;&#160;(0x7UL)   /* TRGM3 Output 7 (to IO) */</td></tr>
<tr class="separator:a7dcd80fdd9adaa188e12323945875566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5499d309735637fd5ade621fb16bb7" id="r_a0c5499d309735637fd5ade621fb16bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c5499d309735637fd5ade621fb16bb7">HPM_TRGM3_OUTPUT_SRC_TRGM3_P8</a>&#160;&#160;&#160;(0x8UL)   /* TRGM3 Output 8 (to IO) */</td></tr>
<tr class="separator:a0c5499d309735637fd5ade621fb16bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababc7adafe19d33332bebf11003a256f" id="r_ababc7adafe19d33332bebf11003a256f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ababc7adafe19d33332bebf11003a256f">HPM_TRGM3_OUTPUT_SRC_TRGM3_P9</a>&#160;&#160;&#160;(0x9UL)   /* TRGM3 Output 9 (to IO) */</td></tr>
<tr class="separator:ababc7adafe19d33332bebf11003a256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fa038445fb4d511e4005b55c759bb3" id="r_a01fa038445fb4d511e4005b55c759bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01fa038445fb4d511e4005b55c759bb3">HPM_TRGM3_OUTPUT_SRC_TRGM3_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM3 Output 10 (to IO) */</td></tr>
<tr class="separator:a01fa038445fb4d511e4005b55c759bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528f60feaf80a38a62ecaec2872a7acf" id="r_a528f60feaf80a38a62ecaec2872a7acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a528f60feaf80a38a62ecaec2872a7acf">HPM_TRGM3_OUTPUT_SRC_TRGM3_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM3 Output 11 (to IO) */</td></tr>
<tr class="separator:a528f60feaf80a38a62ecaec2872a7acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff5b62e19c20807a0f237f97fe1b70c" id="r_adff5b62e19c20807a0f237f97fe1b70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adff5b62e19c20807a0f237f97fe1b70c">HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX0</a>&#160;&#160;&#160;(0xCUL)   /* TRGM3 Output X0 (to another TRGM) */</td></tr>
<tr class="separator:adff5b62e19c20807a0f237f97fe1b70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b99f33fa82948bb4560c7704c654eed" id="r_a9b99f33fa82948bb4560c7704c654eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b99f33fa82948bb4560c7704c654eed">HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX1</a>&#160;&#160;&#160;(0xDUL)   /* TRGM3 Output X1 (to another TRGM) */</td></tr>
<tr class="separator:a9b99f33fa82948bb4560c7704c654eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee16ac203bbb819223ea1ee75d8ea43" id="r_afee16ac203bbb819223ea1ee75d8ea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afee16ac203bbb819223ea1ee75d8ea43">HPM_TRGM3_OUTPUT_SRC_PWM3_SYNCI</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 3 counter synchronously triggers input */</td></tr>
<tr class="separator:afee16ac203bbb819223ea1ee75d8ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60de05aa688103eb16e8c2b6db70f716" id="r_a60de05aa688103eb16e8c2b6db70f716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60de05aa688103eb16e8c2b6db70f716">HPM_TRGM3_OUTPUT_SRC_PWM3_FRCI</a>&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 3 forces control */</td></tr>
<tr class="separator:a60de05aa688103eb16e8c2b6db70f716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de1c6dad7ef3198d524c22f7a7c9fa0" id="r_a9de1c6dad7ef3198d524c22f7a7c9fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9de1c6dad7ef3198d524c22f7a7c9fa0">HPM_TRGM3_OUTPUT_SRC_PWM3_FRCSYNCI</a>&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 3 forces control */</td></tr>
<tr class="separator:a9de1c6dad7ef3198d524c22f7a7c9fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b759fbd8fd5bb5e4583ddb9ad5217c" id="r_a86b759fbd8fd5bb5e4583ddb9ad5217c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86b759fbd8fd5bb5e4583ddb9ad5217c">HPM_TRGM3_OUTPUT_SRC_PWM3_SHRLDSYNCI</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 3 Shadow register to activate trigger input */</td></tr>
<tr class="separator:a86b759fbd8fd5bb5e4583ddb9ad5217c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e37cb021b02881ffae92bdd82bcfd6b" id="r_a1e37cb021b02881ffae92bdd82bcfd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e37cb021b02881ffae92bdd82bcfd6b">HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI0</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 3 Fault protection input 0 */</td></tr>
<tr class="separator:a1e37cb021b02881ffae92bdd82bcfd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af685efd268a28889bd8492c762ea8797" id="r_af685efd268a28889bd8492c762ea8797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af685efd268a28889bd8492c762ea8797">HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI1</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 3 Fault protection input 1 */</td></tr>
<tr class="separator:af685efd268a28889bd8492c762ea8797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298d32d4f3b9a40dec9f110fa541b04e" id="r_a298d32d4f3b9a40dec9f110fa541b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a298d32d4f3b9a40dec9f110fa541b04e">HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI2</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 3 Fault protection input 2 */</td></tr>
<tr class="separator:a298d32d4f3b9a40dec9f110fa541b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899b370f313f7a8a76f1f1530dc5c0e4" id="r_a899b370f313f7a8a76f1f1530dc5c0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a899b370f313f7a8a76f1f1530dc5c0e4">HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI3</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 3 Fault protection input 3 */</td></tr>
<tr class="separator:a899b370f313f7a8a76f1f1530dc5c0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab051e24d3e6e2d33936256be80ede63f" id="r_ab051e24d3e6e2d33936256be80ede63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab051e24d3e6e2d33936256be80ede63f">HPM_TRGM3_OUTPUT_SRC_PWM3_IN8</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 3 capture input 8 */</td></tr>
<tr class="separator:ab051e24d3e6e2d33936256be80ede63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31a7889174d96a11c36724703a4a26d" id="r_ad31a7889174d96a11c36724703a4a26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad31a7889174d96a11c36724703a4a26d">HPM_TRGM3_OUTPUT_SRC_PWM3_IN9</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 3 capture input 9 */</td></tr>
<tr class="separator:ad31a7889174d96a11c36724703a4a26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bc2cf28c61260fa2ea75a838caaf93" id="r_a90bc2cf28c61260fa2ea75a838caaf93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90bc2cf28c61260fa2ea75a838caaf93">HPM_TRGM3_OUTPUT_SRC_PWM3_IN10</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 capture input 10 */</td></tr>
<tr class="separator:a90bc2cf28c61260fa2ea75a838caaf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80a9e14a85538645f9d40ecac309db6" id="r_ad80a9e14a85538645f9d40ecac309db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad80a9e14a85538645f9d40ecac309db6">HPM_TRGM3_OUTPUT_SRC_PWM3_IN11</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 capture input 11 */</td></tr>
<tr class="separator:ad80a9e14a85538645f9d40ecac309db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fa5e612a8e2609cd95670aca924ffe" id="r_a27fa5e612a8e2609cd95670aca924ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27fa5e612a8e2609cd95670aca924ffe">HPM_TRGM3_OUTPUT_SRC_PWM3_IN12</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 capture input 12 */</td></tr>
<tr class="separator:a27fa5e612a8e2609cd95670aca924ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b608f43b1247ab4b63e98df3b74241b" id="r_a6b608f43b1247ab4b63e98df3b74241b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b608f43b1247ab4b63e98df3b74241b">HPM_TRGM3_OUTPUT_SRC_PWM3_IN13</a>&#160;&#160;&#160;(0x1BUL)  /* PWM timer 3 capture input 13 */</td></tr>
<tr class="separator:a6b608f43b1247ab4b63e98df3b74241b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace572a1bf5df441af788752dd0f9c739" id="r_ace572a1bf5df441af788752dd0f9c739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace572a1bf5df441af788752dd0f9c739">HPM_TRGM3_OUTPUT_SRC_PWM3_IN14</a>&#160;&#160;&#160;(0x1CUL)  /* PWM timer 3 capture input 14 */</td></tr>
<tr class="separator:ace572a1bf5df441af788752dd0f9c739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5be027ff0474cc578358981ccabb4d" id="r_a8d5be027ff0474cc578358981ccabb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d5be027ff0474cc578358981ccabb4d">HPM_TRGM3_OUTPUT_SRC_PWM3_IN15</a>&#160;&#160;&#160;(0x1DUL)  /* PWM timer 3 capture input 15 */</td></tr>
<tr class="separator:a8d5be027ff0474cc578358981ccabb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74021810df062f0f28e21fbe2b1521bb" id="r_a74021810df062f0f28e21fbe2b1521bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74021810df062f0f28e21fbe2b1521bb">HPM_TRGM3_OUTPUT_SRC_QEI3_A</a>&#160;&#160;&#160;(0x26UL)  /* QEI3 input of phase A */</td></tr>
<tr class="separator:a74021810df062f0f28e21fbe2b1521bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca4f9347bd91aa14bcb2ad713b147d2" id="r_adca4f9347bd91aa14bcb2ad713b147d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adca4f9347bd91aa14bcb2ad713b147d2">HPM_TRGM3_OUTPUT_SRC_QEI3_B</a>&#160;&#160;&#160;(0x27UL)  /* QEI3 input of phase B */</td></tr>
<tr class="separator:adca4f9347bd91aa14bcb2ad713b147d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52424bf7c656f6e55a755542b67a16b" id="r_ad52424bf7c656f6e55a755542b67a16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad52424bf7c656f6e55a755542b67a16b">HPM_TRGM3_OUTPUT_SRC_QEI3_Z</a>&#160;&#160;&#160;(0x28UL)  /* QEI3 input of phase Z */</td></tr>
<tr class="separator:ad52424bf7c656f6e55a755542b67a16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eea1c2f9ce14ac08d54474ea2954e91" id="r_a4eea1c2f9ce14ac08d54474ea2954e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4eea1c2f9ce14ac08d54474ea2954e91">HPM_TRGM3_OUTPUT_SRC_QEI3_H</a>&#160;&#160;&#160;(0x29UL)  /* QEI3 input of phase H */</td></tr>
<tr class="separator:a4eea1c2f9ce14ac08d54474ea2954e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f01e386cee79a1be27412ebd9d0728b" id="r_a5f01e386cee79a1be27412ebd9d0728b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f01e386cee79a1be27412ebd9d0728b">HPM_TRGM3_OUTPUT_SRC_QEI3_PAUSE</a>&#160;&#160;&#160;(0x2AUL)  /* QEI3 Pause input */</td></tr>
<tr class="separator:a5f01e386cee79a1be27412ebd9d0728b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599a6bbc7aec75cb1f60ea5dd1b9ba10" id="r_a599a6bbc7aec75cb1f60ea5dd1b9ba10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a599a6bbc7aec75cb1f60ea5dd1b9ba10">HPM_TRGM3_OUTPUT_SRC_QEI3_SNAPI</a>&#160;&#160;&#160;(0x2BUL)  /* QEI3 Snap input */</td></tr>
<tr class="separator:a599a6bbc7aec75cb1f60ea5dd1b9ba10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098407778c0559946c2905cd20263768" id="r_a098407778c0559946c2905cd20263768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a098407778c0559946c2905cd20263768">HPM_TRGM3_OUTPUT_SRC_HALL3_U</a>&#160;&#160;&#160;(0x2CUL)  /* HALL3 input of phase U */</td></tr>
<tr class="separator:a098407778c0559946c2905cd20263768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4cac132f971c7560eb577ac1cbf33b" id="r_a2b4cac132f971c7560eb577ac1cbf33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b4cac132f971c7560eb577ac1cbf33b">HPM_TRGM3_OUTPUT_SRC_HALL3_V</a>&#160;&#160;&#160;(0x2DUL)  /* HALL3 input of phase V */</td></tr>
<tr class="separator:a2b4cac132f971c7560eb577ac1cbf33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb3fccc08972e0b8d4473c7eff37bb1" id="r_a6fb3fccc08972e0b8d4473c7eff37bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fb3fccc08972e0b8d4473c7eff37bb1">HPM_TRGM3_OUTPUT_SRC_HALL3_W</a>&#160;&#160;&#160;(0x2EUL)  /* HALL3 input of phase W */</td></tr>
<tr class="separator:a6fb3fccc08972e0b8d4473c7eff37bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6707d31caef57a3e183d3394211e0c92" id="r_a6707d31caef57a3e183d3394211e0c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6707d31caef57a3e183d3394211e0c92">HPM_TRGM3_OUTPUT_SRC_HALL3_SNAPI</a>&#160;&#160;&#160;(0x2FUL)  /* HALL3 Snap input */</td></tr>
<tr class="separator:a6707d31caef57a3e183d3394211e0c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba92da1f3edf450a6a558805d24e896b" id="r_aba92da1f3edf450a6a558805d24e896b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba92da1f3edf450a6a558805d24e896b">HPM_TRGM3_OUTPUT_SRC_ADC0_STRGI</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td></tr>
<tr class="separator:aba92da1f3edf450a6a558805d24e896b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a10900f1b5c48dbff7a05d2a804e38" id="r_aa0a10900f1b5c48dbff7a05d2a804e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0a10900f1b5c48dbff7a05d2a804e38">HPM_TRGM3_OUTPUT_SRC_ADC1_STRGI</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td></tr>
<tr class="separator:aa0a10900f1b5c48dbff7a05d2a804e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348ad9756608ab8896c175922c2a4438" id="r_a348ad9756608ab8896c175922c2a4438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a348ad9756608ab8896c175922c2a4438">HPM_TRGM3_OUTPUT_SRC_ADC2_STRGI</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td></tr>
<tr class="separator:a348ad9756608ab8896c175922c2a4438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6eab4196c9a7ff97a70c07b3637f73c" id="r_ac6eab4196c9a7ff97a70c07b3637f73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6eab4196c9a7ff97a70c07b3637f73c">HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3A */</td></tr>
<tr class="separator:ac6eab4196c9a7ff97a70c07b3637f73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83336984c8cdc49737d89a9231825540" id="r_a83336984c8cdc49737d89a9231825540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83336984c8cdc49737d89a9231825540">HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3B */</td></tr>
<tr class="separator:a83336984c8cdc49737d89a9231825540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a6a81ea3e30ca69b476df0ff914c9f" id="r_af6a6a81ea3e30ca69b476df0ff914c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6a6a81ea3e30ca69b476df0ff914c9f">HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3C */</td></tr>
<tr class="separator:af6a6a81ea3e30ca69b476df0ff914c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa565b46d47dbc44423528d34b511b81b" id="r_aa565b46d47dbc44423528d34b511b81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa565b46d47dbc44423528d34b511b81b">HPM_TRGM3_OUTPUT_SRC_GPTMR3_SYNCI</a>&#160;&#160;&#160;(0x37UL)  /* GPTMR3 counter synchronous input */</td></tr>
<tr class="separator:aa565b46d47dbc44423528d34b511b81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4d3900cc6fb602df3a94031d9b98d1" id="r_aac4d3900cc6fb602df3a94031d9b98d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac4d3900cc6fb602df3a94031d9b98d1">HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN2</a>&#160;&#160;&#160;(0x38UL)  /* GPTMR3 channel 2 input */</td></tr>
<tr class="separator:aac4d3900cc6fb602df3a94031d9b98d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe80f5587e931d926d13c6f28e8c28e" id="r_a7fe80f5587e931d926d13c6f28e8c28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fe80f5587e931d926d13c6f28e8c28e">HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN3</a>&#160;&#160;&#160;(0x39UL)  /* GPTMR3 channel 3 input */</td></tr>
<tr class="separator:a7fe80f5587e931d926d13c6f28e8c28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb57363cc26958fc25cf5a8eadc10ac" id="r_a7fb57363cc26958fc25cf5a8eadc10ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fb57363cc26958fc25cf5a8eadc10ac">HPM_TRGM3_OUTPUT_SRC_DAC1_BUF_TRG</a>&#160;&#160;&#160;(0x3AUL)  /* DAC1 buffer mode starts to trigger */</td></tr>
<tr class="separator:a7fb57363cc26958fc25cf5a8eadc10ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3287b610f3eb455ff9b57d756bfc303c" id="r_a3287b610f3eb455ff9b57d756bfc303c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3287b610f3eb455ff9b57d756bfc303c">HPM_TRGM3_OUTPUT_SRC_DAC0_STP_TRG</a>&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td></tr>
<tr class="separator:a3287b610f3eb455ff9b57d756bfc303c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8fef4d9266c63cda0fa8b72ae6bd0f" id="r_a2d8fef4d9266c63cda0fa8b72ae6bd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d8fef4d9266c63cda0fa8b72ae6bd0f">HPM_TRGM3_OUTPUT_SRC_DAC1_STP_TRG</a>&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td></tr>
<tr class="separator:a2d8fef4d9266c63cda0fa8b72ae6bd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6786444c3112b946434aba289a320ae" id="r_ac6786444c3112b946434aba289a320ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6786444c3112b946434aba289a320ae">HPM_TRGM3_OUTPUT_SRC_ACMP3_WIN</a>&#160;&#160;&#160;(0x3DUL)  /* Comparator 3 window mode input */</td></tr>
<tr class="separator:ac6786444c3112b946434aba289a320ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e5ce623a2915f1eae7eae008a57fa" id="r_aa88e5ce623a2915f1eae7eae008a57fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa88e5ce623a2915f1eae7eae008a57fa">HPM_TRGM3_OUTPUT_SRC_PTPC_CAP0</a>&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:aa88e5ce623a2915f1eae7eae008a57fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a74dc28315413227b3e19e4fdb66ba6" id="r_a4a74dc28315413227b3e19e4fdb66ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a74dc28315413227b3e19e4fdb66ba6">HPM_TRGM3_OUTPUT_SRC_PTPC_CAP1</a>&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:a4a74dc28315413227b3e19e4fdb66ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc414eb635182a6f10230998c6cb7367" id="r_afc414eb635182a6f10230998c6cb7367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc414eb635182a6f10230998c6cb7367">HPM_TRGM3_OUTPUT_SRC_SDFM_TRG12</a>&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 12 */</td></tr>
<tr class="separator:afc414eb635182a6f10230998c6cb7367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67de656939e1f4cc1d160973a23a1d10" id="r_a67de656939e1f4cc1d160973a23a1d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67de656939e1f4cc1d160973a23a1d10">HPM_TRGM3_OUTPUT_SRC_SDFM_TRG13</a>&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 13 */</td></tr>
<tr class="separator:a67de656939e1f4cc1d160973a23a1d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b29ad67b4995354baa17c0fea528b8c" id="r_a0b29ad67b4995354baa17c0fea528b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b29ad67b4995354baa17c0fea528b8c">HPM_TRGM3_OUTPUT_SRC_SDFM_TRG14</a>&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 14 */</td></tr>
<tr class="separator:a0b29ad67b4995354baa17c0fea528b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1799dd506952ec7aaf8ddebda9e22dd9" id="r_a1799dd506952ec7aaf8ddebda9e22dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1799dd506952ec7aaf8ddebda9e22dd9">HPM_TRGM3_OUTPUT_SRC_SDFM_TRG15</a>&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 15 */</td></tr>
<tr class="separator:a1799dd506952ec7aaf8ddebda9e22dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7370e364bb640985fa16d684b808381f" id="r_a7370e364bb640985fa16d684b808381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7370e364bb640985fa16d684b808381f">HPM_TRGM0_FILTER_SRC_PWM0_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td></tr>
<tr class="separator:a7370e364bb640985fa16d684b808381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247e41b67fbc4514bbb077fa2f82f014" id="r_a247e41b67fbc4514bbb077fa2f82f014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a247e41b67fbc4514bbb077fa2f82f014">HPM_TRGM0_FILTER_SRC_PWM0_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td></tr>
<tr class="separator:a247e41b67fbc4514bbb077fa2f82f014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7280d12924fe34ede8c9f2cc24364a41" id="r_a7280d12924fe34ede8c9f2cc24364a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7280d12924fe34ede8c9f2cc24364a41">HPM_TRGM0_FILTER_SRC_PWM0_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td></tr>
<tr class="separator:a7280d12924fe34ede8c9f2cc24364a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af606d494e9e320e0c71f57ceaf53ae68" id="r_af606d494e9e320e0c71f57ceaf53ae68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af606d494e9e320e0c71f57ceaf53ae68">HPM_TRGM0_FILTER_SRC_PWM0_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td></tr>
<tr class="separator:af606d494e9e320e0c71f57ceaf53ae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e6d39867de06007d937900958f2a3a" id="r_af5e6d39867de06007d937900958f2a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e6d39867de06007d937900958f2a3a">HPM_TRGM0_FILTER_SRC_PWM0_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td></tr>
<tr class="separator:af5e6d39867de06007d937900958f2a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfaa0fb0a3bd6cc4b482703b291f567d" id="r_acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfaa0fb0a3bd6cc4b482703b291f567d">HPM_TRGM0_FILTER_SRC_PWM0_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td></tr>
<tr class="separator:acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c808164568f8bbac2294a8934b4a51" id="r_a48c808164568f8bbac2294a8934b4a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48c808164568f8bbac2294a8934b4a51">HPM_TRGM0_FILTER_SRC_PWM0_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td></tr>
<tr class="separator:a48c808164568f8bbac2294a8934b4a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4f4fe24bf89cfac644ac45ce4f1dee" id="r_a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">HPM_TRGM0_FILTER_SRC_PWM0_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td></tr>
<tr class="separator:a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd139fd1f93b03e05f8d50bf5fd51db" id="r_a4bd139fd1f93b03e05f8d50bf5fd51db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bd139fd1f93b03e05f8d50bf5fd51db">HPM_TRGM0_FILTER_SRC_TRGM0_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM0 iutput 0 */</td></tr>
<tr class="separator:a4bd139fd1f93b03e05f8d50bf5fd51db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5264c9c00321ede9944faee9c1a6214f" id="r_a5264c9c00321ede9944faee9c1a6214f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5264c9c00321ede9944faee9c1a6214f">HPM_TRGM0_FILTER_SRC_TRGM0_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM0 iutput 1 */</td></tr>
<tr class="separator:a5264c9c00321ede9944faee9c1a6214f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827c45ffc3d237d70d12248ad16149c0" id="r_a827c45ffc3d237d70d12248ad16149c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a827c45ffc3d237d70d12248ad16149c0">HPM_TRGM0_FILTER_SRC_TRGM0_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM0 iutput 2 */</td></tr>
<tr class="separator:a827c45ffc3d237d70d12248ad16149c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97efdb485416af15b3efcc125776be87" id="r_a97efdb485416af15b3efcc125776be87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97efdb485416af15b3efcc125776be87">HPM_TRGM0_FILTER_SRC_TRGM0_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM0 iutput 3 */</td></tr>
<tr class="separator:a97efdb485416af15b3efcc125776be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e1672503c6898ff145304edb4e30e7" id="r_af7e1672503c6898ff145304edb4e30e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7e1672503c6898ff145304edb4e30e7">HPM_TRGM0_FILTER_SRC_TRGM0_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM0 iutput 4 */</td></tr>
<tr class="separator:af7e1672503c6898ff145304edb4e30e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b69e17334b6b3c45aea49a57342c102" id="r_a7b69e17334b6b3c45aea49a57342c102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b69e17334b6b3c45aea49a57342c102">HPM_TRGM0_FILTER_SRC_TRGM0_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM0 iutput 5 */</td></tr>
<tr class="separator:a7b69e17334b6b3c45aea49a57342c102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c2cc0055e0a58741f3f94b754c6ffb" id="r_a53c2cc0055e0a58741f3f94b754c6ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53c2cc0055e0a58741f3f94b754c6ffb">HPM_TRGM0_FILTER_SRC_TRGM0_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM0 iutput 6 */</td></tr>
<tr class="separator:a53c2cc0055e0a58741f3f94b754c6ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726f7ea879706b8beed2c98f4ba7caf8" id="r_a726f7ea879706b8beed2c98f4ba7caf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a726f7ea879706b8beed2c98f4ba7caf8">HPM_TRGM0_FILTER_SRC_TRGM0_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM0 iutput 7 */</td></tr>
<tr class="separator:a726f7ea879706b8beed2c98f4ba7caf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e106fb46436af833290b6456fe32d4" id="r_a73e106fb46436af833290b6456fe32d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73e106fb46436af833290b6456fe32d4">HPM_TRGM0_FILTER_SRC_TRGM0_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM0 iutput 8 */</td></tr>
<tr class="separator:a73e106fb46436af833290b6456fe32d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a029a3ae32f32ac3e7e7b43303ab9bf" id="r_a3a029a3ae32f32ac3e7e7b43303ab9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a029a3ae32f32ac3e7e7b43303ab9bf">HPM_TRGM0_FILTER_SRC_TRGM0_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM0 iutput 9 */</td></tr>
<tr class="separator:a3a029a3ae32f32ac3e7e7b43303ab9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0742ce742bfe79bbaa7a39ea72c6d75f" id="r_a0742ce742bfe79bbaa7a39ea72c6d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0742ce742bfe79bbaa7a39ea72c6d75f">HPM_TRGM0_FILTER_SRC_TRGM0_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM0 iutput 10 */</td></tr>
<tr class="separator:a0742ce742bfe79bbaa7a39ea72c6d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aabb5b77275c140ae875882e199fcc" id="r_a80aabb5b77275c140ae875882e199fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80aabb5b77275c140ae875882e199fcc">HPM_TRGM0_FILTER_SRC_TRGM0_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM0 iutput 11 */</td></tr>
<tr class="separator:a80aabb5b77275c140ae875882e199fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233702ebd9ef18bcced16b4a0523a400" id="r_a233702ebd9ef18bcced16b4a0523a400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a233702ebd9ef18bcced16b4a0523a400">HPM_TRGM1_FILTER_SRC_PWM1_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 1 capture Input 0 */</td></tr>
<tr class="separator:a233702ebd9ef18bcced16b4a0523a400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4dcbf6376076a75572083261a61729" id="r_a8f4dcbf6376076a75572083261a61729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f4dcbf6376076a75572083261a61729">HPM_TRGM1_FILTER_SRC_PWM1_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 1 capture Input 1 */</td></tr>
<tr class="separator:a8f4dcbf6376076a75572083261a61729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bca5347501db8210fceaae50574a67" id="r_a85bca5347501db8210fceaae50574a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85bca5347501db8210fceaae50574a67">HPM_TRGM1_FILTER_SRC_PWM1_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 1 capture Input 2 */</td></tr>
<tr class="separator:a85bca5347501db8210fceaae50574a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b4240a02037f3b9773690a7099a21d" id="r_ab8b4240a02037f3b9773690a7099a21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8b4240a02037f3b9773690a7099a21d">HPM_TRGM1_FILTER_SRC_PWM1_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 1 capture Input 3 */</td></tr>
<tr class="separator:ab8b4240a02037f3b9773690a7099a21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8a324c1a99570488287651c7b23a72" id="r_aab8a324c1a99570488287651c7b23a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab8a324c1a99570488287651c7b23a72">HPM_TRGM1_FILTER_SRC_PWM1_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 1 capture Input 4 */</td></tr>
<tr class="separator:aab8a324c1a99570488287651c7b23a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e41c015174eb1ee5c70d955652702b6" id="r_a5e41c015174eb1ee5c70d955652702b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e41c015174eb1ee5c70d955652702b6">HPM_TRGM1_FILTER_SRC_PWM1_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 1 capture Input 5 */</td></tr>
<tr class="separator:a5e41c015174eb1ee5c70d955652702b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211609e8d4b830997ccc08be15e8ae29" id="r_a211609e8d4b830997ccc08be15e8ae29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a211609e8d4b830997ccc08be15e8ae29">HPM_TRGM1_FILTER_SRC_PWM1_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 1 capture Input 6 */</td></tr>
<tr class="separator:a211609e8d4b830997ccc08be15e8ae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c59bf2ddda3d18fee2c9ec3cbcc59b" id="r_a73c59bf2ddda3d18fee2c9ec3cbcc59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73c59bf2ddda3d18fee2c9ec3cbcc59b">HPM_TRGM1_FILTER_SRC_PWM1_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 1 capture Input 7 */</td></tr>
<tr class="separator:a73c59bf2ddda3d18fee2c9ec3cbcc59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511a11eb4e3e4933a490fb11cb6e4a05" id="r_a511a11eb4e3e4933a490fb11cb6e4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a511a11eb4e3e4933a490fb11cb6e4a05">HPM_TRGM1_FILTER_SRC_TRGM1_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM1 iutput 0 */</td></tr>
<tr class="separator:a511a11eb4e3e4933a490fb11cb6e4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05528adda002c50b083b27daf23825db" id="r_a05528adda002c50b083b27daf23825db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05528adda002c50b083b27daf23825db">HPM_TRGM1_FILTER_SRC_TRGM1_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM1 iutput 1 */</td></tr>
<tr class="separator:a05528adda002c50b083b27daf23825db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ec417dd35bcb46b4a8514111468" id="r_ad9113ec417dd35bcb46b4a8514111468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9113ec417dd35bcb46b4a8514111468">HPM_TRGM1_FILTER_SRC_TRGM1_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM1 iutput 2 */</td></tr>
<tr class="separator:ad9113ec417dd35bcb46b4a8514111468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9ce9de7ad1a50a47e131734703bd6b" id="r_a8a9ce9de7ad1a50a47e131734703bd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a9ce9de7ad1a50a47e131734703bd6b">HPM_TRGM1_FILTER_SRC_TRGM1_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM1 iutput 3 */</td></tr>
<tr class="separator:a8a9ce9de7ad1a50a47e131734703bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f0325290f7a1daaef0e1f222ae2530" id="r_ac0f0325290f7a1daaef0e1f222ae2530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0f0325290f7a1daaef0e1f222ae2530">HPM_TRGM1_FILTER_SRC_TRGM1_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM1 iutput 4 */</td></tr>
<tr class="separator:ac0f0325290f7a1daaef0e1f222ae2530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e073ca4dda54650229990fbecb50a7" id="r_a98e073ca4dda54650229990fbecb50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98e073ca4dda54650229990fbecb50a7">HPM_TRGM1_FILTER_SRC_TRGM1_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM1 iutput 5 */</td></tr>
<tr class="separator:a98e073ca4dda54650229990fbecb50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54199180bab15aaccc4f4becdcbdb407" id="r_a54199180bab15aaccc4f4becdcbdb407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54199180bab15aaccc4f4becdcbdb407">HPM_TRGM1_FILTER_SRC_TRGM1_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM1 iutput 6 */</td></tr>
<tr class="separator:a54199180bab15aaccc4f4becdcbdb407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e21dc56bea4278af099db27dd74c79" id="r_a90e21dc56bea4278af099db27dd74c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90e21dc56bea4278af099db27dd74c79">HPM_TRGM1_FILTER_SRC_TRGM1_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM1 iutput 7 */</td></tr>
<tr class="separator:a90e21dc56bea4278af099db27dd74c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449f493cb83ebe81f6f63557c9a79912" id="r_a449f493cb83ebe81f6f63557c9a79912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a449f493cb83ebe81f6f63557c9a79912">HPM_TRGM1_FILTER_SRC_TRGM1_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM1 iutput 8 */</td></tr>
<tr class="separator:a449f493cb83ebe81f6f63557c9a79912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf8ca6b2ea57756315a6a2b04bc95e8" id="r_a2bf8ca6b2ea57756315a6a2b04bc95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bf8ca6b2ea57756315a6a2b04bc95e8">HPM_TRGM1_FILTER_SRC_TRGM1_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM1 iutput 9 */</td></tr>
<tr class="separator:a2bf8ca6b2ea57756315a6a2b04bc95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca0f17f0a9e102e247ce4a5cbfeafdd" id="r_a1ca0f17f0a9e102e247ce4a5cbfeafdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ca0f17f0a9e102e247ce4a5cbfeafdd">HPM_TRGM1_FILTER_SRC_TRGM1_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM1 iutput 10 */</td></tr>
<tr class="separator:a1ca0f17f0a9e102e247ce4a5cbfeafdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3180e803f9c532d35563ee8cbb3eb5" id="r_a3f3180e803f9c532d35563ee8cbb3eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f3180e803f9c532d35563ee8cbb3eb5">HPM_TRGM1_FILTER_SRC_TRGM1_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM1 iutput 11 */</td></tr>
<tr class="separator:a3f3180e803f9c532d35563ee8cbb3eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de3a56114fb3d5f0da9cb1721be4cdc" id="r_a2de3a56114fb3d5f0da9cb1721be4cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2de3a56114fb3d5f0da9cb1721be4cdc">HPM_TRGM2_FILTER_SRC_PWM2_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 2 capture Input 0 */</td></tr>
<tr class="separator:a2de3a56114fb3d5f0da9cb1721be4cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee54c2b2c090a834ce554ed3dad3d94" id="r_a3ee54c2b2c090a834ce554ed3dad3d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ee54c2b2c090a834ce554ed3dad3d94">HPM_TRGM2_FILTER_SRC_PWM2_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 2 capture Input 1 */</td></tr>
<tr class="separator:a3ee54c2b2c090a834ce554ed3dad3d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a305d6f9d4ada0758fb36c4dd2b4d2227" id="r_a305d6f9d4ada0758fb36c4dd2b4d2227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a305d6f9d4ada0758fb36c4dd2b4d2227">HPM_TRGM2_FILTER_SRC_PWM2_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 2 capture Input 2 */</td></tr>
<tr class="separator:a305d6f9d4ada0758fb36c4dd2b4d2227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2cd196f7d1ad7321783a3e2cb2d4bf" id="r_a8b2cd196f7d1ad7321783a3e2cb2d4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b2cd196f7d1ad7321783a3e2cb2d4bf">HPM_TRGM2_FILTER_SRC_PWM2_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 2 capture Input 3 */</td></tr>
<tr class="separator:a8b2cd196f7d1ad7321783a3e2cb2d4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef5e690cb55c6e8a4b24031b06185fb" id="r_adef5e690cb55c6e8a4b24031b06185fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef5e690cb55c6e8a4b24031b06185fb">HPM_TRGM2_FILTER_SRC_PWM2_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 2 capture Input 4 */</td></tr>
<tr class="separator:adef5e690cb55c6e8a4b24031b06185fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd240355e15e693cc3b74c6f6f547d3" id="r_a2dd240355e15e693cc3b74c6f6f547d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2dd240355e15e693cc3b74c6f6f547d3">HPM_TRGM2_FILTER_SRC_PWM2_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 2 capture Input 5 */</td></tr>
<tr class="separator:a2dd240355e15e693cc3b74c6f6f547d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369cf918fd53ebb875377dff926593b" id="r_ab369cf918fd53ebb875377dff926593b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab369cf918fd53ebb875377dff926593b">HPM_TRGM2_FILTER_SRC_PWM2_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 2 capture Input 6 */</td></tr>
<tr class="separator:ab369cf918fd53ebb875377dff926593b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff42c954e089418502db3483e3841cfd" id="r_aff42c954e089418502db3483e3841cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff42c954e089418502db3483e3841cfd">HPM_TRGM2_FILTER_SRC_PWM2_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 2 capture Input 7 */</td></tr>
<tr class="separator:aff42c954e089418502db3483e3841cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b0a2b5ab505921fb7633e84e2b758" id="r_aa78b0a2b5ab505921fb7633e84e2b758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa78b0a2b5ab505921fb7633e84e2b758">HPM_TRGM2_FILTER_SRC_TRGM2_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM2 iutput 0 */</td></tr>
<tr class="separator:aa78b0a2b5ab505921fb7633e84e2b758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f4f8d31c00e21a9b5acd1f4cd1b082" id="r_ad3f4f8d31c00e21a9b5acd1f4cd1b082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3f4f8d31c00e21a9b5acd1f4cd1b082">HPM_TRGM2_FILTER_SRC_TRGM2_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM2 iutput 1 */</td></tr>
<tr class="separator:ad3f4f8d31c00e21a9b5acd1f4cd1b082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2b9c07d7928dee9eebbf7efaaea7cb" id="r_a1c2b9c07d7928dee9eebbf7efaaea7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c2b9c07d7928dee9eebbf7efaaea7cb">HPM_TRGM2_FILTER_SRC_TRGM2_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM2 iutput 2 */</td></tr>
<tr class="separator:a1c2b9c07d7928dee9eebbf7efaaea7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4426b15b6fc17e9f13df31b54c1512" id="r_a0f4426b15b6fc17e9f13df31b54c1512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4426b15b6fc17e9f13df31b54c1512">HPM_TRGM2_FILTER_SRC_TRGM2_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM2 iutput 3 */</td></tr>
<tr class="separator:a0f4426b15b6fc17e9f13df31b54c1512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c51da2f140302ecd8ddc02042a6071" id="r_a63c51da2f140302ecd8ddc02042a6071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63c51da2f140302ecd8ddc02042a6071">HPM_TRGM2_FILTER_SRC_TRGM2_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM2 iutput 4 */</td></tr>
<tr class="separator:a63c51da2f140302ecd8ddc02042a6071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d060178be06e564d10aab7e71576266" id="r_a6d060178be06e564d10aab7e71576266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d060178be06e564d10aab7e71576266">HPM_TRGM2_FILTER_SRC_TRGM2_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM2 iutput 5 */</td></tr>
<tr class="separator:a6d060178be06e564d10aab7e71576266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502e9cd06cde3a87bf21b7c56540b08b" id="r_a502e9cd06cde3a87bf21b7c56540b08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a502e9cd06cde3a87bf21b7c56540b08b">HPM_TRGM2_FILTER_SRC_TRGM2_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM2 iutput 6 */</td></tr>
<tr class="separator:a502e9cd06cde3a87bf21b7c56540b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf078c97d27498a94caa64933f3749e3" id="r_acf078c97d27498a94caa64933f3749e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf078c97d27498a94caa64933f3749e3">HPM_TRGM2_FILTER_SRC_TRGM2_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM2 iutput 7 */</td></tr>
<tr class="separator:acf078c97d27498a94caa64933f3749e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71bf48f4828a0abfc267bbd98c051a5" id="r_aa71bf48f4828a0abfc267bbd98c051a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa71bf48f4828a0abfc267bbd98c051a5">HPM_TRGM2_FILTER_SRC_TRGM2_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM2 iutput 8 */</td></tr>
<tr class="separator:aa71bf48f4828a0abfc267bbd98c051a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7ce8c5a498fd8e6c2366e21859d451" id="r_aba7ce8c5a498fd8e6c2366e21859d451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7ce8c5a498fd8e6c2366e21859d451">HPM_TRGM2_FILTER_SRC_TRGM2_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM2 iutput 9 */</td></tr>
<tr class="separator:aba7ce8c5a498fd8e6c2366e21859d451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d085081b3e5d7000c25a812808e858" id="r_a67d085081b3e5d7000c25a812808e858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67d085081b3e5d7000c25a812808e858">HPM_TRGM2_FILTER_SRC_TRGM2_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM2 iutput 10 */</td></tr>
<tr class="separator:a67d085081b3e5d7000c25a812808e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb4ddcea34855db639a6b8dd3f25243" id="r_a8cb4ddcea34855db639a6b8dd3f25243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cb4ddcea34855db639a6b8dd3f25243">HPM_TRGM2_FILTER_SRC_TRGM2_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM2 iutput 11 */</td></tr>
<tr class="separator:a8cb4ddcea34855db639a6b8dd3f25243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acafa93d6b42189fbd4e04fb6986934f2" id="r_acafa93d6b42189fbd4e04fb6986934f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acafa93d6b42189fbd4e04fb6986934f2">HPM_TRGM3_FILTER_SRC_PWM3_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 3 capture Input 0 */</td></tr>
<tr class="separator:acafa93d6b42189fbd4e04fb6986934f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05623419c1079e8296437a62a9c526fa" id="r_a05623419c1079e8296437a62a9c526fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05623419c1079e8296437a62a9c526fa">HPM_TRGM3_FILTER_SRC_PWM3_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 3 capture Input 1 */</td></tr>
<tr class="separator:a05623419c1079e8296437a62a9c526fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c0ce6e53cc497ce41500e9a632dac0" id="r_a08c0ce6e53cc497ce41500e9a632dac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08c0ce6e53cc497ce41500e9a632dac0">HPM_TRGM3_FILTER_SRC_PWM3_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 3 capture Input 2 */</td></tr>
<tr class="separator:a08c0ce6e53cc497ce41500e9a632dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddbdacf5bbba68853e52e9065cae86f" id="r_a4ddbdacf5bbba68853e52e9065cae86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ddbdacf5bbba68853e52e9065cae86f">HPM_TRGM3_FILTER_SRC_PWM3_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 3 capture Input 3 */</td></tr>
<tr class="separator:a4ddbdacf5bbba68853e52e9065cae86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f31166f85198df2b1ffb75d11e208cf" id="r_a2f31166f85198df2b1ffb75d11e208cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f31166f85198df2b1ffb75d11e208cf">HPM_TRGM3_FILTER_SRC_PWM3_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 3 capture Input 4 */</td></tr>
<tr class="separator:a2f31166f85198df2b1ffb75d11e208cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efd173ac3d595d11d49a0e4be0b418d" id="r_a7efd173ac3d595d11d49a0e4be0b418d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7efd173ac3d595d11d49a0e4be0b418d">HPM_TRGM3_FILTER_SRC_PWM3_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 3 capture Input 5 */</td></tr>
<tr class="separator:a7efd173ac3d595d11d49a0e4be0b418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb16700f27570daa8762d2147408a71" id="r_a6cb16700f27570daa8762d2147408a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cb16700f27570daa8762d2147408a71">HPM_TRGM3_FILTER_SRC_PWM3_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 3 capture Input 6 */</td></tr>
<tr class="separator:a6cb16700f27570daa8762d2147408a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384d33b94d2bff0bc1e04930a8491538" id="r_a384d33b94d2bff0bc1e04930a8491538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384d33b94d2bff0bc1e04930a8491538">HPM_TRGM3_FILTER_SRC_PWM3_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 3 capture Input 7 */</td></tr>
<tr class="separator:a384d33b94d2bff0bc1e04930a8491538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d19b20866a707aa69abbc3d9c73359d" id="r_a8d19b20866a707aa69abbc3d9c73359d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d19b20866a707aa69abbc3d9c73359d">HPM_TRGM3_FILTER_SRC_TRGM3_IN0</a>&#160;&#160;&#160;(0x8UL)   /* TRGM3 iutput 0 */</td></tr>
<tr class="separator:a8d19b20866a707aa69abbc3d9c73359d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f86ce1d582a3bef0ea05ff486d4acd" id="r_ad1f86ce1d582a3bef0ea05ff486d4acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1f86ce1d582a3bef0ea05ff486d4acd">HPM_TRGM3_FILTER_SRC_TRGM3_IN1</a>&#160;&#160;&#160;(0x9UL)   /* TRGM3 iutput 1 */</td></tr>
<tr class="separator:ad1f86ce1d582a3bef0ea05ff486d4acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dfa52a4a01341add6b68a685a1e680e" id="r_a5dfa52a4a01341add6b68a685a1e680e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dfa52a4a01341add6b68a685a1e680e">HPM_TRGM3_FILTER_SRC_TRGM3_IN2</a>&#160;&#160;&#160;(0xAUL)   /* TRGM3 iutput 2 */</td></tr>
<tr class="separator:a5dfa52a4a01341add6b68a685a1e680e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1de15e976c7804c63f52a9650b3c2b8" id="r_ac1de15e976c7804c63f52a9650b3c2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1de15e976c7804c63f52a9650b3c2b8">HPM_TRGM3_FILTER_SRC_TRGM3_IN3</a>&#160;&#160;&#160;(0xBUL)   /* TRGM3 iutput 3 */</td></tr>
<tr class="separator:ac1de15e976c7804c63f52a9650b3c2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6586aeb0893a8f2b46a35f8008b626d2" id="r_a6586aeb0893a8f2b46a35f8008b626d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6586aeb0893a8f2b46a35f8008b626d2">HPM_TRGM3_FILTER_SRC_TRGM3_IN4</a>&#160;&#160;&#160;(0xCUL)   /* TRGM3 iutput 4 */</td></tr>
<tr class="separator:a6586aeb0893a8f2b46a35f8008b626d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282bf30d9e8682e4dfcb8a93c729af59" id="r_a282bf30d9e8682e4dfcb8a93c729af59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a282bf30d9e8682e4dfcb8a93c729af59">HPM_TRGM3_FILTER_SRC_TRGM3_IN5</a>&#160;&#160;&#160;(0xDUL)   /* TRGM3 iutput 5 */</td></tr>
<tr class="separator:a282bf30d9e8682e4dfcb8a93c729af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100aab28a4be5d4856170305317f3813" id="r_a100aab28a4be5d4856170305317f3813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a100aab28a4be5d4856170305317f3813">HPM_TRGM3_FILTER_SRC_TRGM3_IN6</a>&#160;&#160;&#160;(0xEUL)   /* TRGM3 iutput 6 */</td></tr>
<tr class="separator:a100aab28a4be5d4856170305317f3813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c3bd4f82c7d1f39b6461f812cdffa0" id="r_a79c3bd4f82c7d1f39b6461f812cdffa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79c3bd4f82c7d1f39b6461f812cdffa0">HPM_TRGM3_FILTER_SRC_TRGM3_IN7</a>&#160;&#160;&#160;(0xFUL)   /* TRGM3 iutput 7 */</td></tr>
<tr class="separator:a79c3bd4f82c7d1f39b6461f812cdffa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d9cfcc2ac0f635d6d82f16af7ecfd4" id="r_a57d9cfcc2ac0f635d6d82f16af7ecfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57d9cfcc2ac0f635d6d82f16af7ecfd4">HPM_TRGM3_FILTER_SRC_TRGM3_IN8</a>&#160;&#160;&#160;(0x10UL)  /* TRGM3 iutput 8 */</td></tr>
<tr class="separator:a57d9cfcc2ac0f635d6d82f16af7ecfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ade8766d70a38416b89d1dde9f8f17" id="r_ab3ade8766d70a38416b89d1dde9f8f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3ade8766d70a38416b89d1dde9f8f17">HPM_TRGM3_FILTER_SRC_TRGM3_IN9</a>&#160;&#160;&#160;(0x11UL)  /* TRGM3 iutput 9 */</td></tr>
<tr class="separator:ab3ade8766d70a38416b89d1dde9f8f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033b3004a455ae8889841a6c7cf7f535" id="r_a033b3004a455ae8889841a6c7cf7f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a033b3004a455ae8889841a6c7cf7f535">HPM_TRGM3_FILTER_SRC_TRGM3_IN10</a>&#160;&#160;&#160;(0x12UL)  /* TRGM3 iutput 10 */</td></tr>
<tr class="separator:a033b3004a455ae8889841a6c7cf7f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716423a8bc916d54ee80dd18b3047eec" id="r_a716423a8bc916d54ee80dd18b3047eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a716423a8bc916d54ee80dd18b3047eec">HPM_TRGM3_FILTER_SRC_TRGM3_IN11</a>&#160;&#160;&#160;(0x13UL)  /* TRGM3 iutput 11 */</td></tr>
<tr class="separator:a716423a8bc916d54ee80dd18b3047eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3801ff14beeb3e79c4fa11f379371464" id="r_a3801ff14beeb3e79c4fa11f379371464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3801ff14beeb3e79c4fa11f379371464">HPM_TRGM0_DMA_SRC_PWM0_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 0 comparator 0 */</td></tr>
<tr class="separator:a3801ff14beeb3e79c4fa11f379371464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f99a75f7a800bcfabe9c1d4395b2ed" id="r_a97f99a75f7a800bcfabe9c1d4395b2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97f99a75f7a800bcfabe9c1d4395b2ed">HPM_TRGM0_DMA_SRC_PWM0_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 0 comparator 1 */</td></tr>
<tr class="separator:a97f99a75f7a800bcfabe9c1d4395b2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071452b2daf5ca90585e0cce20feb242" id="r_a071452b2daf5ca90585e0cce20feb242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a071452b2daf5ca90585e0cce20feb242">HPM_TRGM0_DMA_SRC_PWM0_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 0 comparator 2 */</td></tr>
<tr class="separator:a071452b2daf5ca90585e0cce20feb242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf1dbc4680f9291bf97242762c65df5" id="r_adaf1dbc4680f9291bf97242762c65df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adaf1dbc4680f9291bf97242762c65df5">HPM_TRGM0_DMA_SRC_PWM0_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 0 comparator 3 */</td></tr>
<tr class="separator:adaf1dbc4680f9291bf97242762c65df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf9500f25e55b18bf9761ab662e1a7e" id="r_abcf9500f25e55b18bf9761ab662e1a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcf9500f25e55b18bf9761ab662e1a7e">HPM_TRGM0_DMA_SRC_PWM0_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 0 comparator 4 */</td></tr>
<tr class="separator:abcf9500f25e55b18bf9761ab662e1a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8049a8dec22379dd4827146584486e3a" id="r_a8049a8dec22379dd4827146584486e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8049a8dec22379dd4827146584486e3a">HPM_TRGM0_DMA_SRC_PWM0_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 0 comparator 5 */</td></tr>
<tr class="separator:a8049a8dec22379dd4827146584486e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ef1cc5d445fd8fa11400b9e459ff29" id="r_a21ef1cc5d445fd8fa11400b9e459ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21ef1cc5d445fd8fa11400b9e459ff29">HPM_TRGM0_DMA_SRC_PWM0_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 0 comparator 6 */</td></tr>
<tr class="separator:a21ef1cc5d445fd8fa11400b9e459ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b828b2ac2ed06d08aff5cfc21d5557e" id="r_a4b828b2ac2ed06d08aff5cfc21d5557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b828b2ac2ed06d08aff5cfc21d5557e">HPM_TRGM0_DMA_SRC_PWM0_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 0 comparator 7 */</td></tr>
<tr class="separator:a4b828b2ac2ed06d08aff5cfc21d5557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd68759729243941c53cccfd89dd46a" id="r_a4cd68759729243941c53cccfd89dd46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cd68759729243941c53cccfd89dd46a">HPM_TRGM0_DMA_SRC_PWM0_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 0 comparator 8 */</td></tr>
<tr class="separator:a4cd68759729243941c53cccfd89dd46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b5e131a8264f0bca5779641f60c8a5" id="r_a45b5e131a8264f0bca5779641f60c8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45b5e131a8264f0bca5779641f60c8a5">HPM_TRGM0_DMA_SRC_PWM0_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 0 comparator 9 */</td></tr>
<tr class="separator:a45b5e131a8264f0bca5779641f60c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62cf442357f9b95aa4007904ab68f5a" id="r_ab62cf442357f9b95aa4007904ab68f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab62cf442357f9b95aa4007904ab68f5a">HPM_TRGM0_DMA_SRC_PWM0_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 0 comparator 10 */</td></tr>
<tr class="separator:ab62cf442357f9b95aa4007904ab68f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528f8d6be466a825bde389b95b734a89" id="r_a528f8d6be466a825bde389b95b734a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a528f8d6be466a825bde389b95b734a89">HPM_TRGM0_DMA_SRC_PWM0_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 0 comparator 11 */</td></tr>
<tr class="separator:a528f8d6be466a825bde389b95b734a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fbadac5165a700298b01403d99ab4b" id="r_a83fbadac5165a700298b01403d99ab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83fbadac5165a700298b01403d99ab4b">HPM_TRGM0_DMA_SRC_PWM0_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 0 comparator 12 */</td></tr>
<tr class="separator:a83fbadac5165a700298b01403d99ab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb300ad3103d3be5a9fad7227a0b42ca" id="r_abb300ad3103d3be5a9fad7227a0b42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb300ad3103d3be5a9fad7227a0b42ca">HPM_TRGM0_DMA_SRC_PWM0_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 0 comparator 13 */</td></tr>
<tr class="separator:abb300ad3103d3be5a9fad7227a0b42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5b7be4c2f3ed4578d5007ba627d75d" id="r_a9c5b7be4c2f3ed4578d5007ba627d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c5b7be4c2f3ed4578d5007ba627d75d">HPM_TRGM0_DMA_SRC_PWM0_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 0 comparator 14 */</td></tr>
<tr class="separator:a9c5b7be4c2f3ed4578d5007ba627d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab176c3d7c440876e81dda1894257aac5" id="r_ab176c3d7c440876e81dda1894257aac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab176c3d7c440876e81dda1894257aac5">HPM_TRGM0_DMA_SRC_PWM0_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 0 comparator 15 */</td></tr>
<tr class="separator:ab176c3d7c440876e81dda1894257aac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4edbbb4f8e43b0fe040bab16f365ba" id="r_a4f4edbbb4f8e43b0fe040bab16f365ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f4edbbb4f8e43b0fe040bab16f365ba">HPM_TRGM0_DMA_SRC_PWM0_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 0 comparator 16 */</td></tr>
<tr class="separator:a4f4edbbb4f8e43b0fe040bab16f365ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a58db3a59dfe4b3c1ba22ad6556746" id="r_a18a58db3a59dfe4b3c1ba22ad6556746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18a58db3a59dfe4b3c1ba22ad6556746">HPM_TRGM0_DMA_SRC_PWM0_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 0 comparator 17 */</td></tr>
<tr class="separator:a18a58db3a59dfe4b3c1ba22ad6556746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7948a0719a8253a0cc14e06315cfb120" id="r_a7948a0719a8253a0cc14e06315cfb120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7948a0719a8253a0cc14e06315cfb120">HPM_TRGM0_DMA_SRC_PWM0_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 0 comparator 18 */</td></tr>
<tr class="separator:a7948a0719a8253a0cc14e06315cfb120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af520d65912ad75de61059eb6af91de35" id="r_af520d65912ad75de61059eb6af91de35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af520d65912ad75de61059eb6af91de35">HPM_TRGM0_DMA_SRC_PWM0_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 0 comparator 19 */</td></tr>
<tr class="separator:af520d65912ad75de61059eb6af91de35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4584d71a5f74ee26b1fe71df044cfc3d" id="r_a4584d71a5f74ee26b1fe71df044cfc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4584d71a5f74ee26b1fe71df044cfc3d">HPM_TRGM0_DMA_SRC_PWM0_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 0 comparator 20 */</td></tr>
<tr class="separator:a4584d71a5f74ee26b1fe71df044cfc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4673cf99f7060b910403588b772fb2" id="r_aed4673cf99f7060b910403588b772fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed4673cf99f7060b910403588b772fb2">HPM_TRGM0_DMA_SRC_PWM0_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 0 comparator 21 */</td></tr>
<tr class="separator:aed4673cf99f7060b910403588b772fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61a30b4ac531a6db74d186027f978a1" id="r_aa61a30b4ac531a6db74d186027f978a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61a30b4ac531a6db74d186027f978a1">HPM_TRGM0_DMA_SRC_PWM0_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 0 comparator 22 */</td></tr>
<tr class="separator:aa61a30b4ac531a6db74d186027f978a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565b0bafd0813db9d4a23423624e6f85" id="r_a565b0bafd0813db9d4a23423624e6f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a565b0bafd0813db9d4a23423624e6f85">HPM_TRGM0_DMA_SRC_PWM0_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 0 comparator 23 */</td></tr>
<tr class="separator:a565b0bafd0813db9d4a23423624e6f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310b94e33dcbf64562b6461b1022b264" id="r_a310b94e33dcbf64562b6461b1022b264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a310b94e33dcbf64562b6461b1022b264">HPM_TRGM0_DMA_SRC_PWM0_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 counter reload */</td></tr>
<tr class="separator:a310b94e33dcbf64562b6461b1022b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efe94aa8a0f365f7dc5bb1e0bdab547" id="r_a6efe94aa8a0f365f7dc5bb1e0bdab547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6efe94aa8a0f365f7dc5bb1e0bdab547">HPM_TRGM0_DMA_SRC_PWM0_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 half cycle reload */</td></tr>
<tr class="separator:a6efe94aa8a0f365f7dc5bb1e0bdab547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12eca9afb085607ed009b425b75d6abf" id="r_a12eca9afb085607ed009b425b75d6abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12eca9afb085607ed009b425b75d6abf">HPM_TRGM0_DMA_SRC_PWM0_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 extended counter reload */</td></tr>
<tr class="separator:a12eca9afb085607ed009b425b75d6abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33494614625bdb5ac5f9455edc073dea" id="r_a33494614625bdb5ac5f9455edc073dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33494614625bdb5ac5f9455edc073dea">HPM_TRGM0_DMA_SRC_QEI0</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI0 */</td></tr>
<tr class="separator:a33494614625bdb5ac5f9455edc073dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369923a494bae6f5ecfc06d31dc4e134" id="r_a369923a494bae6f5ecfc06d31dc4e134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a369923a494bae6f5ecfc06d31dc4e134">HPM_TRGM0_DMA_SRC_HALL0</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL0 */</td></tr>
<tr class="separator:a369923a494bae6f5ecfc06d31dc4e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d345195be7362dbdaec3285a0dab43" id="r_a83d345195be7362dbdaec3285a0dab43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83d345195be7362dbdaec3285a0dab43">HPM_TRGM1_DMA_SRC_PWM1_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 1 comparator 0 */</td></tr>
<tr class="separator:a83d345195be7362dbdaec3285a0dab43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98161d5054e4eaed5762c0edf4f17329" id="r_a98161d5054e4eaed5762c0edf4f17329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98161d5054e4eaed5762c0edf4f17329">HPM_TRGM1_DMA_SRC_PWM1_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 1 comparator 1 */</td></tr>
<tr class="separator:a98161d5054e4eaed5762c0edf4f17329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adade2e64ddcf2c91b9124733eda3d489" id="r_adade2e64ddcf2c91b9124733eda3d489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adade2e64ddcf2c91b9124733eda3d489">HPM_TRGM1_DMA_SRC_PWM1_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 1 comparator 2 */</td></tr>
<tr class="separator:adade2e64ddcf2c91b9124733eda3d489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7a4d100ac10030824defae9f67047e" id="r_aba7a4d100ac10030824defae9f67047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7a4d100ac10030824defae9f67047e">HPM_TRGM1_DMA_SRC_PWM1_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 1 comparator 3 */</td></tr>
<tr class="separator:aba7a4d100ac10030824defae9f67047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c4f4f4f60f3b2aa01b1858e9d4bc19" id="r_a89c4f4f4f60f3b2aa01b1858e9d4bc19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89c4f4f4f60f3b2aa01b1858e9d4bc19">HPM_TRGM1_DMA_SRC_PWM1_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 1 comparator 4 */</td></tr>
<tr class="separator:a89c4f4f4f60f3b2aa01b1858e9d4bc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee2bc41f2ee878e774842fe79b0370f" id="r_adee2bc41f2ee878e774842fe79b0370f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adee2bc41f2ee878e774842fe79b0370f">HPM_TRGM1_DMA_SRC_PWM1_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 1 comparator 5 */</td></tr>
<tr class="separator:adee2bc41f2ee878e774842fe79b0370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9aa63333c5cb37704861a40e0738ea" id="r_afd9aa63333c5cb37704861a40e0738ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd9aa63333c5cb37704861a40e0738ea">HPM_TRGM1_DMA_SRC_PWM1_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 1 comparator 6 */</td></tr>
<tr class="separator:afd9aa63333c5cb37704861a40e0738ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65f08a7e9c3712b947ca6d604bdc3c2" id="r_ac65f08a7e9c3712b947ca6d604bdc3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac65f08a7e9c3712b947ca6d604bdc3c2">HPM_TRGM1_DMA_SRC_PWM1_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 1 comparator 7 */</td></tr>
<tr class="separator:ac65f08a7e9c3712b947ca6d604bdc3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c883f407b2057c1ac708e469cb3793" id="r_ae0c883f407b2057c1ac708e469cb3793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0c883f407b2057c1ac708e469cb3793">HPM_TRGM1_DMA_SRC_PWM1_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 1 comparator 8 */</td></tr>
<tr class="separator:ae0c883f407b2057c1ac708e469cb3793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8201d5e3f76c2d03201bdbf359a4310d" id="r_a8201d5e3f76c2d03201bdbf359a4310d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8201d5e3f76c2d03201bdbf359a4310d">HPM_TRGM1_DMA_SRC_PWM1_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 1 comparator 9 */</td></tr>
<tr class="separator:a8201d5e3f76c2d03201bdbf359a4310d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6dcb396e946e0e86398ee80893159f" id="r_a8a6dcb396e946e0e86398ee80893159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a6dcb396e946e0e86398ee80893159f">HPM_TRGM1_DMA_SRC_PWM1_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 1 comparator 10 */</td></tr>
<tr class="separator:a8a6dcb396e946e0e86398ee80893159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb614125d73c42af24ffc540c0f8067d" id="r_acb614125d73c42af24ffc540c0f8067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb614125d73c42af24ffc540c0f8067d">HPM_TRGM1_DMA_SRC_PWM1_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 1 comparator 11 */</td></tr>
<tr class="separator:acb614125d73c42af24ffc540c0f8067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba5c23e2b33f6aeeb38d1b3c3fb7f15" id="r_a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ba5c23e2b33f6aeeb38d1b3c3fb7f15">HPM_TRGM1_DMA_SRC_PWM1_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 1 comparator 12 */</td></tr>
<tr class="separator:a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24456ba684afdc3dfa9cc14399b40b1" id="r_af24456ba684afdc3dfa9cc14399b40b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24456ba684afdc3dfa9cc14399b40b1">HPM_TRGM1_DMA_SRC_PWM1_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 1 comparator 13 */</td></tr>
<tr class="separator:af24456ba684afdc3dfa9cc14399b40b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d95997f956d780036cd978fd8847d8" id="r_ab5d95997f956d780036cd978fd8847d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5d95997f956d780036cd978fd8847d8">HPM_TRGM1_DMA_SRC_PWM1_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 1 comparator 14 */</td></tr>
<tr class="separator:ab5d95997f956d780036cd978fd8847d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03dff7022973ab83c4b9f53da4b43d8" id="r_af03dff7022973ab83c4b9f53da4b43d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af03dff7022973ab83c4b9f53da4b43d8">HPM_TRGM1_DMA_SRC_PWM1_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 1 comparator 15 */</td></tr>
<tr class="separator:af03dff7022973ab83c4b9f53da4b43d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ecbbc0112edeb54c33e27ab6eaccbe" id="r_ae2ecbbc0112edeb54c33e27ab6eaccbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2ecbbc0112edeb54c33e27ab6eaccbe">HPM_TRGM1_DMA_SRC_PWM1_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 1 comparator 16 */</td></tr>
<tr class="separator:ae2ecbbc0112edeb54c33e27ab6eaccbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ba99405672c5cd9a2b355e9b63ccb" id="r_a3a5ba99405672c5cd9a2b355e9b63ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a5ba99405672c5cd9a2b355e9b63ccb">HPM_TRGM1_DMA_SRC_PWM1_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 1 comparator 17 */</td></tr>
<tr class="separator:a3a5ba99405672c5cd9a2b355e9b63ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e41787259a5357f3bebe03d84ffe07b" id="r_a3e41787259a5357f3bebe03d84ffe07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e41787259a5357f3bebe03d84ffe07b">HPM_TRGM1_DMA_SRC_PWM1_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 1 comparator 18 */</td></tr>
<tr class="separator:a3e41787259a5357f3bebe03d84ffe07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e645511c8e948ffdca2b120dce9129" id="r_a63e645511c8e948ffdca2b120dce9129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63e645511c8e948ffdca2b120dce9129">HPM_TRGM1_DMA_SRC_PWM1_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 1 comparator 19 */</td></tr>
<tr class="separator:a63e645511c8e948ffdca2b120dce9129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80d1488738eb467f4fdfd4c7574186" id="r_acc80d1488738eb467f4fdfd4c7574186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc80d1488738eb467f4fdfd4c7574186">HPM_TRGM1_DMA_SRC_PWM1_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 1 comparator 20 */</td></tr>
<tr class="separator:acc80d1488738eb467f4fdfd4c7574186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3120235ee82b68f18937c11eb94ed28a" id="r_a3120235ee82b68f18937c11eb94ed28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3120235ee82b68f18937c11eb94ed28a">HPM_TRGM1_DMA_SRC_PWM1_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 1 comparator 21 */</td></tr>
<tr class="separator:a3120235ee82b68f18937c11eb94ed28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe02f3c4b7a7209bd9d21aed5772da1" id="r_a1fe02f3c4b7a7209bd9d21aed5772da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fe02f3c4b7a7209bd9d21aed5772da1">HPM_TRGM1_DMA_SRC_PWM1_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 1 comparator 22 */</td></tr>
<tr class="separator:a1fe02f3c4b7a7209bd9d21aed5772da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadfe44646053dfe96d94fd064224d15" id="r_acadfe44646053dfe96d94fd064224d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acadfe44646053dfe96d94fd064224d15">HPM_TRGM1_DMA_SRC_PWM1_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 1 comparator 23 */</td></tr>
<tr class="separator:acadfe44646053dfe96d94fd064224d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca430492229c599bcfc71b7ed99d4945" id="r_aca430492229c599bcfc71b7ed99d4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca430492229c599bcfc71b7ed99d4945">HPM_TRGM1_DMA_SRC_PWM1_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 counter reload */</td></tr>
<tr class="separator:aca430492229c599bcfc71b7ed99d4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b575ef543401f4451758a1acf85c14" id="r_ab6b575ef543401f4451758a1acf85c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6b575ef543401f4451758a1acf85c14">HPM_TRGM1_DMA_SRC_PWM1_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 half cycle reload */</td></tr>
<tr class="separator:ab6b575ef543401f4451758a1acf85c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04565f16690b0f3d6a276d38534de34c" id="r_a04565f16690b0f3d6a276d38534de34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04565f16690b0f3d6a276d38534de34c">HPM_TRGM1_DMA_SRC_PWM1_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 extended counter reload */</td></tr>
<tr class="separator:a04565f16690b0f3d6a276d38534de34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5c90eb41b7d8b8a96e8230532d8efc" id="r_a0f5c90eb41b7d8b8a96e8230532d8efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f5c90eb41b7d8b8a96e8230532d8efc">HPM_TRGM1_DMA_SRC_QEI1</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI1 */</td></tr>
<tr class="separator:a0f5c90eb41b7d8b8a96e8230532d8efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa30006ed31343b12eb151490ad56d1f" id="r_afa30006ed31343b12eb151490ad56d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa30006ed31343b12eb151490ad56d1f">HPM_TRGM1_DMA_SRC_HALL1</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL1 */</td></tr>
<tr class="separator:afa30006ed31343b12eb151490ad56d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea023df801ec5ce5ec3a7972b4906ae" id="r_a0ea023df801ec5ce5ec3a7972b4906ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ea023df801ec5ce5ec3a7972b4906ae">HPM_TRGM2_DMA_SRC_PWM2_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 2 comparator 0 */</td></tr>
<tr class="separator:a0ea023df801ec5ce5ec3a7972b4906ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930427b56857dd6975bb31392f2a9f2f" id="r_a930427b56857dd6975bb31392f2a9f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a930427b56857dd6975bb31392f2a9f2f">HPM_TRGM2_DMA_SRC_PWM2_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 2 comparator 1 */</td></tr>
<tr class="separator:a930427b56857dd6975bb31392f2a9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2197b02bc87b2e90fe6b2ede27a7e38c" id="r_a2197b02bc87b2e90fe6b2ede27a7e38c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2197b02bc87b2e90fe6b2ede27a7e38c">HPM_TRGM2_DMA_SRC_PWM2_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 2 comparator 2 */</td></tr>
<tr class="separator:a2197b02bc87b2e90fe6b2ede27a7e38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0810d5d498771287a02bc0aba8ce2deb" id="r_a0810d5d498771287a02bc0aba8ce2deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0810d5d498771287a02bc0aba8ce2deb">HPM_TRGM2_DMA_SRC_PWM2_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 2 comparator 3 */</td></tr>
<tr class="separator:a0810d5d498771287a02bc0aba8ce2deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe84a3e33208fe535451bb28ca0e7ed6" id="r_afe84a3e33208fe535451bb28ca0e7ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe84a3e33208fe535451bb28ca0e7ed6">HPM_TRGM2_DMA_SRC_PWM2_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 2 comparator 4 */</td></tr>
<tr class="separator:afe84a3e33208fe535451bb28ca0e7ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fb64b26bab5b8cc80d48c35f5184c4" id="r_a07fb64b26bab5b8cc80d48c35f5184c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07fb64b26bab5b8cc80d48c35f5184c4">HPM_TRGM2_DMA_SRC_PWM2_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 2 comparator 5 */</td></tr>
<tr class="separator:a07fb64b26bab5b8cc80d48c35f5184c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf183d0044c716cf05901127cdde17d" id="r_abaf183d0044c716cf05901127cdde17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abaf183d0044c716cf05901127cdde17d">HPM_TRGM2_DMA_SRC_PWM2_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 2 comparator 6 */</td></tr>
<tr class="separator:abaf183d0044c716cf05901127cdde17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1187292ae676408efd4286add9d0cdb9" id="r_a1187292ae676408efd4286add9d0cdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1187292ae676408efd4286add9d0cdb9">HPM_TRGM2_DMA_SRC_PWM2_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 2 comparator 7 */</td></tr>
<tr class="separator:a1187292ae676408efd4286add9d0cdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc20e8a99df3782a5f7eef7be27bd16f" id="r_adc20e8a99df3782a5f7eef7be27bd16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc20e8a99df3782a5f7eef7be27bd16f">HPM_TRGM2_DMA_SRC_PWM2_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 2 comparator 8 */</td></tr>
<tr class="separator:adc20e8a99df3782a5f7eef7be27bd16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8639ba865be401db11da7675d788b6ca" id="r_a8639ba865be401db11da7675d788b6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8639ba865be401db11da7675d788b6ca">HPM_TRGM2_DMA_SRC_PWM2_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 2 comparator 9 */</td></tr>
<tr class="separator:a8639ba865be401db11da7675d788b6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f7ec2032675200d42e31de49c13e6b" id="r_a09f7ec2032675200d42e31de49c13e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09f7ec2032675200d42e31de49c13e6b">HPM_TRGM2_DMA_SRC_PWM2_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 2 comparator 10 */</td></tr>
<tr class="separator:a09f7ec2032675200d42e31de49c13e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e712c8587346c26aa3157799c9b892" id="r_ab6e712c8587346c26aa3157799c9b892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6e712c8587346c26aa3157799c9b892">HPM_TRGM2_DMA_SRC_PWM2_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 2 comparator 11 */</td></tr>
<tr class="separator:ab6e712c8587346c26aa3157799c9b892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5edfa6354188a513d0ff1896a4e6f926" id="r_a5edfa6354188a513d0ff1896a4e6f926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5edfa6354188a513d0ff1896a4e6f926">HPM_TRGM2_DMA_SRC_PWM2_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 2 comparator 12 */</td></tr>
<tr class="separator:a5edfa6354188a513d0ff1896a4e6f926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605628e06c1a5ec6dae61c1c2f617d0b" id="r_a605628e06c1a5ec6dae61c1c2f617d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a605628e06c1a5ec6dae61c1c2f617d0b">HPM_TRGM2_DMA_SRC_PWM2_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 2 comparator 13 */</td></tr>
<tr class="separator:a605628e06c1a5ec6dae61c1c2f617d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d14b0ff3aca06d8d93c60634f06f9ef" id="r_a4d14b0ff3aca06d8d93c60634f06f9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d14b0ff3aca06d8d93c60634f06f9ef">HPM_TRGM2_DMA_SRC_PWM2_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 2 comparator 14 */</td></tr>
<tr class="separator:a4d14b0ff3aca06d8d93c60634f06f9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e73c828ecba92ef6c9435238a717bd3" id="r_a8e73c828ecba92ef6c9435238a717bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e73c828ecba92ef6c9435238a717bd3">HPM_TRGM2_DMA_SRC_PWM2_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 2 comparator 15 */</td></tr>
<tr class="separator:a8e73c828ecba92ef6c9435238a717bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613ee6097882e45d7d9af45d811dd462" id="r_a613ee6097882e45d7d9af45d811dd462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a613ee6097882e45d7d9af45d811dd462">HPM_TRGM2_DMA_SRC_PWM2_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 2 comparator 16 */</td></tr>
<tr class="separator:a613ee6097882e45d7d9af45d811dd462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d7440352c5c55c42e8fca607731f62" id="r_a89d7440352c5c55c42e8fca607731f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89d7440352c5c55c42e8fca607731f62">HPM_TRGM2_DMA_SRC_PWM2_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 2 comparator 17 */</td></tr>
<tr class="separator:a89d7440352c5c55c42e8fca607731f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7076b4618c84796a90918bdff9d53851" id="r_a7076b4618c84796a90918bdff9d53851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7076b4618c84796a90918bdff9d53851">HPM_TRGM2_DMA_SRC_PWM2_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 2 comparator 18 */</td></tr>
<tr class="separator:a7076b4618c84796a90918bdff9d53851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0e02a49aace2950c646197b92fe48b" id="r_a3d0e02a49aace2950c646197b92fe48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d0e02a49aace2950c646197b92fe48b">HPM_TRGM2_DMA_SRC_PWM2_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 2 comparator 19 */</td></tr>
<tr class="separator:a3d0e02a49aace2950c646197b92fe48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45090d5838f4fe707f413bc0b096b679" id="r_a45090d5838f4fe707f413bc0b096b679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45090d5838f4fe707f413bc0b096b679">HPM_TRGM2_DMA_SRC_PWM2_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 2 comparator 20 */</td></tr>
<tr class="separator:a45090d5838f4fe707f413bc0b096b679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fe96a39ec11e8d0feb1ba40f3c0fbf" id="r_ae3fe96a39ec11e8d0feb1ba40f3c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3fe96a39ec11e8d0feb1ba40f3c0fbf">HPM_TRGM2_DMA_SRC_PWM2_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 2 comparator 21 */</td></tr>
<tr class="separator:ae3fe96a39ec11e8d0feb1ba40f3c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095b73d44fe9c6ad6d6168daa6bae759" id="r_a095b73d44fe9c6ad6d6168daa6bae759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a095b73d44fe9c6ad6d6168daa6bae759">HPM_TRGM2_DMA_SRC_PWM2_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 2 comparator 22 */</td></tr>
<tr class="separator:a095b73d44fe9c6ad6d6168daa6bae759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3936668af351ea520026e735fd18552" id="r_ad3936668af351ea520026e735fd18552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3936668af351ea520026e735fd18552">HPM_TRGM2_DMA_SRC_PWM2_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 2 comparator 23 */</td></tr>
<tr class="separator:ad3936668af351ea520026e735fd18552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1324e61cc32ba51aaaa73ceb814503e4" id="r_a1324e61cc32ba51aaaa73ceb814503e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1324e61cc32ba51aaaa73ceb814503e4">HPM_TRGM2_DMA_SRC_PWM2_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 counter reload */</td></tr>
<tr class="separator:a1324e61cc32ba51aaaa73ceb814503e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1a7c725ffc4175e4324d7ff3bc8c87" id="r_a9b1a7c725ffc4175e4324d7ff3bc8c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b1a7c725ffc4175e4324d7ff3bc8c87">HPM_TRGM2_DMA_SRC_PWM2_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 half cycle reload */</td></tr>
<tr class="separator:a9b1a7c725ffc4175e4324d7ff3bc8c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708611b801556c8ab4bcebb272789185" id="r_a708611b801556c8ab4bcebb272789185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a708611b801556c8ab4bcebb272789185">HPM_TRGM2_DMA_SRC_PWM2_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 extended counter reload */</td></tr>
<tr class="separator:a708611b801556c8ab4bcebb272789185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7cb0335878d0f67f1d37d65fafd560" id="r_a4d7cb0335878d0f67f1d37d65fafd560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d7cb0335878d0f67f1d37d65fafd560">HPM_TRGM2_DMA_SRC_QEI2</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI2 */</td></tr>
<tr class="separator:a4d7cb0335878d0f67f1d37d65fafd560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5095a75c440dead5d58bbc8c8b5ea715" id="r_a5095a75c440dead5d58bbc8c8b5ea715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5095a75c440dead5d58bbc8c8b5ea715">HPM_TRGM2_DMA_SRC_HALL2</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL2 */</td></tr>
<tr class="separator:a5095a75c440dead5d58bbc8c8b5ea715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2270cbdc1ddb62bc122a7e8ccf63a6eb" id="r_a2270cbdc1ddb62bc122a7e8ccf63a6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2270cbdc1ddb62bc122a7e8ccf63a6eb">HPM_TRGM3_DMA_SRC_PWM3_CMP0</a>&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 3 comparator 0 */</td></tr>
<tr class="separator:a2270cbdc1ddb62bc122a7e8ccf63a6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa859e4ba63fe26f5746632c28295616a" id="r_aa859e4ba63fe26f5746632c28295616a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa859e4ba63fe26f5746632c28295616a">HPM_TRGM3_DMA_SRC_PWM3_CMP1</a>&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 3 comparator 1 */</td></tr>
<tr class="separator:aa859e4ba63fe26f5746632c28295616a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fe87a0316f043b62f696026970a9a3" id="r_a15fe87a0316f043b62f696026970a9a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15fe87a0316f043b62f696026970a9a3">HPM_TRGM3_DMA_SRC_PWM3_CMP2</a>&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 3 comparator 2 */</td></tr>
<tr class="separator:a15fe87a0316f043b62f696026970a9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620c582ded56bc367651595530e1170d" id="r_a620c582ded56bc367651595530e1170d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a620c582ded56bc367651595530e1170d">HPM_TRGM3_DMA_SRC_PWM3_CMP3</a>&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 3 comparator 3 */</td></tr>
<tr class="separator:a620c582ded56bc367651595530e1170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636f6e7dcdcdb1091e05db49e82de371" id="r_a636f6e7dcdcdb1091e05db49e82de371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a636f6e7dcdcdb1091e05db49e82de371">HPM_TRGM3_DMA_SRC_PWM3_CMP4</a>&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 3 comparator 4 */</td></tr>
<tr class="separator:a636f6e7dcdcdb1091e05db49e82de371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af700f858b99e932a3f88569e4256f747" id="r_af700f858b99e932a3f88569e4256f747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af700f858b99e932a3f88569e4256f747">HPM_TRGM3_DMA_SRC_PWM3_CMP5</a>&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 3 comparator 5 */</td></tr>
<tr class="separator:af700f858b99e932a3f88569e4256f747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393bea7c9088e2c24b39f69b9143a4f1" id="r_a393bea7c9088e2c24b39f69b9143a4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a393bea7c9088e2c24b39f69b9143a4f1">HPM_TRGM3_DMA_SRC_PWM3_CMP6</a>&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 3 comparator 6 */</td></tr>
<tr class="separator:a393bea7c9088e2c24b39f69b9143a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46eb8dc1fc69d3752ff8d05c106bd40b" id="r_a46eb8dc1fc69d3752ff8d05c106bd40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46eb8dc1fc69d3752ff8d05c106bd40b">HPM_TRGM3_DMA_SRC_PWM3_CMP7</a>&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 3 comparator 7 */</td></tr>
<tr class="separator:a46eb8dc1fc69d3752ff8d05c106bd40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af735a53f5d3f4d7746c8418f88d68501" id="r_af735a53f5d3f4d7746c8418f88d68501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af735a53f5d3f4d7746c8418f88d68501">HPM_TRGM3_DMA_SRC_PWM3_CMP8</a>&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 3 comparator 8 */</td></tr>
<tr class="separator:af735a53f5d3f4d7746c8418f88d68501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b95557f64059416bd88d79e8b099a4c" id="r_a0b95557f64059416bd88d79e8b099a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b95557f64059416bd88d79e8b099a4c">HPM_TRGM3_DMA_SRC_PWM3_CMP9</a>&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 3 comparator 9 */</td></tr>
<tr class="separator:a0b95557f64059416bd88d79e8b099a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955448798053a8027884fe9cdd0809e3" id="r_a955448798053a8027884fe9cdd0809e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a955448798053a8027884fe9cdd0809e3">HPM_TRGM3_DMA_SRC_PWM3_CMP10</a>&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 3 comparator 10 */</td></tr>
<tr class="separator:a955448798053a8027884fe9cdd0809e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0127d12cc2adb704753fb3b08152367" id="r_aa0127d12cc2adb704753fb3b08152367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0127d12cc2adb704753fb3b08152367">HPM_TRGM3_DMA_SRC_PWM3_CMP11</a>&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 3 comparator 11 */</td></tr>
<tr class="separator:aa0127d12cc2adb704753fb3b08152367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965e7f46f1e459cbdf96165a47043ef3" id="r_a965e7f46f1e459cbdf96165a47043ef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a965e7f46f1e459cbdf96165a47043ef3">HPM_TRGM3_DMA_SRC_PWM3_CMP12</a>&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 3 comparator 12 */</td></tr>
<tr class="separator:a965e7f46f1e459cbdf96165a47043ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22235230fa546aa9b70bb999825abf5a" id="r_a22235230fa546aa9b70bb999825abf5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22235230fa546aa9b70bb999825abf5a">HPM_TRGM3_DMA_SRC_PWM3_CMP13</a>&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 3 comparator 13 */</td></tr>
<tr class="separator:a22235230fa546aa9b70bb999825abf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aff166579ec2b700a03ad22d960cb90" id="r_a7aff166579ec2b700a03ad22d960cb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7aff166579ec2b700a03ad22d960cb90">HPM_TRGM3_DMA_SRC_PWM3_CMP14</a>&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 3 comparator 14 */</td></tr>
<tr class="separator:a7aff166579ec2b700a03ad22d960cb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29149c916077de747bb325c90755d6ea" id="r_a29149c916077de747bb325c90755d6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29149c916077de747bb325c90755d6ea">HPM_TRGM3_DMA_SRC_PWM3_CMP15</a>&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 3 comparator 15 */</td></tr>
<tr class="separator:a29149c916077de747bb325c90755d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2946e480901d3c96b7a6e10bbbc46453" id="r_a2946e480901d3c96b7a6e10bbbc46453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2946e480901d3c96b7a6e10bbbc46453">HPM_TRGM3_DMA_SRC_PWM3_CMP16</a>&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 3 comparator 16 */</td></tr>
<tr class="separator:a2946e480901d3c96b7a6e10bbbc46453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1ec0e0884512595e888ae04f5f8943" id="r_a7b1ec0e0884512595e888ae04f5f8943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b1ec0e0884512595e888ae04f5f8943">HPM_TRGM3_DMA_SRC_PWM3_CMP17</a>&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 3 comparator 17 */</td></tr>
<tr class="separator:a7b1ec0e0884512595e888ae04f5f8943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88af037a44c59c5cd2ea0522dd45d315" id="r_a88af037a44c59c5cd2ea0522dd45d315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88af037a44c59c5cd2ea0522dd45d315">HPM_TRGM3_DMA_SRC_PWM3_CMP18</a>&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 3 comparator 18 */</td></tr>
<tr class="separator:a88af037a44c59c5cd2ea0522dd45d315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd74cb7c07d1b6642e8602757494badc" id="r_afd74cb7c07d1b6642e8602757494badc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd74cb7c07d1b6642e8602757494badc">HPM_TRGM3_DMA_SRC_PWM3_CMP19</a>&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 3 comparator 19 */</td></tr>
<tr class="separator:afd74cb7c07d1b6642e8602757494badc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb643841646bb7b3a985653efa9635a" id="r_a1cb643841646bb7b3a985653efa9635a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cb643841646bb7b3a985653efa9635a">HPM_TRGM3_DMA_SRC_PWM3_CMP20</a>&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 3 comparator 20 */</td></tr>
<tr class="separator:a1cb643841646bb7b3a985653efa9635a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1970b5cc223fd22604d2ddc801fae4" id="r_a1e1970b5cc223fd22604d2ddc801fae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e1970b5cc223fd22604d2ddc801fae4">HPM_TRGM3_DMA_SRC_PWM3_CMP21</a>&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 3 comparator 21 */</td></tr>
<tr class="separator:a1e1970b5cc223fd22604d2ddc801fae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ebd8d29e5cedb54facff1f07ce5303" id="r_a86ebd8d29e5cedb54facff1f07ce5303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86ebd8d29e5cedb54facff1f07ce5303">HPM_TRGM3_DMA_SRC_PWM3_CMP22</a>&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 3 comparator 22 */</td></tr>
<tr class="separator:a86ebd8d29e5cedb54facff1f07ce5303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60061418bb66bfdc76767af8d7e6966e" id="r_a60061418bb66bfdc76767af8d7e6966e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60061418bb66bfdc76767af8d7e6966e">HPM_TRGM3_DMA_SRC_PWM3_CMP23</a>&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 3 comparator 23 */</td></tr>
<tr class="separator:a60061418bb66bfdc76767af8d7e6966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20705220181fb8b8706d7c02d2ce4f9" id="r_ab20705220181fb8b8706d7c02d2ce4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab20705220181fb8b8706d7c02d2ce4f9">HPM_TRGM3_DMA_SRC_PWM3_RLD</a>&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 counter reload */</td></tr>
<tr class="separator:ab20705220181fb8b8706d7c02d2ce4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9c911a58f716527d5cd1dcfc70f915" id="r_a1f9c911a58f716527d5cd1dcfc70f915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f9c911a58f716527d5cd1dcfc70f915">HPM_TRGM3_DMA_SRC_PWM3_HALFRLD</a>&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 half cycle reload */</td></tr>
<tr class="separator:a1f9c911a58f716527d5cd1dcfc70f915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6331436f9b55db0de1e1c14e917d0194" id="r_a6331436f9b55db0de1e1c14e917d0194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6331436f9b55db0de1e1c14e917d0194">HPM_TRGM3_DMA_SRC_PWM3_XRLD</a>&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 extended counter reload */</td></tr>
<tr class="separator:a6331436f9b55db0de1e1c14e917d0194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af978c64095466787480d6a0164ffaaee" id="r_af978c64095466787480d6a0164ffaaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af978c64095466787480d6a0164ffaaee">HPM_TRGM3_DMA_SRC_QEI3</a>&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI3 */</td></tr>
<tr class="separator:af978c64095466787480d6a0164ffaaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8ebe2831b1d94aaf2f41b2061d6417" id="r_a8e8ebe2831b1d94aaf2f41b2061d6417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e8ebe2831b1d94aaf2f41b2061d6417">HPM_TRGM3_DMA_SRC_HALL3</a>&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL3 */</td></tr>
<tr class="separator:a8e8ebe2831b1d94aaf2f41b2061d6417"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a369923a494bae6f5ecfc06d31dc4e134" name="a369923a494bae6f5ecfc06d31dc4e134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369923a494bae6f5ecfc06d31dc4e134">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_HALL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_HALL0&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3801ff14beeb3e79c4fa11f379371464" name="a3801ff14beeb3e79c4fa11f379371464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3801ff14beeb3e79c4fa11f379371464">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 0 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97f99a75f7a800bcfabe9c1d4395b2ed" name="a97f99a75f7a800bcfabe9c1d4395b2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f99a75f7a800bcfabe9c1d4395b2ed">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 0 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62cf442357f9b95aa4007904ab68f5a" name="ab62cf442357f9b95aa4007904ab68f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62cf442357f9b95aa4007904ab68f5a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 0 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528f8d6be466a825bde389b95b734a89" name="a528f8d6be466a825bde389b95b734a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528f8d6be466a825bde389b95b734a89">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 0 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83fbadac5165a700298b01403d99ab4b" name="a83fbadac5165a700298b01403d99ab4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83fbadac5165a700298b01403d99ab4b">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 0 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb300ad3103d3be5a9fad7227a0b42ca" name="abb300ad3103d3be5a9fad7227a0b42ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb300ad3103d3be5a9fad7227a0b42ca">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 0 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5b7be4c2f3ed4578d5007ba627d75d" name="a9c5b7be4c2f3ed4578d5007ba627d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5b7be4c2f3ed4578d5007ba627d75d">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 0 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab176c3d7c440876e81dda1894257aac5" name="ab176c3d7c440876e81dda1894257aac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab176c3d7c440876e81dda1894257aac5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 0 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f4edbbb4f8e43b0fe040bab16f365ba" name="a4f4edbbb4f8e43b0fe040bab16f365ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4edbbb4f8e43b0fe040bab16f365ba">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 0 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18a58db3a59dfe4b3c1ba22ad6556746" name="a18a58db3a59dfe4b3c1ba22ad6556746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a58db3a59dfe4b3c1ba22ad6556746">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 0 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7948a0719a8253a0cc14e06315cfb120" name="a7948a0719a8253a0cc14e06315cfb120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7948a0719a8253a0cc14e06315cfb120">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 0 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af520d65912ad75de61059eb6af91de35" name="af520d65912ad75de61059eb6af91de35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af520d65912ad75de61059eb6af91de35">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 0 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071452b2daf5ca90585e0cce20feb242" name="a071452b2daf5ca90585e0cce20feb242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071452b2daf5ca90585e0cce20feb242">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 0 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4584d71a5f74ee26b1fe71df044cfc3d" name="a4584d71a5f74ee26b1fe71df044cfc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4584d71a5f74ee26b1fe71df044cfc3d">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 0 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4673cf99f7060b910403588b772fb2" name="aed4673cf99f7060b910403588b772fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4673cf99f7060b910403588b772fb2">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 0 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61a30b4ac531a6db74d186027f978a1" name="aa61a30b4ac531a6db74d186027f978a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61a30b4ac531a6db74d186027f978a1">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 0 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565b0bafd0813db9d4a23423624e6f85" name="a565b0bafd0813db9d4a23423624e6f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565b0bafd0813db9d4a23423624e6f85">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 0 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaf1dbc4680f9291bf97242762c65df5" name="adaf1dbc4680f9291bf97242762c65df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf1dbc4680f9291bf97242762c65df5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 0 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcf9500f25e55b18bf9761ab662e1a7e" name="abcf9500f25e55b18bf9761ab662e1a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf9500f25e55b18bf9761ab662e1a7e">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 0 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8049a8dec22379dd4827146584486e3a" name="a8049a8dec22379dd4827146584486e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8049a8dec22379dd4827146584486e3a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 0 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ef1cc5d445fd8fa11400b9e459ff29" name="a21ef1cc5d445fd8fa11400b9e459ff29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ef1cc5d445fd8fa11400b9e459ff29">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 0 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b828b2ac2ed06d08aff5cfc21d5557e" name="a4b828b2ac2ed06d08aff5cfc21d5557e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b828b2ac2ed06d08aff5cfc21d5557e">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 0 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd68759729243941c53cccfd89dd46a" name="a4cd68759729243941c53cccfd89dd46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd68759729243941c53cccfd89dd46a">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 0 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b5e131a8264f0bca5779641f60c8a5" name="a45b5e131a8264f0bca5779641f60c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b5e131a8264f0bca5779641f60c8a5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 0 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6efe94aa8a0f365f7dc5bb1e0bdab547" name="a6efe94aa8a0f365f7dc5bb1e0bdab547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efe94aa8a0f365f7dc5bb1e0bdab547">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a310b94e33dcbf64562b6461b1022b264" name="a310b94e33dcbf64562b6461b1022b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310b94e33dcbf64562b6461b1022b264">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12eca9afb085607ed009b425b75d6abf" name="a12eca9afb085607ed009b425b75d6abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12eca9afb085607ed009b425b75d6abf">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33494614625bdb5ac5f9455edc073dea" name="a33494614625bdb5ac5f9455edc073dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33494614625bdb5ac5f9455edc073dea">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_QEI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_QEI0&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7370e364bb640985fa16d684b808381f" name="a7370e364bb640985fa16d684b808381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7370e364bb640985fa16d684b808381f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247e41b67fbc4514bbb077fa2f82f014" name="a247e41b67fbc4514bbb077fa2f82f014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247e41b67fbc4514bbb077fa2f82f014">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7280d12924fe34ede8c9f2cc24364a41" name="a7280d12924fe34ede8c9f2cc24364a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7280d12924fe34ede8c9f2cc24364a41">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af606d494e9e320e0c71f57ceaf53ae68" name="af606d494e9e320e0c71f57ceaf53ae68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af606d494e9e320e0c71f57ceaf53ae68">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e6d39867de06007d937900958f2a3a" name="af5e6d39867de06007d937900958f2a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e6d39867de06007d937900958f2a3a">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfaa0fb0a3bd6cc4b482703b291f567d" name="acfaa0fb0a3bd6cc4b482703b291f567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfaa0fb0a3bd6cc4b482703b291f567d">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c808164568f8bbac2294a8934b4a51" name="a48c808164568f8bbac2294a8934b4a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c808164568f8bbac2294a8934b4a51">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4f4fe24bf89cfac644ac45ce4f1dee" name="a1f4f4fe24bf89cfac644ac45ce4f1dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd139fd1f93b03e05f8d50bf5fd51db" name="a4bd139fd1f93b03e05f8d50bf5fd51db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd139fd1f93b03e05f8d50bf5fd51db">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM0 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5264c9c00321ede9944faee9c1a6214f" name="a5264c9c00321ede9944faee9c1a6214f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5264c9c00321ede9944faee9c1a6214f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM0 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0742ce742bfe79bbaa7a39ea72c6d75f" name="a0742ce742bfe79bbaa7a39ea72c6d75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0742ce742bfe79bbaa7a39ea72c6d75f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM0 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80aabb5b77275c140ae875882e199fcc" name="a80aabb5b77275c140ae875882e199fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80aabb5b77275c140ae875882e199fcc">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM0 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a827c45ffc3d237d70d12248ad16149c0" name="a827c45ffc3d237d70d12248ad16149c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827c45ffc3d237d70d12248ad16149c0">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM0 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97efdb485416af15b3efcc125776be87" name="a97efdb485416af15b3efcc125776be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97efdb485416af15b3efcc125776be87">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM0 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7e1672503c6898ff145304edb4e30e7" name="af7e1672503c6898ff145304edb4e30e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e1672503c6898ff145304edb4e30e7">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM0 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b69e17334b6b3c45aea49a57342c102" name="a7b69e17334b6b3c45aea49a57342c102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b69e17334b6b3c45aea49a57342c102">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM0 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c2cc0055e0a58741f3f94b754c6ffb" name="a53c2cc0055e0a58741f3f94b754c6ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c2cc0055e0a58741f3f94b754c6ffb">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM0 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726f7ea879706b8beed2c98f4ba7caf8" name="a726f7ea879706b8beed2c98f4ba7caf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726f7ea879706b8beed2c98f4ba7caf8">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM0 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e106fb46436af833290b6456fe32d4" name="a73e106fb46436af833290b6456fe32d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e106fb46436af833290b6456fe32d4">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM0 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a029a3ae32f32ac3e7e7b43303ab9bf" name="a3a029a3ae32f32ac3e7e7b43303ab9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a029a3ae32f32ac3e7e7b43303ab9bf">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM0 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad201327342fa791acfb5eeb5faad1581" name="ad201327342fa791acfb5eeb5faad1581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad201327342fa791acfb5eeb5faad1581">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9ea61a55199b33b78589a8bdea5ee7b" name="ad9ea61a55199b33b78589a8bdea5ee7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ea61a55199b33b78589a8bdea5ee7b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f99bf70988946026dc1c27906d5d552" name="a4f99bf70988946026dc1c27906d5d552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f99bf70988946026dc1c27906d5d552">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP2_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP2_OUT&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835c3ee00c5da2cd0a6e380e18569dc0" name="a835c3ee00c5da2cd0a6e380e18569dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835c3ee00c5da2cd0a6e380e18569dc0">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP3_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP3_OUT&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e1bd4bdb65535e5bb8b9efc46b1175" name="a18e1bd4bdb65535e5bb8b9efc46b1175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e1bd4bdb65535e5bb8b9efc46b1175">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4dcae4c463298feea4905610c796684" name="ae4dcae4c463298feea4905610c796684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dcae4c463298feea4905610c796684">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2&#160;&#160;&#160;(0x26UL)  /* GPTMR0 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ccfa45fe17a430fe287b346e337a21e" name="a1ccfa45fe17a430fe287b346e337a21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccfa45fe17a430fe287b346e337a21e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3&#160;&#160;&#160;(0x27UL)  /* GPTMR0 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2de793e2927d9c0689c6820c5ad63315" name="a2de793e2927d9c0689c6820c5ad63315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de793e2927d9c0689c6820c5ad63315">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_HALL0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_HALL0_TRGO&#160;&#160;&#160;(0x1DUL)  /* HALL0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0bb112f09a37c5f6f2bbdbe31f6f1e1" name="ad0bb112f09a37c5f6f2bbdbe31f6f1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0bb112f09a37c5f6f2bbdbe31f6f1e1">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT0&#160;&#160;&#160;(0x38UL)  /* PLA0 module output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac18224c24d3665869f7bd1769237fe8a" name="ac18224c24d3665869f7bd1769237fe8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18224c24d3665869f7bd1769237fe8a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT1&#160;&#160;&#160;(0x39UL)  /* PLA0 module output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6f3e89020ba0d601667137774e9dc49" name="aa6f3e89020ba0d601667137774e9dc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f3e89020ba0d601667137774e9dc49">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT2&#160;&#160;&#160;(0x3AUL)  /* PLA0 module output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6065c95db0ca3ebfb9efe2b6b3d11793" name="a6065c95db0ca3ebfb9efe2b6b3d11793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6065c95db0ca3ebfb9efe2b6b3d11793">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT3&#160;&#160;&#160;(0x3BUL)  /* PLA0 module output 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fbcd2670e8717558e6fa47f29dbfcf" name="a88fbcd2670e8717558e6fa47f29dbfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fbcd2670e8717558e6fa47f29dbfcf">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT4&#160;&#160;&#160;(0x3CUL)  /* PLA0 module output 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b9584af9e843b12b631dcfa3dc566e3" name="a0b9584af9e843b12b631dcfa3dc566e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9584af9e843b12b631dcfa3dc566e3">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT5&#160;&#160;&#160;(0x3DUL)  /* PLA0 module output 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94f63f93c6171ced0fbac7c42e38c82a" name="a94f63f93c6171ced0fbac7c42e38c82a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f63f93c6171ced0fbac7c42e38c82a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT6&#160;&#160;&#160;(0x3EUL)  /* PLA0 module output 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a16535e8f88270f6a0862f23174a734" name="a3a16535e8f88270f6a0862f23174a734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a16535e8f88270f6a0862f23174a734">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLA0_OUT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLA0_OUT7&#160;&#160;&#160;(0x3FUL)  /* PLA0 module output 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3378ecfff4fb16587328c8f7718a332" name="aa3378ecfff4fb16587328c8f7718a332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3378ecfff4fb16587328c8f7718a332">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b45327f34ed8cbc7f0f6a87d3cff1de" name="a5b45327f34ed8cbc7f0f6a87d3cff1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c51c32a128fbec2d43870e7145fe9b" name="a53c51c32a128fbec2d43870e7145fe9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c51c32a128fbec2d43870e7145fe9b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a446e6f1ec62c9fd1eb3ad5d70fad6630" name="a446e6f1ec62c9fd1eb3ad5d70fad6630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446e6f1ec62c9fd1eb3ad5d70fad6630">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad0b3f699d26b17bdf4e34b5b140fc0c" name="aad0b3f699d26b17bdf4e34b5b140fc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0b3f699d26b17bdf4e34b5b140fc0c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc519aaca0643895b277955c050df63" name="a0bc519aaca0643895b277955c050df63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc519aaca0643895b277955c050df63">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5339058ee1cde170c3ac75437320c57c" name="a5339058ee1cde170c3ac75437320c57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339058ee1cde170c3ac75437320c57c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab900476500243ddeec0a1c1510af958e" name="ab900476500243ddeec0a1c1510af958e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab900476500243ddeec0a1c1510af958e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa467f44b9a74b328f2236d0f948aa251" name="aa467f44b9a74b328f2236d0f948aa251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa467f44b9a74b328f2236d0f948aa251">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28d5d2ee04ebae96bcce3219e997a781" name="a28d5d2ee04ebae96bcce3219e997a781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d5d2ee04ebae96bcce3219e997a781">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726b71b53988510174801c0c8be8a48e" name="a726b71b53988510174801c0c8be8a48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726b71b53988510174801c0c8be8a48e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_QEI0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_QEI0_TRGO&#160;&#160;&#160;(0x1CUL)  /* QEI0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd4149331626ef7f86cf54cdca0a8a1b" name="afd4149331626ef7f86cf54cdca0a8a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4149331626ef7f86cf54cdca0a8a1b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPH0&#160;&#160;&#160;(0x2CUL)  /* sdm0 amplitude upper threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a635b429fe3c522ebc53205cc0993676f" name="a635b429fe3c522ebc53205cc0993676f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a635b429fe3c522ebc53205cc0993676f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPH1&#160;&#160;&#160;(0x2DUL)  /* sdm0 amplitude upper threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef735d5546ca45893172a478d1e01c0" name="aaef735d5546ca45893172a478d1e01c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef735d5546ca45893172a478d1e01c0">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPH2&#160;&#160;&#160;(0x2EUL)  /* sdm0 amplitude upper threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf68638e41848296066ebdd925b0ea3b" name="adf68638e41848296066ebdd925b0ea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf68638e41848296066ebdd925b0ea3b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPH3&#160;&#160;&#160;(0x2FUL)  /* sdm0 amplitude upper threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1317291510e3ea7a19a7629084825b6f" name="a1317291510e3ea7a19a7629084825b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1317291510e3ea7a19a7629084825b6f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPHZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPHZ0&#160;&#160;&#160;(0x30UL)  /* SDM0 amplitude zero-crossing threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af040056cea5138fdb883827625a538" name="a3af040056cea5138fdb883827625a538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af040056cea5138fdb883827625a538">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPHZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPHZ1&#160;&#160;&#160;(0x31UL)  /* SDM0 amplitude zero-crossing threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d63a6a5aa5bab2e2f95828039d41f2" name="a23d63a6a5aa5bab2e2f95828039d41f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d63a6a5aa5bab2e2f95828039d41f2">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPHZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPHZ2&#160;&#160;&#160;(0x32UL)  /* SDM0 amplitude zero-crossing threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae38566550009008cfaecf61d210cf313" name="ae38566550009008cfaecf61d210cf313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38566550009008cfaecf61d210cf313">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPHZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPHZ3&#160;&#160;&#160;(0x33UL)  /* SDM0 amplitude zero-crossing threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d157a8a93b1f401d9b80c50ef71833e" name="a4d157a8a93b1f401d9b80c50ef71833e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d157a8a93b1f401d9b80c50ef71833e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPL0&#160;&#160;&#160;(0x28UL)  /* sdm0 amplitude lower threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc4160584294e27cb73e3bad9daa4139" name="acc4160584294e27cb73e3bad9daa4139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4160584294e27cb73e3bad9daa4139">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPL1&#160;&#160;&#160;(0x29UL)  /* sdm0 amplitude lower threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9cec9786c32972f03dfe5bf1260163a" name="ac9cec9786c32972f03dfe5bf1260163a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9cec9786c32972f03dfe5bf1260163a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPL2&#160;&#160;&#160;(0x2AUL)  /* sdm0 amplitude lower threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935a3a18b53957ca63637d8af74f8812" name="a935a3a18b53957ca63637d8af74f8812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935a3a18b53957ca63637d8af74f8812">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM_CMPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM_CMPL3&#160;&#160;&#160;(0x2BUL)  /* sdm0 amplitude lower threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a617a0bd124dc52761cd142286964af0f" name="a617a0bd124dc52761cd142286964af0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a617a0bd124dc52761cd142286964af0f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH0&#160;&#160;&#160;(0x20UL)  /* SYNT0 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1c7f3d5c8d400592fc35d1476f1553" name="a5a1c7f3d5c8d400592fc35d1476f1553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1c7f3d5c8d400592fc35d1476f1553">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH1&#160;&#160;&#160;(0x21UL)  /* SYNT0 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab00d9b87b804fe9cb758b4c4cbd9eec1" name="ab00d9b87b804fe9cb758b4c4cbd9eec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00d9b87b804fe9cb758b4c4cbd9eec1">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH2&#160;&#160;&#160;(0x22UL)  /* SYNT0 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0034c17041906cc68892b0a7e99cfa44" name="a0034c17041906cc68892b0a7e99cfa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0034c17041906cc68892b0a7e99cfa44">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH3&#160;&#160;&#160;(0x23UL)  /* SYNT0 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b210110306b0681fcdf3ff04327c7b6" name="a3b210110306b0681fcdf3ff04327c7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b210110306b0681fcdf3ff04327c7b6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P0&#160;&#160;&#160;(0x2UL)   /* TRGM0 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f25e30b99a044912762f764cd358858" name="a4f25e30b99a044912762f764cd358858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f25e30b99a044912762f764cd358858">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P1&#160;&#160;&#160;(0x3UL)   /* TRGM0 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a492c201de7c6605015f236007439648c" name="a492c201de7c6605015f236007439648c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c201de7c6605015f236007439648c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0xCUL)   /* TRGM0 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfd83711f4fed1877b28a6e79b310ede" name="abfd83711f4fed1877b28a6e79b310ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd83711f4fed1877b28a6e79b310ede">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0xDUL)   /* TRGM0 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1397a3aa36258836f59918cd689d1093" name="a1397a3aa36258836f59918cd689d1093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1397a3aa36258836f59918cd689d1093">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P2&#160;&#160;&#160;(0x4UL)   /* TRGM0 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f265b26908da056acd015a94ebc7775" name="a8f265b26908da056acd015a94ebc7775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f265b26908da056acd015a94ebc7775">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P3&#160;&#160;&#160;(0x5UL)   /* TRGM0 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5679c784a024b024ba805bdaea5508d" name="ab5679c784a024b024ba805bdaea5508d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5679c784a024b024ba805bdaea5508d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P4&#160;&#160;&#160;(0x6UL)   /* TRGM0 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab781af381dc5a449bb65a8ad11f2d281" name="ab781af381dc5a449bb65a8ad11f2d281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab781af381dc5a449bb65a8ad11f2d281">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P5&#160;&#160;&#160;(0x7UL)   /* TRGM0 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f99c6d88f9ce7f95ab89b3b621de1ad" name="a3f99c6d88f9ce7f95ab89b3b621de1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f99c6d88f9ce7f95ab89b3b621de1ad">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P6&#160;&#160;&#160;(0x8UL)   /* TRGM0 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75066be679deae40683e4d9367f94488" name="a75066be679deae40683e4d9367f94488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75066be679deae40683e4d9367f94488">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P7&#160;&#160;&#160;(0x9UL)   /* TRGM0 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d19ca8b9f755ac2ac73ab5b1db95036" name="a6d19ca8b9f755ac2ac73ab5b1db95036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ca8b9f755ac2ac73ab5b1db95036">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P8&#160;&#160;&#160;(0xAUL)   /* TRGM0 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59ece4cd2bc031d2a2eb9f0cfb04783" name="ad59ece4cd2bc031d2a2eb9f0cfb04783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59ece4cd2bc031d2a2eb9f0cfb04783">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P9&#160;&#160;&#160;(0xBUL)   /* TRGM0 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0ce05a46f08ece067e41133f50ca77" name="aee0ce05a46f08ece067e41133f50ca77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0ce05a46f08ece067e41133f50ca77">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM1 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a856f9ac07c00ba5a15d146420a76b211" name="a856f9ac07c00ba5a15d146420a76b211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856f9ac07c00ba5a15d146420a76b211">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM1 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a48a67d7aae7fce444f108fb4f4430e" name="a1a48a67d7aae7fce444f108fb4f4430e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a48a67d7aae7fce444f108fb4f4430e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM2_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM2_OUTX0&#160;&#160;&#160;(0x10UL)  /* TRGM2 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63238344863cf3cd73aa92dbd5204e58" name="a63238344863cf3cd73aa92dbd5204e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63238344863cf3cd73aa92dbd5204e58">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM2_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM2_OUTX1&#160;&#160;&#160;(0x11UL)  /* TRGM2 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c4605c5b16efb6a54d2271fa144fc73" name="a0c4605c5b16efb6a54d2271fa144fc73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4605c5b16efb6a54d2271fa144fc73">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM3_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM3_OUTX0&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adadca9694ccba9fe1fee9423ce683c23" name="adadca9694ccba9fe1fee9423ce683c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadca9694ccba9fe1fee9423ce683c23">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM3_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM3_OUTX1&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b535a1dad5f26ab4b8b95fb77dd9bcf" name="a1b535a1dad5f26ab4b8b95fb77dd9bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b535a1dad5f26ab4b8b95fb77dd9bcf">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_USB0_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_USB0_SOF&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4978995a07f478331bf72e6946a190" name="a8e4978995a07f478331bf72e6946a190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4978995a07f478331bf72e6946a190">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6287177b325145ae646dc1974d6ca1c8" name="a6287177b325145ae646dc1974d6ca1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6287177b325145ae646dc1974d6ca1c8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab61c5c0407b281cfa486dde4183aea3b" name="ab61c5c0407b281cfa486dde4183aea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61c5c0407b281cfa486dde4183aea3b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP0_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 0 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6148183a7a70539a2efe08714fee05a" name="ae6148183a7a70539a2efe08714fee05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6148183a7a70539a2efe08714fee05a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f2cf324f8cfb37bb898e1051270daf" name="a68f2cf324f8cfb37bb898e1051270daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f2cf324f8cfb37bb898e1051270daf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6747fd7deed688d424599df06745dc" name="abb6747fd7deed688d424599df06745dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6747fd7deed688d424599df06745dc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c90cd7d8914cc5b80478776298b363" name="a82c90cd7d8914cc5b80478776298b363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c90cd7d8914cc5b80478776298b363">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1452e1f353e3c527312222e504c951" name="ace1452e1f353e3c527312222e504c951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1452e1f353e3c527312222e504c951">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d21e9cafd48cc98680fcf752ea0485b" name="a8d21e9cafd48cc98680fcf752ea0485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d21e9cafd48cc98680fcf752ea0485b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 0C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6045ec99d2933394c6cc31f2e2b4c0c" name="ad6045ec99d2933394c6cc31f2e2b4c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6045ec99d2933394c6cc31f2e2b4c0c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC0_BUF_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC0_BUF_TRG&#160;&#160;&#160;(0x3AUL)  /* DAC0 buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad05975c0719d19f478a911bea179fba9" name="ad05975c0719d19f478a911bea179fba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05975c0719d19f478a911bea179fba9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC0_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC0_STP_TRG&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5da5bb7d5edcaa7dc6d70f9811dfa2d" name="ae5da5bb7d5edcaa7dc6d70f9811dfa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5da5bb7d5edcaa7dc6d70f9811dfa2d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC1_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC1_STP_TRG&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bcc525dcbc2a840dd754363683cecf7" name="a2bcc525dcbc2a840dd754363683cecf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcc525dcbc2a840dd754363683cecf7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR0 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd7be5ab0ec2b28aa247f5f69945c76" name="a1bd7be5ab0ec2b28aa247f5f69945c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd7be5ab0ec2b28aa247f5f69945c76">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR0 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148059cf370cdeab93d3711052bbef65" name="a148059cf370cdeab93d3711052bbef65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148059cf370cdeab93d3711052bbef65">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR0 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b17b26093b3de357bf217ca8fcfcfe" name="a85b17b26093b3de357bf217ca8fcfcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b17b26093b3de357bf217ca8fcfcfe">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL0 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fd879ec9e9632afba4f080373e6580" name="a70fd879ec9e9632afba4f080373e6580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fd879ec9e9632afba4f080373e6580">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_U&#160;&#160;&#160;(0x2CUL)  /* HALL0 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5213ee3f65c225eadacbd5fd0997b557" name="a5213ee3f65c225eadacbd5fd0997b557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5213ee3f65c225eadacbd5fd0997b557">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_V&#160;&#160;&#160;(0x2DUL)  /* HALL0 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e82e37a4e9e64811426ba34b282c77" name="a59e82e37a4e9e64811426ba34b282c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e82e37a4e9e64811426ba34b282c77">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_HALL0_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_HALL0_W&#160;&#160;&#160;(0x2EUL)  /* HALL0 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fcbc16586000e4e423ec822407391da" name="a3fcbc16586000e4e423ec822407391da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fcbc16586000e4e423ec822407391da">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN0&#160;&#160;&#160;(0x1EUL)  /* PLA0 module input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bf41281dbbcd0f6f8c872ab4d876879" name="a4bf41281dbbcd0f6f8c872ab4d876879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf41281dbbcd0f6f8c872ab4d876879">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN1&#160;&#160;&#160;(0x1FUL)  /* PLA0 module input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08d007befda839330bc92aec2e2fa7c7" name="a08d007befda839330bc92aec2e2fa7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d007befda839330bc92aec2e2fa7c7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN2&#160;&#160;&#160;(0x20UL)  /* PLA0 module input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af62b2a271936ce7afd031bb423f60e9c" name="af62b2a271936ce7afd031bb423f60e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62b2a271936ce7afd031bb423f60e9c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN3&#160;&#160;&#160;(0x21UL)  /* PLA0 module input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9fe5a5ed45f5cc5fcb080d21946182c" name="aa9fe5a5ed45f5cc5fcb080d21946182c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fe5a5ed45f5cc5fcb080d21946182c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN4&#160;&#160;&#160;(0x22UL)  /* PLA0 module input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1516be19b168c3332746e2f913e7db2" name="ab1516be19b168c3332746e2f913e7db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1516be19b168c3332746e2f913e7db2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN5&#160;&#160;&#160;(0x23UL)  /* PLA0 module input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3740685a69d338c4f873c9b99e9210aa" name="a3740685a69d338c4f873c9b99e9210aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3740685a69d338c4f873c9b99e9210aa">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN6&#160;&#160;&#160;(0x24UL)  /* PLA0 module input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888d9f3de565afd43a35794f0a666fa8" name="a888d9f3de565afd43a35794f0a666fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888d9f3de565afd43a35794f0a666fa8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLA0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLA0_IN7&#160;&#160;&#160;(0x25UL)  /* PLA0 module input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d256d50d106c50dc40b50e0064a845" name="a48d256d50d106c50dc40b50e0064a845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d256d50d106c50dc40b50e0064a845">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2cfff8ff3bdf05123e229207e3bb3cb" name="ab2cfff8ff3bdf05123e229207e3bb3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2cfff8ff3bdf05123e229207e3bb3cb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b0d0752a7c1978217954c4bca36a279" name="a4b0d0752a7c1978217954c4bca36a279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0d0752a7c1978217954c4bca36a279">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 0 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07dcd405dd7dedbf67affb1734187d8b" name="a07dcd405dd7dedbf67affb1734187d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07dcd405dd7dedbf67affb1734187d8b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 0 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6475b12d6383c703103da6c85187047" name="ae6475b12d6383c703103da6c85187047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6475b12d6383c703103da6c85187047">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 0 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea69a4d0bade9c3c812de6deccd5631" name="a0ea69a4d0bade9c3c812de6deccd5631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea69a4d0bade9c3c812de6deccd5631">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 0 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0ca37c6a48c80b2d984e18b6197f3c" name="aee0ca37c6a48c80b2d984e18b6197f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0ca37c6a48c80b2d984e18b6197f3c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 0 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a875c1433983979ab11d729ae3145f920" name="a875c1433983979ab11d729ae3145f920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875c1433983979ab11d729ae3145f920">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 0 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d692c35670cb42a2d7fa77cd9f834dc" name="a8d692c35670cb42a2d7fa77cd9f834dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d692c35670cb42a2d7fa77cd9f834dc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 0 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d73c632c39a172957d69a24964c5189" name="a1d73c632c39a172957d69a24964c5189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d73c632c39a172957d69a24964c5189">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 0 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ef21f4e6026f127ef0195f6f14b8be0" name="a1ef21f4e6026f127ef0195f6f14b8be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef21f4e6026f127ef0195f6f14b8be0">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 0 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6884e851f887e85d47974d5dfd8deb40" name="a6884e851f887e85d47974d5dfd8deb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6884e851f887e85d47974d5dfd8deb40">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 0 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e9093a6b3aba36e8f9dcda79018f65c" name="a7e9093a6b3aba36e8f9dcda79018f65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9093a6b3aba36e8f9dcda79018f65c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 0 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5573ce24c0a38db61f02b2b17216920" name="ab5573ce24c0a38db61f02b2b17216920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5573ce24c0a38db61f02b2b17216920">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 0 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1da3fb0cc1212e70c7ae5b94efbf3f" name="a1b1da3fb0cc1212e70c7ae5b94efbf3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1da3fb0cc1212e70c7ae5b94efbf3f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 0 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e09792dedb0f66792702cfe32775a8c" name="a9e09792dedb0f66792702cfe32775a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e09792dedb0f66792702cfe32775a8c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 0 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48463b96b57cfb9bc9af9ebbc097100b" name="a48463b96b57cfb9bc9af9ebbc097100b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48463b96b57cfb9bc9af9ebbc097100b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 0 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27b124bc73bb59f5c49e3949d38b01e9" name="a27b124bc73bb59f5c49e3949d38b01e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b124bc73bb59f5c49e3949d38b01e9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 0 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7fc8a3e058ba12d123b7b7a66cbf36" name="abf7fc8a3e058ba12d123b7b7a66cbf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7fc8a3e058ba12d123b7b7a66cbf36">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_A&#160;&#160;&#160;(0x26UL)  /* QEI0 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef624d71b58bacd3536d930a10ea492" name="adef624d71b58bacd3536d930a10ea492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef624d71b58bacd3536d930a10ea492">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_B&#160;&#160;&#160;(0x27UL)  /* QEI0 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1088896f7a7f776efb17549ed429bc4e" name="a1088896f7a7f776efb17549ed429bc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1088896f7a7f776efb17549ed429bc4e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_H&#160;&#160;&#160;(0x29UL)  /* QEI0 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1d3881547f2567c49baef2d1be21fdc" name="ab1d3881547f2567c49baef2d1be21fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d3881547f2567c49baef2d1be21fdc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI0 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a150e3bf6371f6dfc93180b431d6e575d" name="a150e3bf6371f6dfc93180b431d6e575d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150e3bf6371f6dfc93180b431d6e575d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI0 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a531d43f776bb4c70ba2c72405bbdba0e" name="a531d43f776bb4c70ba2c72405bbdba0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531d43f776bb4c70ba2c72405bbdba0e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_Z&#160;&#160;&#160;(0x28UL)  /* QEI0 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23e432395ef10e501c30b329c09ec1c2" name="a23e432395ef10e501c30b329c09ec1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e432395ef10e501c30b329c09ec1c2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_TRG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_TRG0&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51ed3ff1c67fcc6ab4d2dc28e7d4725" name="aa51ed3ff1c67fcc6ab4d2dc28e7d4725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51ed3ff1c67fcc6ab4d2dc28e7d4725">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_TRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_TRG1&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15637037b99cb25ccd5fb42b7bd22e51" name="a15637037b99cb25ccd5fb42b7bd22e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15637037b99cb25ccd5fb42b7bd22e51">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_TRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_TRG2&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a100fabbcb8b6ccc054f18cead1b8a761" name="a100fabbcb8b6ccc054f18cead1b8a761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100fabbcb8b6ccc054f18cead1b8a761">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_TRG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_TRG3&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e134c2cbd6de06231964f6499daf848" name="a4e134c2cbd6de06231964f6499daf848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e134c2cbd6de06231964f6499daf848">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM0 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51caf31294ba230142c514de2682ff6" name="ac51caf31294ba230142c514de2682ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51caf31294ba230142c514de2682ff6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM0 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adba77ef0d6e7abf97dc4798e09a3ecc9" name="adba77ef0d6e7abf97dc4798e09a3ecc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba77ef0d6e7abf97dc4798e09a3ecc9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P0&#160;&#160;&#160;(0x0UL)   /* TRGM0 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae37e4e7e9b8c17ff62a6d20d0119ecbc" name="ae37e4e7e9b8c17ff62a6d20d0119ecbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37e4e7e9b8c17ff62a6d20d0119ecbc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P1&#160;&#160;&#160;(0x1UL)   /* TRGM0 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d6960f951589ffe3a270fe243520bf6" name="a5d6960f951589ffe3a270fe243520bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6960f951589ffe3a270fe243520bf6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0xAUL)   /* TRGM0 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a237af56e936dec37a50c2adf6458f0d2" name="a237af56e936dec37a50c2adf6458f0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237af56e936dec37a50c2adf6458f0d2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0xBUL)   /* TRGM0 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e2c88ccd899e2c0b0d81e41357b225" name="a32e2c88ccd899e2c0b0d81e41357b225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e2c88ccd899e2c0b0d81e41357b225">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P2&#160;&#160;&#160;(0x2UL)   /* TRGM0 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22819d8137604fa11fe1a00dfe239fe4" name="a22819d8137604fa11fe1a00dfe239fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22819d8137604fa11fe1a00dfe239fe4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P3&#160;&#160;&#160;(0x3UL)   /* TRGM0 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13feb16deb99a6464bb2fdc64d6f887d" name="a13feb16deb99a6464bb2fdc64d6f887d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13feb16deb99a6464bb2fdc64d6f887d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P4&#160;&#160;&#160;(0x4UL)   /* TRGM0 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85760c0b1f962ee9c5c0caa92774c599" name="a85760c0b1f962ee9c5c0caa92774c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85760c0b1f962ee9c5c0caa92774c599">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P5&#160;&#160;&#160;(0x5UL)   /* TRGM0 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7243080cfdc754989e276e59566c0534" name="a7243080cfdc754989e276e59566c0534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7243080cfdc754989e276e59566c0534">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P6&#160;&#160;&#160;(0x6UL)   /* TRGM0 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e73ea2f4c50a2517940240ed87a0cf" name="a13e73ea2f4c50a2517940240ed87a0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e73ea2f4c50a2517940240ed87a0cf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P7&#160;&#160;&#160;(0x7UL)   /* TRGM0 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67941d74bf1926c7c7d06fc6603359b7" name="a67941d74bf1926c7c7d06fc6603359b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67941d74bf1926c7c7d06fc6603359b7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P8&#160;&#160;&#160;(0x8UL)   /* TRGM0 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb2fe7c381f5305ff7f9a3e71c060718" name="aeb2fe7c381f5305ff7f9a3e71c060718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2fe7c381f5305ff7f9a3e71c060718">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P9&#160;&#160;&#160;(0x9UL)   /* TRGM0 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa30006ed31343b12eb151490ad56d1f" name="afa30006ed31343b12eb151490ad56d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa30006ed31343b12eb151490ad56d1f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_HALL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_HALL1&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83d345195be7362dbdaec3285a0dab43" name="a83d345195be7362dbdaec3285a0dab43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d345195be7362dbdaec3285a0dab43">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 1 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98161d5054e4eaed5762c0edf4f17329" name="a98161d5054e4eaed5762c0edf4f17329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98161d5054e4eaed5762c0edf4f17329">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 1 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a6dcb396e946e0e86398ee80893159f" name="a8a6dcb396e946e0e86398ee80893159f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6dcb396e946e0e86398ee80893159f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 1 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb614125d73c42af24ffc540c0f8067d" name="acb614125d73c42af24ffc540c0f8067d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb614125d73c42af24ffc540c0f8067d">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 1 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ba5c23e2b33f6aeeb38d1b3c3fb7f15" name="a0ba5c23e2b33f6aeeb38d1b3c3fb7f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba5c23e2b33f6aeeb38d1b3c3fb7f15">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 1 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24456ba684afdc3dfa9cc14399b40b1" name="af24456ba684afdc3dfa9cc14399b40b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24456ba684afdc3dfa9cc14399b40b1">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 1 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5d95997f956d780036cd978fd8847d8" name="ab5d95997f956d780036cd978fd8847d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d95997f956d780036cd978fd8847d8">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 1 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af03dff7022973ab83c4b9f53da4b43d8" name="af03dff7022973ab83c4b9f53da4b43d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03dff7022973ab83c4b9f53da4b43d8">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 1 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ecbbc0112edeb54c33e27ab6eaccbe" name="ae2ecbbc0112edeb54c33e27ab6eaccbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ecbbc0112edeb54c33e27ab6eaccbe">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 1 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a5ba99405672c5cd9a2b355e9b63ccb" name="a3a5ba99405672c5cd9a2b355e9b63ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5ba99405672c5cd9a2b355e9b63ccb">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 1 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e41787259a5357f3bebe03d84ffe07b" name="a3e41787259a5357f3bebe03d84ffe07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e41787259a5357f3bebe03d84ffe07b">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 1 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e645511c8e948ffdca2b120dce9129" name="a63e645511c8e948ffdca2b120dce9129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e645511c8e948ffdca2b120dce9129">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 1 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adade2e64ddcf2c91b9124733eda3d489" name="adade2e64ddcf2c91b9124733eda3d489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adade2e64ddcf2c91b9124733eda3d489">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 1 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc80d1488738eb467f4fdfd4c7574186" name="acc80d1488738eb467f4fdfd4c7574186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc80d1488738eb467f4fdfd4c7574186">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 1 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3120235ee82b68f18937c11eb94ed28a" name="a3120235ee82b68f18937c11eb94ed28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3120235ee82b68f18937c11eb94ed28a">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 1 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe02f3c4b7a7209bd9d21aed5772da1" name="a1fe02f3c4b7a7209bd9d21aed5772da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe02f3c4b7a7209bd9d21aed5772da1">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 1 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acadfe44646053dfe96d94fd064224d15" name="acadfe44646053dfe96d94fd064224d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadfe44646053dfe96d94fd064224d15">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 1 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7a4d100ac10030824defae9f67047e" name="aba7a4d100ac10030824defae9f67047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7a4d100ac10030824defae9f67047e">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 1 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89c4f4f4f60f3b2aa01b1858e9d4bc19" name="a89c4f4f4f60f3b2aa01b1858e9d4bc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c4f4f4f60f3b2aa01b1858e9d4bc19">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 1 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee2bc41f2ee878e774842fe79b0370f" name="adee2bc41f2ee878e774842fe79b0370f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee2bc41f2ee878e774842fe79b0370f">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 1 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9aa63333c5cb37704861a40e0738ea" name="afd9aa63333c5cb37704861a40e0738ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9aa63333c5cb37704861a40e0738ea">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 1 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac65f08a7e9c3712b947ca6d604bdc3c2" name="ac65f08a7e9c3712b947ca6d604bdc3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65f08a7e9c3712b947ca6d604bdc3c2">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 1 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c883f407b2057c1ac708e469cb3793" name="ae0c883f407b2057c1ac708e469cb3793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c883f407b2057c1ac708e469cb3793">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 1 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8201d5e3f76c2d03201bdbf359a4310d" name="a8201d5e3f76c2d03201bdbf359a4310d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8201d5e3f76c2d03201bdbf359a4310d">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 1 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6b575ef543401f4451758a1acf85c14" name="ab6b575ef543401f4451758a1acf85c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b575ef543401f4451758a1acf85c14">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca430492229c599bcfc71b7ed99d4945" name="aca430492229c599bcfc71b7ed99d4945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca430492229c599bcfc71b7ed99d4945">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04565f16690b0f3d6a276d38534de34c" name="a04565f16690b0f3d6a276d38534de34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04565f16690b0f3d6a276d38534de34c">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_PWM1_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_PWM1_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f5c90eb41b7d8b8a96e8230532d8efc" name="a0f5c90eb41b7d8b8a96e8230532d8efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5c90eb41b7d8b8a96e8230532d8efc">&#9670;&#160;</a></span>HPM_TRGM1_DMA_SRC_QEI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_DMA_SRC_QEI1&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233702ebd9ef18bcced16b4a0523a400" name="a233702ebd9ef18bcced16b4a0523a400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233702ebd9ef18bcced16b4a0523a400">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 1 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4dcbf6376076a75572083261a61729" name="a8f4dcbf6376076a75572083261a61729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4dcbf6376076a75572083261a61729">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 1 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85bca5347501db8210fceaae50574a67" name="a85bca5347501db8210fceaae50574a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bca5347501db8210fceaae50574a67">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 1 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b4240a02037f3b9773690a7099a21d" name="ab8b4240a02037f3b9773690a7099a21d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b4240a02037f3b9773690a7099a21d">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 1 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab8a324c1a99570488287651c7b23a72" name="aab8a324c1a99570488287651c7b23a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8a324c1a99570488287651c7b23a72">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 1 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e41c015174eb1ee5c70d955652702b6" name="a5e41c015174eb1ee5c70d955652702b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e41c015174eb1ee5c70d955652702b6">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 1 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211609e8d4b830997ccc08be15e8ae29" name="a211609e8d4b830997ccc08be15e8ae29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211609e8d4b830997ccc08be15e8ae29">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 1 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c59bf2ddda3d18fee2c9ec3cbcc59b" name="a73c59bf2ddda3d18fee2c9ec3cbcc59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c59bf2ddda3d18fee2c9ec3cbcc59b">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_PWM1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_PWM1_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 1 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a511a11eb4e3e4933a490fb11cb6e4a05" name="a511a11eb4e3e4933a490fb11cb6e4a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511a11eb4e3e4933a490fb11cb6e4a05">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM1 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05528adda002c50b083b27daf23825db" name="a05528adda002c50b083b27daf23825db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05528adda002c50b083b27daf23825db">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM1 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ca0f17f0a9e102e247ce4a5cbfeafdd" name="a1ca0f17f0a9e102e247ce4a5cbfeafdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca0f17f0a9e102e247ce4a5cbfeafdd">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM1 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f3180e803f9c532d35563ee8cbb3eb5" name="a3f3180e803f9c532d35563ee8cbb3eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3180e803f9c532d35563ee8cbb3eb5">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM1 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9113ec417dd35bcb46b4a8514111468" name="ad9113ec417dd35bcb46b4a8514111468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ec417dd35bcb46b4a8514111468">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM1 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9ce9de7ad1a50a47e131734703bd6b" name="a8a9ce9de7ad1a50a47e131734703bd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9ce9de7ad1a50a47e131734703bd6b">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM1 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f0325290f7a1daaef0e1f222ae2530" name="ac0f0325290f7a1daaef0e1f222ae2530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f0325290f7a1daaef0e1f222ae2530">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM1 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e073ca4dda54650229990fbecb50a7" name="a98e073ca4dda54650229990fbecb50a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e073ca4dda54650229990fbecb50a7">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM1 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54199180bab15aaccc4f4becdcbdb407" name="a54199180bab15aaccc4f4becdcbdb407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54199180bab15aaccc4f4becdcbdb407">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM1 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e21dc56bea4278af099db27dd74c79" name="a90e21dc56bea4278af099db27dd74c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e21dc56bea4278af099db27dd74c79">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM1 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449f493cb83ebe81f6f63557c9a79912" name="a449f493cb83ebe81f6f63557c9a79912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449f493cb83ebe81f6f63557c9a79912">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM1 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bf8ca6b2ea57756315a6a2b04bc95e8" name="a2bf8ca6b2ea57756315a6a2b04bc95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf8ca6b2ea57756315a6a2b04bc95e8">&#9670;&#160;</a></span>HPM_TRGM1_FILTER_SRC_TRGM1_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_FILTER_SRC_TRGM1_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM1 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e36359bdc3ff0ffb9cdf2a848d3e328" name="a6e36359bdc3ff0ffb9cdf2a848d3e328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e36359bdc3ff0ffb9cdf2a848d3e328">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8680b3a3e4efa4343d7f966dd1067c2e" name="a8680b3a3e4efa4343d7f966dd1067c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8680b3a3e4efa4343d7f966dd1067c2e">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a909bebbc2fdc5869b99c57104a081e79" name="a909bebbc2fdc5869b99c57104a081e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909bebbc2fdc5869b99c57104a081e79">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP2_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP2_OUT&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a491109ea150bb7142e221ebc539d1257" name="a491109ea150bb7142e221ebc539d1257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491109ea150bb7142e221ebc539d1257">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_ACMP3_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_ACMP3_OUT&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa288184940164a02ea6ece3d73d595" name="a0aa288184940164a02ea6ece3d73d595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa288184940164a02ea6ece3d73d595">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92c49760eae5116fd2a3f94721bb546a" name="a92c49760eae5116fd2a3f94721bb546a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c49760eae5116fd2a3f94721bb546a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR1_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR1_OUT2&#160;&#160;&#160;(0x26UL)  /* GPTMR1 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5761253785b1cb359ef5f0bb0171537a" name="a5761253785b1cb359ef5f0bb0171537a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5761253785b1cb359ef5f0bb0171537a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_GPTMR1_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_GPTMR1_OUT3&#160;&#160;&#160;(0x27UL)  /* GPTMR1 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fbca11f698757227688ddceffb812b" name="a34fbca11f698757227688ddceffb812b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fbca11f698757227688ddceffb812b">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_HALL1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_HALL1_TRGO&#160;&#160;&#160;(0x1DUL)  /* HALL1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384f9e81dae4a632f6b978c7cc141cd3" name="a384f9e81dae4a632f6b978c7cc141cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384f9e81dae4a632f6b978c7cc141cd3">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT0&#160;&#160;&#160;(0x38UL)  /* PLA1 module output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9170aa0a18a291e2c5db49e63ed60c31" name="a9170aa0a18a291e2c5db49e63ed60c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9170aa0a18a291e2c5db49e63ed60c31">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT1&#160;&#160;&#160;(0x39UL)  /* PLA1 module output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83621c37a4129b085a27b46d824c0a89" name="a83621c37a4129b085a27b46d824c0a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83621c37a4129b085a27b46d824c0a89">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT2&#160;&#160;&#160;(0x3AUL)  /* PLA1 module output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affda6b23c9cdb1352e54fe0a3f90724d" name="affda6b23c9cdb1352e54fe0a3f90724d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affda6b23c9cdb1352e54fe0a3f90724d">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT3&#160;&#160;&#160;(0x3BUL)  /* PLA1 module output 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa995ca6de40f73d624641ee569c93dda" name="aa995ca6de40f73d624641ee569c93dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa995ca6de40f73d624641ee569c93dda">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT4&#160;&#160;&#160;(0x3CUL)  /* PLA1 module output 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3f1e75a6347b17acc9f0fe98549f50" name="a0b3f1e75a6347b17acc9f0fe98549f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f1e75a6347b17acc9f0fe98549f50">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT5&#160;&#160;&#160;(0x3DUL)  /* PLA1 module output 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfaf8b2e21fca9d76e2418f6dc7fe625" name="adfaf8b2e21fca9d76e2418f6dc7fe625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfaf8b2e21fca9d76e2418f6dc7fe625">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT6&#160;&#160;&#160;(0x3EUL)  /* PLA1 module output 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7957db0d2c0183cc840fa5d356e43932" name="a7957db0d2c0183cc840fa5d356e43932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7957db0d2c0183cc840fa5d356e43932">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PLA1_OUT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PLA1_OUT7&#160;&#160;&#160;(0x3FUL)  /* PLA1 module output 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab23dd95a09d07a4190020d47aabdecdb" name="ab23dd95a09d07a4190020d47aabdecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23dd95a09d07a4190020d47aabdecdb">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1af677cd80412ebd609d841710c6068" name="ab1af677cd80412ebd609d841710c6068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1af677cd80412ebd609d841710c6068">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e60a71d671efdd61673d87ca3042313" name="a0e60a71d671efdd61673d87ca3042313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e60a71d671efdd61673d87ca3042313">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac86c958c7d2df7a2ad80b96613caf9fc" name="ac86c958c7d2df7a2ad80b96613caf9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86c958c7d2df7a2ad80b96613caf9fc">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac91e26cdd58aedbd63885efa9315b5d9" name="ac91e26cdd58aedbd63885efa9315b5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91e26cdd58aedbd63885efa9315b5d9">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c3fc72f7cd6bff46a24977234218d6" name="a47c3fc72f7cd6bff46a24977234218d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c3fc72f7cd6bff46a24977234218d6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a487418d192017795028b5d373bd17c07" name="a487418d192017795028b5d373bd17c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487418d192017795028b5d373bd17c07">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888dbb1762eecf32c35aab8fd056c732" name="a888dbb1762eecf32c35aab8fd056c732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888dbb1762eecf32c35aab8fd056c732">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9756e125a3903c685327d841aa4ec623" name="a9756e125a3903c685327d841aa4ec623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9756e125a3903c685327d841aa4ec623">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa478e28462d688033489b1c8d688ea76" name="aa478e28462d688033489b1c8d688ea76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa478e28462d688033489b1c8d688ea76">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_PWM1_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_PWM1_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa352460c8ad52ca0247df57e2930ec1b" name="aa352460c8ad52ca0247df57e2930ec1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa352460c8ad52ca0247df57e2930ec1b">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_QEI1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_QEI1_TRGO&#160;&#160;&#160;(0x1CUL)  /* QEI1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15570ccb96267a63ab040ce3d4a3d398" name="a15570ccb96267a63ab040ce3d4a3d398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15570ccb96267a63ab040ce3d4a3d398">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPH0&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab851ed29d0f3f0a47b66ff7ae10e71f2" name="ab851ed29d0f3f0a47b66ff7ae10e71f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab851ed29d0f3f0a47b66ff7ae10e71f2">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPH1&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad57d62c9777b35d8ebb14ba36e678102" name="ad57d62c9777b35d8ebb14ba36e678102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57d62c9777b35d8ebb14ba36e678102">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPH2&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32364d08fd9fd7eb1e37a50aaf86d987" name="a32364d08fd9fd7eb1e37a50aaf86d987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32364d08fd9fd7eb1e37a50aaf86d987">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPH3&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d27ee78a09560d1d21c66c80106074" name="ae4d27ee78a09560d1d21c66c80106074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d27ee78a09560d1d21c66c80106074">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPHZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPHZ0&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4d71b4b0ad3e9f1529eeadfc54d8665" name="ac4d71b4b0ad3e9f1529eeadfc54d8665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d71b4b0ad3e9f1529eeadfc54d8665">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPHZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPHZ1&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e2a61a9aceb2235015b1ce28e944d9" name="a73e2a61a9aceb2235015b1ce28e944d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e2a61a9aceb2235015b1ce28e944d9">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPHZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPHZ2&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2584e24b902246625d5e585da7220c6" name="ac2584e24b902246625d5e585da7220c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2584e24b902246625d5e585da7220c6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPHZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPHZ3&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e2dab2236613594fa517eb65b81507" name="ad0e2dab2236613594fa517eb65b81507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e2dab2236613594fa517eb65b81507">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPL0&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9bb9ab6f10309ea8e20ce4d76b4e326" name="ad9bb9ab6f10309ea8e20ce4d76b4e326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bb9ab6f10309ea8e20ce4d76b4e326">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPL1&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3c43c98fc4ff12109690b69bf9fe0f" name="a0b3c43c98fc4ff12109690b69bf9fe0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3c43c98fc4ff12109690b69bf9fe0f">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPL2&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc13a8c30e919141caeca3792ff9aa4d" name="abc13a8c30e919141caeca3792ff9aa4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc13a8c30e919141caeca3792ff9aa4d">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SDM_CMPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SDM_CMPL3&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28e41536a28410f0189bb8d7cb3c8db8" name="a28e41536a28410f0189bb8d7cb3c8db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e41536a28410f0189bb8d7cb3c8db8">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT_CH0&#160;&#160;&#160;(0x20UL)  /* SYNT1 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21a94e0f7834768565f3594ab8a22bb3" name="a21a94e0f7834768565f3594ab8a22bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a94e0f7834768565f3594ab8a22bb3">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT_CH1&#160;&#160;&#160;(0x21UL)  /* SYNT1 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b78a686aa7e923229ce615a6f495b46" name="a9b78a686aa7e923229ce615a6f495b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b78a686aa7e923229ce615a6f495b46">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT_CH2&#160;&#160;&#160;(0x22UL)  /* SYNT1 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8bc0a977639c935af1ced3e74526c41" name="ac8bc0a977639c935af1ced3e74526c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bc0a977639c935af1ced3e74526c41">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_SYNT_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_SYNT_CH3&#160;&#160;&#160;(0x23UL)  /* SYNT1 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab534d958ba5837cfd7722899fbdef2ca" name="ab534d958ba5837cfd7722899fbdef2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab534d958ba5837cfd7722899fbdef2ca">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ee451d3b4b964542f2225adb2c74676" name="a4ee451d3b4b964542f2225adb2c74676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee451d3b4b964542f2225adb2c74676">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28bc805d1c22730beaebaec0712607bf" name="a28bc805d1c22730beaebaec0712607bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bc805d1c22730beaebaec0712607bf">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P0&#160;&#160;&#160;(0x2UL)   /* TRGM1 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9604ec24368b539da95692002af70076" name="a9604ec24368b539da95692002af70076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9604ec24368b539da95692002af70076">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P1&#160;&#160;&#160;(0x3UL)   /* TRGM1 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6edf802537850dec7e5599cbe223a094" name="a6edf802537850dec7e5599cbe223a094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edf802537850dec7e5599cbe223a094">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P10&#160;&#160;&#160;(0xCUL)   /* TRGM1 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17a7711410476d56347a87f6aef5e3ee" name="a17a7711410476d56347a87f6aef5e3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a7711410476d56347a87f6aef5e3ee">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P11&#160;&#160;&#160;(0xDUL)   /* TRGM1 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3567b73a499a02fe8015151d2a7cd2cc" name="a3567b73a499a02fe8015151d2a7cd2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3567b73a499a02fe8015151d2a7cd2cc">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P2&#160;&#160;&#160;(0x4UL)   /* TRGM1 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a89a9d3cb2c36d4672dcadcfdc01a98" name="a3a89a9d3cb2c36d4672dcadcfdc01a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a89a9d3cb2c36d4672dcadcfdc01a98">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P3&#160;&#160;&#160;(0x5UL)   /* TRGM1 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ebf6fa8f6cd2f099b7b6c7c077d7041" name="a6ebf6fa8f6cd2f099b7b6c7c077d7041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebf6fa8f6cd2f099b7b6c7c077d7041">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P4&#160;&#160;&#160;(0x6UL)   /* TRGM1 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb598a94038933bef3916bf46af37f9a" name="abb598a94038933bef3916bf46af37f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb598a94038933bef3916bf46af37f9a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P5&#160;&#160;&#160;(0x7UL)   /* TRGM1 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa468720968473805636a7169b62d9902" name="aa468720968473805636a7169b62d9902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa468720968473805636a7169b62d9902">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P6&#160;&#160;&#160;(0x8UL)   /* TRGM1 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387ff2c8bc520d7bae59d672786f2f5a" name="a387ff2c8bc520d7bae59d672786f2f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387ff2c8bc520d7bae59d672786f2f5a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P7&#160;&#160;&#160;(0x9UL)   /* TRGM1 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb509574e854f5f8783e82d28d055ab" name="a2eb509574e854f5f8783e82d28d055ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb509574e854f5f8783e82d28d055ab">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P8&#160;&#160;&#160;(0xAUL)   /* TRGM1 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958bd5ed3477cb6bc50475f066b4ff7a" name="a958bd5ed3477cb6bc50475f066b4ff7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958bd5ed3477cb6bc50475f066b4ff7a">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM1_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM1_P9&#160;&#160;&#160;(0xBUL)   /* TRGM1 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ab761f810f026be5b25d3a67b467a9f" name="a1ab761f810f026be5b25d3a67b467a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab761f810f026be5b25d3a67b467a9f">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM2_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM2_OUTX0&#160;&#160;&#160;(0x10UL)  /* TRGM2 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdec8c166665cf596d9cabd469b099f1" name="afdec8c166665cf596d9cabd469b099f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdec8c166665cf596d9cabd469b099f1">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM2_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM2_OUTX1&#160;&#160;&#160;(0x11UL)  /* TRGM2 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f4c3b84422ecf2190d316b8270fe6c8" name="a7f4c3b84422ecf2190d316b8270fe6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4c3b84422ecf2190d316b8270fe6c8">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM3_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM3_OUTX0&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420c9e5612423831a3b46ffadbe77a3b" name="a420c9e5612423831a3b46ffadbe77a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420c9e5612423831a3b46ffadbe77a3b">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_TRGM3_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_TRGM3_OUTX1&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c2418d7564e50ef7c16d0025e84416" name="a02c2418d7564e50ef7c16d0025e84416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c2418d7564e50ef7c16d0025e84416">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_USB0_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_USB0_SOF&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d130cdfbae5d69095ee813ba896eba6" name="a4d130cdfbae5d69095ee813ba896eba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d130cdfbae5d69095ee813ba896eba6">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80a0d6b739e144b7df57f60ca9dc4188" name="a80a0d6b739e144b7df57f60ca9dc4188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a0d6b739e144b7df57f60ca9dc4188">&#9670;&#160;</a></span>HPM_TRGM1_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f96715e17cf72d0ba418843dd90635" name="a72f96715e17cf72d0ba418843dd90635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f96715e17cf72d0ba418843dd90635">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ACMP1_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 1 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb2bebf04e1da485193dddc0c8af049" name="a3cb2bebf04e1da485193dddc0c8af049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb2bebf04e1da485193dddc0c8af049">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC0_STRGI&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4afe23df76671c854cec9898655984b" name="ad4afe23df76671c854cec9898655984b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4afe23df76671c854cec9898655984b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC1_STRGI&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a147586c24c312219c1c856268d48f78b" name="a147586c24c312219c1c856268d48f78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147586c24c312219c1c856268d48f78b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADC2_STRGI&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a550d1c0aae3e637a1c67ecb14ef2a8" name="a3a550d1c0aae3e637a1c67ecb14ef2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a550d1c0aae3e637a1c67ecb14ef2a8">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017e30513f6c7c2c0c1a6e161c7c3721" name="a017e30513f6c7c2c0c1a6e161c7c3721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017e30513f6c7c2c0c1a6e161c7c3721">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cab7a29d1c55b24785f1b1ca9fe6c1b" name="a6cab7a29d1c55b24785f1b1ca9fe6c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cab7a29d1c55b24785f1b1ca9fe6c1b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_ADCX_PTRGI1C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 1C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017ddd0eeade332ae0977ffdf380d51a" name="a017ddd0eeade332ae0977ffdf380d51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017ddd0eeade332ae0977ffdf380d51a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC0_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC0_STP_TRG&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87b100805e9566632d2b550e81f27759" name="a87b100805e9566632d2b550e81f27759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b100805e9566632d2b550e81f27759">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC1_BUF_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC1_BUF_TRG&#160;&#160;&#160;(0x3AUL)  /* DAC1 buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8a8b60d9ca5d279cd0085ec25557ecb" name="ae8a8b60d9ca5d279cd0085ec25557ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a8b60d9ca5d279cd0085ec25557ecb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_DAC1_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_DAC1_STP_TRG&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdc73640afb290d471a33cffbebeea5f" name="abdc73640afb290d471a33cffbebeea5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc73640afb290d471a33cffbebeea5f">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR1 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676c96fcd84195c0df04a2efeda22a93" name="a676c96fcd84195c0df04a2efeda22a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676c96fcd84195c0df04a2efeda22a93">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR1_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR1 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeeb69295cca14147f126b58fbcb1c74" name="aaeeb69295cca14147f126b58fbcb1c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeeb69295cca14147f126b58fbcb1c74">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_GPTMR1_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_GPTMR1_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR1 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ccfec27657b8d77b72ce5084a493fc" name="a47ccfec27657b8d77b72ce5084a493fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ccfec27657b8d77b72ce5084a493fc">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL1 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d0d4485d4e604d4dec83cebe74ed61e" name="a4d0d4485d4e604d4dec83cebe74ed61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0d4485d4e604d4dec83cebe74ed61e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_U&#160;&#160;&#160;(0x2CUL)  /* HALL1 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f64513c3a6698e4f1b7987c8e01ac25" name="a4f64513c3a6698e4f1b7987c8e01ac25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f64513c3a6698e4f1b7987c8e01ac25">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_V&#160;&#160;&#160;(0x2DUL)  /* HALL1 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfe81bbbaf2c77e07560620c8fe2f6aa" name="adfe81bbbaf2c77e07560620c8fe2f6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe81bbbaf2c77e07560620c8fe2f6aa">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_HALL1_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_HALL1_W&#160;&#160;&#160;(0x2EUL)  /* HALL1 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc66993b036465f0032c511d2229162" name="abcc66993b036465f0032c511d2229162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc66993b036465f0032c511d2229162">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN0&#160;&#160;&#160;(0x1EUL)  /* PLA1 module input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a784c5ec595ff56100383cd40953422aa" name="a784c5ec595ff56100383cd40953422aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784c5ec595ff56100383cd40953422aa">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN1&#160;&#160;&#160;(0x1FUL)  /* PLA1 module input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a89a430f57faf46fc1dcd5ae332da85" name="a6a89a430f57faf46fc1dcd5ae332da85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a89a430f57faf46fc1dcd5ae332da85">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN2&#160;&#160;&#160;(0x20UL)  /* PLA1 module input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03b080c742a380a066f8eea60da11fe4" name="a03b080c742a380a066f8eea60da11fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b080c742a380a066f8eea60da11fe4">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN3&#160;&#160;&#160;(0x21UL)  /* PLA1 module input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cc6444f230e1bf62e4700b28c271a13" name="a8cc6444f230e1bf62e4700b28c271a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc6444f230e1bf62e4700b28c271a13">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN4&#160;&#160;&#160;(0x22UL)  /* PLA1 module input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a259c6701c0a8fd9515d7b3b0aad3aa16" name="a259c6701c0a8fd9515d7b3b0aad3aa16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259c6701c0a8fd9515d7b3b0aad3aa16">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN5&#160;&#160;&#160;(0x23UL)  /* PLA1 module input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe6024474fa99f4fd8c77272e30ec3a" name="abbe6024474fa99f4fd8c77272e30ec3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe6024474fa99f4fd8c77272e30ec3a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN6&#160;&#160;&#160;(0x24UL)  /* PLA1 module input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae54457c1a485bdba6f00bdb320f2481f" name="ae54457c1a485bdba6f00bdb320f2481f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54457c1a485bdba6f00bdb320f2481f">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PLA1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PLA1_IN7&#160;&#160;&#160;(0x25UL)  /* PLA1 module input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53884c4e318a5ae58a6c04219a06a74" name="af53884c4e318a5ae58a6c04219a06a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53884c4e318a5ae58a6c04219a06a74">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145799569d32085f1cd4f659430e3587" name="a145799569d32085f1cd4f659430e3587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145799569d32085f1cd4f659430e3587">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab17df59348faec3f79bd6e2a07c84b43" name="ab17df59348faec3f79bd6e2a07c84b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17df59348faec3f79bd6e2a07c84b43">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 1 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5efb116bdd39e8b5247641c8bad9f1b2" name="a5efb116bdd39e8b5247641c8bad9f1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efb116bdd39e8b5247641c8bad9f1b2">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 1 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a503a12f26657d014b1c6b6997c337945" name="a503a12f26657d014b1c6b6997c337945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503a12f26657d014b1c6b6997c337945">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 1 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90dd3cf3fba703ac0434406974d903cd" name="a90dd3cf3fba703ac0434406974d903cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dd3cf3fba703ac0434406974d903cd">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 1 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79a256126cd068504d24460a5d5c881a" name="a79a256126cd068504d24460a5d5c881a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a256126cd068504d24460a5d5c881a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 1 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb2212e6c1759ce63c6d9b6a37d5b79e" name="acb2212e6c1759ce63c6d9b6a37d5b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2212e6c1759ce63c6d9b6a37d5b79e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 1 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a27166bb408491746694565c4575b0" name="a50a27166bb408491746694565c4575b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a27166bb408491746694565c4575b0">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 1 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e536958b57da7977d789c64bf8fe96f" name="a9e536958b57da7977d789c64bf8fe96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e536958b57da7977d789c64bf8fe96f">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 1 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1ed11211280f977faed144bdce14e9" name="a6d1ed11211280f977faed144bdce14e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1ed11211280f977faed144bdce14e9">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 1 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6bf6b63d7b75e8ddf0232eabdbe258" name="a3b6bf6b63d7b75e8ddf0232eabdbe258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6bf6b63d7b75e8ddf0232eabdbe258">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 1 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2adcf107e5703b5b9707a4a1fef7abe" name="ab2adcf107e5703b5b9707a4a1fef7abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2adcf107e5703b5b9707a4a1fef7abe">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 1 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f3d7e3ebf3b9535e3d5df8521c8f3d" name="a08f3d7e3ebf3b9535e3d5df8521c8f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f3d7e3ebf3b9535e3d5df8521c8f3d">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 1 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c57aeffe6bad69eee6835ec1fc26dd" name="a26c57aeffe6bad69eee6835ec1fc26dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c57aeffe6bad69eee6835ec1fc26dd">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 1 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c5a978110ea67ddd77bdeeaf76170eb" name="a6c5a978110ea67ddd77bdeeaf76170eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5a978110ea67ddd77bdeeaf76170eb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 1 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9088064ec41b4f3cbe4408d4a092f730" name="a9088064ec41b4f3cbe4408d4a092f730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9088064ec41b4f3cbe4408d4a092f730">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 1 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a320b0ee5fb2473b0cc651076c58be720" name="a320b0ee5fb2473b0cc651076c58be720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320b0ee5fb2473b0cc651076c58be720">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_PWM1_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a80b591cda2e6b59fc042aab0a80253" name="a9a80b591cda2e6b59fc042aab0a80253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a80b591cda2e6b59fc042aab0a80253">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_A&#160;&#160;&#160;(0x26UL)  /* QEI1 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaebc34e4fa91365a86c8c12d3e4af6a" name="adaebc34e4fa91365a86c8c12d3e4af6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaebc34e4fa91365a86c8c12d3e4af6a">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_B&#160;&#160;&#160;(0x27UL)  /* QEI1 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a9c5aa9fa473cd0b6653f340ee8cdb" name="ab9a9c5aa9fa473cd0b6653f340ee8cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a9c5aa9fa473cd0b6653f340ee8cdb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_H&#160;&#160;&#160;(0x29UL)  /* QEI1 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650375e3d42525460aa873ab3ef51355" name="a650375e3d42525460aa873ab3ef51355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650375e3d42525460aa873ab3ef51355">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI1 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a692c4b24d0df38ba99d5af02d8ae2545" name="a692c4b24d0df38ba99d5af02d8ae2545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692c4b24d0df38ba99d5af02d8ae2545">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI1 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91933cf77185e4186715a345d155e11b" name="a91933cf77185e4186715a345d155e11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91933cf77185e4186715a345d155e11b">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_QEI1_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_QEI1_Z&#160;&#160;&#160;(0x28UL)  /* QEI1 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fa637204258b5df3d4c3f154961a6fa" name="a7fa637204258b5df3d4c3f154961a6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa637204258b5df3d4c3f154961a6fa">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_SDM_TRG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_SDM_TRG4&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabbae217781b968fd601132331a83d36" name="aabbae217781b968fd601132331a83d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbae217781b968fd601132331a83d36">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_SDM_TRG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_SDM_TRG5&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003fd00811b1c023ce0ad4b62a685bd8" name="a003fd00811b1c023ce0ad4b62a685bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003fd00811b1c023ce0ad4b62a685bd8">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_SDM_TRG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_SDM_TRG6&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a4ae6ffc64ab9f826a572114c46c685" name="a4a4ae6ffc64ab9f826a572114c46c685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4ae6ffc64ab9f826a572114c46c685">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_SDM_TRG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_SDM_TRG7&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4d126c2fbb0e58192d111a42e66fd3" name="aba4d126c2fbb0e58192d111a42e66fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4d126c2fbb0e58192d111a42e66fd3">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM1 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6fc1a23994f9456ae065b8a8dd06c89" name="ac6fc1a23994f9456ae065b8a8dd06c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fc1a23994f9456ae065b8a8dd06c89">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM1 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f41f404a8ea8761b28cf98a56b067a0" name="a3f41f404a8ea8761b28cf98a56b067a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f41f404a8ea8761b28cf98a56b067a0">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P0&#160;&#160;&#160;(0x0UL)   /* TRGM1 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3942e025b95bbfa010354fdcdf60cea" name="aa3942e025b95bbfa010354fdcdf60cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3942e025b95bbfa010354fdcdf60cea">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P1&#160;&#160;&#160;(0x1UL)   /* TRGM1 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2000221f2710add04f882223070b80c5" name="a2000221f2710add04f882223070b80c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2000221f2710add04f882223070b80c5">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P10&#160;&#160;&#160;(0xAUL)   /* TRGM1 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a151062146c9862cc7fc1afa4b1e72d" name="a3a151062146c9862cc7fc1afa4b1e72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a151062146c9862cc7fc1afa4b1e72d">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P11&#160;&#160;&#160;(0xBUL)   /* TRGM1 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54fb407767535db98173f7232ac198c1" name="a54fb407767535db98173f7232ac198c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fb407767535db98173f7232ac198c1">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P2&#160;&#160;&#160;(0x2UL)   /* TRGM1 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38305ba8ec12b49a0af5610c4b7b9717" name="a38305ba8ec12b49a0af5610c4b7b9717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38305ba8ec12b49a0af5610c4b7b9717">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P3&#160;&#160;&#160;(0x3UL)   /* TRGM1 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d42055ccd29296acedd61436849b9cb" name="a4d42055ccd29296acedd61436849b9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d42055ccd29296acedd61436849b9cb">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P4&#160;&#160;&#160;(0x4UL)   /* TRGM1 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a81866da377c15e59ad1898d647c34" name="aa3a81866da377c15e59ad1898d647c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a81866da377c15e59ad1898d647c34">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P5&#160;&#160;&#160;(0x5UL)   /* TRGM1 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7deef31fa8ba1cd25c20fac54b08ba5e" name="a7deef31fa8ba1cd25c20fac54b08ba5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deef31fa8ba1cd25c20fac54b08ba5e">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P6&#160;&#160;&#160;(0x6UL)   /* TRGM1 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8222288d3f9d1609c2d247264ae88977" name="a8222288d3f9d1609c2d247264ae88977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8222288d3f9d1609c2d247264ae88977">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P7&#160;&#160;&#160;(0x7UL)   /* TRGM1 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a870c36682e592a613f5dc6bc3ed4fa94" name="a870c36682e592a613f5dc6bc3ed4fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870c36682e592a613f5dc6bc3ed4fa94">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P8&#160;&#160;&#160;(0x8UL)   /* TRGM1 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa798168cc44d69d8c1012e12487d69" name="a2aa798168cc44d69d8c1012e12487d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa798168cc44d69d8c1012e12487d69">&#9670;&#160;</a></span>HPM_TRGM1_OUTPUT_SRC_TRGM1_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM1_OUTPUT_SRC_TRGM1_P9&#160;&#160;&#160;(0x9UL)   /* TRGM1 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5095a75c440dead5d58bbc8c8b5ea715" name="a5095a75c440dead5d58bbc8c8b5ea715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5095a75c440dead5d58bbc8c8b5ea715">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_HALL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_HALL2&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea023df801ec5ce5ec3a7972b4906ae" name="a0ea023df801ec5ce5ec3a7972b4906ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea023df801ec5ce5ec3a7972b4906ae">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 2 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930427b56857dd6975bb31392f2a9f2f" name="a930427b56857dd6975bb31392f2a9f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930427b56857dd6975bb31392f2a9f2f">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 2 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f7ec2032675200d42e31de49c13e6b" name="a09f7ec2032675200d42e31de49c13e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f7ec2032675200d42e31de49c13e6b">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 2 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6e712c8587346c26aa3157799c9b892" name="ab6e712c8587346c26aa3157799c9b892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e712c8587346c26aa3157799c9b892">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 2 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5edfa6354188a513d0ff1896a4e6f926" name="a5edfa6354188a513d0ff1896a4e6f926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5edfa6354188a513d0ff1896a4e6f926">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 2 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a605628e06c1a5ec6dae61c1c2f617d0b" name="a605628e06c1a5ec6dae61c1c2f617d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605628e06c1a5ec6dae61c1c2f617d0b">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 2 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d14b0ff3aca06d8d93c60634f06f9ef" name="a4d14b0ff3aca06d8d93c60634f06f9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d14b0ff3aca06d8d93c60634f06f9ef">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 2 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e73c828ecba92ef6c9435238a717bd3" name="a8e73c828ecba92ef6c9435238a717bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e73c828ecba92ef6c9435238a717bd3">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 2 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a613ee6097882e45d7d9af45d811dd462" name="a613ee6097882e45d7d9af45d811dd462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613ee6097882e45d7d9af45d811dd462">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 2 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89d7440352c5c55c42e8fca607731f62" name="a89d7440352c5c55c42e8fca607731f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d7440352c5c55c42e8fca607731f62">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 2 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7076b4618c84796a90918bdff9d53851" name="a7076b4618c84796a90918bdff9d53851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7076b4618c84796a90918bdff9d53851">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 2 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d0e02a49aace2950c646197b92fe48b" name="a3d0e02a49aace2950c646197b92fe48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0e02a49aace2950c646197b92fe48b">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 2 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2197b02bc87b2e90fe6b2ede27a7e38c" name="a2197b02bc87b2e90fe6b2ede27a7e38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2197b02bc87b2e90fe6b2ede27a7e38c">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 2 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45090d5838f4fe707f413bc0b096b679" name="a45090d5838f4fe707f413bc0b096b679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45090d5838f4fe707f413bc0b096b679">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 2 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3fe96a39ec11e8d0feb1ba40f3c0fbf" name="ae3fe96a39ec11e8d0feb1ba40f3c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fe96a39ec11e8d0feb1ba40f3c0fbf">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 2 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a095b73d44fe9c6ad6d6168daa6bae759" name="a095b73d44fe9c6ad6d6168daa6bae759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095b73d44fe9c6ad6d6168daa6bae759">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 2 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3936668af351ea520026e735fd18552" name="ad3936668af351ea520026e735fd18552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3936668af351ea520026e735fd18552">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 2 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0810d5d498771287a02bc0aba8ce2deb" name="a0810d5d498771287a02bc0aba8ce2deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0810d5d498771287a02bc0aba8ce2deb">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 2 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe84a3e33208fe535451bb28ca0e7ed6" name="afe84a3e33208fe535451bb28ca0e7ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe84a3e33208fe535451bb28ca0e7ed6">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 2 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07fb64b26bab5b8cc80d48c35f5184c4" name="a07fb64b26bab5b8cc80d48c35f5184c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fb64b26bab5b8cc80d48c35f5184c4">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 2 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf183d0044c716cf05901127cdde17d" name="abaf183d0044c716cf05901127cdde17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf183d0044c716cf05901127cdde17d">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 2 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1187292ae676408efd4286add9d0cdb9" name="a1187292ae676408efd4286add9d0cdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1187292ae676408efd4286add9d0cdb9">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 2 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc20e8a99df3782a5f7eef7be27bd16f" name="adc20e8a99df3782a5f7eef7be27bd16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc20e8a99df3782a5f7eef7be27bd16f">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 2 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8639ba865be401db11da7675d788b6ca" name="a8639ba865be401db11da7675d788b6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8639ba865be401db11da7675d788b6ca">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 2 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b1a7c725ffc4175e4324d7ff3bc8c87" name="a9b1a7c725ffc4175e4324d7ff3bc8c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1a7c725ffc4175e4324d7ff3bc8c87">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1324e61cc32ba51aaaa73ceb814503e4" name="a1324e61cc32ba51aaaa73ceb814503e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1324e61cc32ba51aaaa73ceb814503e4">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a708611b801556c8ab4bcebb272789185" name="a708611b801556c8ab4bcebb272789185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708611b801556c8ab4bcebb272789185">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_PWM2_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_PWM2_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d7cb0335878d0f67f1d37d65fafd560" name="a4d7cb0335878d0f67f1d37d65fafd560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7cb0335878d0f67f1d37d65fafd560">&#9670;&#160;</a></span>HPM_TRGM2_DMA_SRC_QEI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_DMA_SRC_QEI2&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2de3a56114fb3d5f0da9cb1721be4cdc" name="a2de3a56114fb3d5f0da9cb1721be4cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de3a56114fb3d5f0da9cb1721be4cdc">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 2 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ee54c2b2c090a834ce554ed3dad3d94" name="a3ee54c2b2c090a834ce554ed3dad3d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee54c2b2c090a834ce554ed3dad3d94">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 2 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a305d6f9d4ada0758fb36c4dd2b4d2227" name="a305d6f9d4ada0758fb36c4dd2b4d2227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305d6f9d4ada0758fb36c4dd2b4d2227">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 2 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b2cd196f7d1ad7321783a3e2cb2d4bf" name="a8b2cd196f7d1ad7321783a3e2cb2d4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2cd196f7d1ad7321783a3e2cb2d4bf">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 2 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef5e690cb55c6e8a4b24031b06185fb" name="adef5e690cb55c6e8a4b24031b06185fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef5e690cb55c6e8a4b24031b06185fb">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 2 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd240355e15e693cc3b74c6f6f547d3" name="a2dd240355e15e693cc3b74c6f6f547d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd240355e15e693cc3b74c6f6f547d3">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 2 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab369cf918fd53ebb875377dff926593b" name="ab369cf918fd53ebb875377dff926593b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369cf918fd53ebb875377dff926593b">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 2 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff42c954e089418502db3483e3841cfd" name="aff42c954e089418502db3483e3841cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff42c954e089418502db3483e3841cfd">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_PWM2_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_PWM2_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 2 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78b0a2b5ab505921fb7633e84e2b758" name="aa78b0a2b5ab505921fb7633e84e2b758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78b0a2b5ab505921fb7633e84e2b758">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM2 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3f4f8d31c00e21a9b5acd1f4cd1b082" name="ad3f4f8d31c00e21a9b5acd1f4cd1b082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f4f8d31c00e21a9b5acd1f4cd1b082">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM2 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d085081b3e5d7000c25a812808e858" name="a67d085081b3e5d7000c25a812808e858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d085081b3e5d7000c25a812808e858">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM2 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cb4ddcea34855db639a6b8dd3f25243" name="a8cb4ddcea34855db639a6b8dd3f25243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb4ddcea34855db639a6b8dd3f25243">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM2 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c2b9c07d7928dee9eebbf7efaaea7cb" name="a1c2b9c07d7928dee9eebbf7efaaea7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2b9c07d7928dee9eebbf7efaaea7cb">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM2 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4426b15b6fc17e9f13df31b54c1512" name="a0f4426b15b6fc17e9f13df31b54c1512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4426b15b6fc17e9f13df31b54c1512">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM2 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c51da2f140302ecd8ddc02042a6071" name="a63c51da2f140302ecd8ddc02042a6071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c51da2f140302ecd8ddc02042a6071">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM2 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d060178be06e564d10aab7e71576266" name="a6d060178be06e564d10aab7e71576266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d060178be06e564d10aab7e71576266">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM2 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a502e9cd06cde3a87bf21b7c56540b08b" name="a502e9cd06cde3a87bf21b7c56540b08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502e9cd06cde3a87bf21b7c56540b08b">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM2 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf078c97d27498a94caa64933f3749e3" name="acf078c97d27498a94caa64933f3749e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf078c97d27498a94caa64933f3749e3">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM2 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71bf48f4828a0abfc267bbd98c051a5" name="aa71bf48f4828a0abfc267bbd98c051a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71bf48f4828a0abfc267bbd98c051a5">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM2 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7ce8c5a498fd8e6c2366e21859d451" name="aba7ce8c5a498fd8e6c2366e21859d451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7ce8c5a498fd8e6c2366e21859d451">&#9670;&#160;</a></span>HPM_TRGM2_FILTER_SRC_TRGM2_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_FILTER_SRC_TRGM2_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM2 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78769043f1ddd7d50e81d769f3c33e25" name="a78769043f1ddd7d50e81d769f3c33e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78769043f1ddd7d50e81d769f3c33e25">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2c81fa04cb363e2c718ca3af1dc3a8" name="a7b2c81fa04cb363e2c718ca3af1dc3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2c81fa04cb363e2c718ca3af1dc3a8">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53a4c9303cf49b5b3a65e5a76ee9ae45" name="a53a4c9303cf49b5b3a65e5a76ee9ae45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a4c9303cf49b5b3a65e5a76ee9ae45">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_ACMP2_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_ACMP2_OUT&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930ea05a6d6c50ca89a80a6bd4c3b876" name="a930ea05a6d6c50ca89a80a6bd4c3b876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930ea05a6d6c50ca89a80a6bd4c3b876">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_ACMP3_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_ACMP3_OUT&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c42e3495ac98e5cfc96e14de9e4348" name="aa3c42e3495ac98e5cfc96e14de9e4348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c42e3495ac98e5cfc96e14de9e4348">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16dd4796d4599aa87fd6341c2eb31e4" name="aa16dd4796d4599aa87fd6341c2eb31e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16dd4796d4599aa87fd6341c2eb31e4">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_GPTMR2_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_GPTMR2_OUT2&#160;&#160;&#160;(0x26UL)  /* GPTMR2 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d498bba02d6639e80ed43251ad9872" name="a79d498bba02d6639e80ed43251ad9872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d498bba02d6639e80ed43251ad9872">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_GPTMR2_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_GPTMR2_OUT3&#160;&#160;&#160;(0x27UL)  /* GPTMR2 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d5457ca40b879b9da1bcfa145cc178" name="a29d5457ca40b879b9da1bcfa145cc178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d5457ca40b879b9da1bcfa145cc178">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_HALL2_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_HALL2_TRGO&#160;&#160;&#160;(0x1DUL)  /* HALL2 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae43969ae8929d8d16d43d36ed2dc0985" name="ae43969ae8929d8d16d43d36ed2dc0985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae43969ae8929d8d16d43d36ed2dc0985">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1dff30119321c8e0c314ac1b3e8499d" name="ad1dff30119321c8e0c314ac1b3e8499d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1dff30119321c8e0c314ac1b3e8499d">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6bb0101d293dbc8c15a804508b8d6ba" name="ae6bb0101d293dbc8c15a804508b8d6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6bb0101d293dbc8c15a804508b8d6ba">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c7b23117725aaa0a337805ed63fb5b1" name="a1c7b23117725aaa0a337805ed63fb5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7b23117725aaa0a337805ed63fb5b1">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c368373d0f908543c8a5855c553bcdc" name="a0c368373d0f908543c8a5855c553bcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c368373d0f908543c8a5855c553bcdc">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1fe2c7669a9fabbbb85326d0888297" name="acf1fe2c7669a9fabbbb85326d0888297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1fe2c7669a9fabbbb85326d0888297">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aba3053366f34fcb2ed82fd67e3a36a" name="a4aba3053366f34fcb2ed82fd67e3a36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aba3053366f34fcb2ed82fd67e3a36a">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac638e08b7ee3d0c93c411c472070406d" name="ac638e08b7ee3d0c93c411c472070406d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac638e08b7ee3d0c93c411c472070406d">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 2 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45375bc9c8e255705b66dede1b99f9da" name="a45375bc9c8e255705b66dede1b99f9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45375bc9c8e255705b66dede1b99f9da">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96d4aeaa3d2594d227babe4bf6889fe9" name="a96d4aeaa3d2594d227babe4bf6889fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d4aeaa3d2594d227babe4bf6889fe9">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_PWM2_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_PWM2_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b9a8d69ebdf718989973ba6b93045b3" name="a2b9a8d69ebdf718989973ba6b93045b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9a8d69ebdf718989973ba6b93045b3">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_QEI2_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_QEI2_TRGO&#160;&#160;&#160;(0x1CUL)  /* QEI2 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00081ec4e02ebdb2ecd6d0fa771b187c" name="a00081ec4e02ebdb2ecd6d0fa771b187c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00081ec4e02ebdb2ecd6d0fa771b187c">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPH0&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5650e402314a878a3b0666e8511208b3" name="a5650e402314a878a3b0666e8511208b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5650e402314a878a3b0666e8511208b3">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPH1&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79fc9f33aa081faee512c5c055d87c95" name="a79fc9f33aa081faee512c5c055d87c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fc9f33aa081faee512c5c055d87c95">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPH2&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ac9ed28b3b193b2b900bbeac73fc621" name="a3ac9ed28b3b193b2b900bbeac73fc621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac9ed28b3b193b2b900bbeac73fc621">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPH3&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c982c7303316ca7ddddc369a81338a" name="a27c982c7303316ca7ddddc369a81338a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c982c7303316ca7ddddc369a81338a">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPHZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPHZ0&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a1a3a8ce4ec188020d74c23613d7f5" name="a76a1a3a8ce4ec188020d74c23613d7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a1a3a8ce4ec188020d74c23613d7f5">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPHZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPHZ1&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a483a1896b173019a725ff1905ab5c824" name="a483a1896b173019a725ff1905ab5c824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483a1896b173019a725ff1905ab5c824">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPHZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPHZ2&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dbf0b6595a9d93ddf7e2dc51fb4ca86" name="a5dbf0b6595a9d93ddf7e2dc51fb4ca86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbf0b6595a9d93ddf7e2dc51fb4ca86">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPHZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPHZ3&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ef0395c765d3914eb9878eb06f8bc9d" name="a3ef0395c765d3914eb9878eb06f8bc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef0395c765d3914eb9878eb06f8bc9d">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPL0&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a327d93d3b4bfb646decd462d02bab" name="af2a327d93d3b4bfb646decd462d02bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a327d93d3b4bfb646decd462d02bab">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPL1&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217ff7108a3c1fa50993d0a57d6e549d" name="a217ff7108a3c1fa50993d0a57d6e549d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217ff7108a3c1fa50993d0a57d6e549d">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPL2&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25254b5955d00d8a687faf465171ea51" name="a25254b5955d00d8a687faf465171ea51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25254b5955d00d8a687faf465171ea51">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SDM_CMPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SDM_CMPL3&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9f4cc65b13a6612b67f6d6f48741769" name="aa9f4cc65b13a6612b67f6d6f48741769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f4cc65b13a6612b67f6d6f48741769">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SYNT_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SYNT_CH0&#160;&#160;&#160;(0x20UL)  /* SYNT2 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b0022b6ecbae89ff4bef0dfa9005af3" name="a2b0022b6ecbae89ff4bef0dfa9005af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0022b6ecbae89ff4bef0dfa9005af3">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SYNT_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SYNT_CH1&#160;&#160;&#160;(0x21UL)  /* SYNT2 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69d0efebb86855c6d121d8a7791b7a75" name="a69d0efebb86855c6d121d8a7791b7a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d0efebb86855c6d121d8a7791b7a75">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SYNT_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SYNT_CH2&#160;&#160;&#160;(0x22UL)  /* SYNT2 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a5ac088f74594c8e358ba5144a7e20" name="af6a5ac088f74594c8e358ba5144a7e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a5ac088f74594c8e358ba5144a7e20">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_SYNT_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_SYNT_CH3&#160;&#160;&#160;(0x23UL)  /* SYNT2 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e43b3954a09c85f8d7c820e45e82967" name="a2e43b3954a09c85f8d7c820e45e82967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e43b3954a09c85f8d7c820e45e82967">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4af746405826b7ca44bcca13234d23fd" name="a4af746405826b7ca44bcca13234d23fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af746405826b7ca44bcca13234d23fd">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4910408d2fd025572b59150cdf3e0a" name="a9a4910408d2fd025572b59150cdf3e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4910408d2fd025572b59150cdf3e0a">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0x10UL)  /* TRGM1 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b4fb75f9542ac019aaa0f1b16e925dd" name="a7b4fb75f9542ac019aaa0f1b16e925dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4fb75f9542ac019aaa0f1b16e925dd">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0x11UL)  /* TRGM1 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7227eacaeace89be26e5955de36e32eb" name="a7227eacaeace89be26e5955de36e32eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7227eacaeace89be26e5955de36e32eb">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P0&#160;&#160;&#160;(0x2UL)   /* TRGM2 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ea9f34e261cb99c37f222e82a925cce" name="a7ea9f34e261cb99c37f222e82a925cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea9f34e261cb99c37f222e82a925cce">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P1&#160;&#160;&#160;(0x3UL)   /* TRGM2 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a774f0d32a2e8f85019a317f4bb081e47" name="a774f0d32a2e8f85019a317f4bb081e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f0d32a2e8f85019a317f4bb081e47">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P10&#160;&#160;&#160;(0xCUL)   /* TRGM2 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae513f25cab953ffac9919666a6c0334e" name="ae513f25cab953ffac9919666a6c0334e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae513f25cab953ffac9919666a6c0334e">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P11&#160;&#160;&#160;(0xDUL)   /* TRGM2 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58be33b9b809c2cdcbcbda8f4240efc7" name="a58be33b9b809c2cdcbcbda8f4240efc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58be33b9b809c2cdcbcbda8f4240efc7">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P2&#160;&#160;&#160;(0x4UL)   /* TRGM2 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dfccdb97f32990532dc35876e5ed2c7" name="a7dfccdb97f32990532dc35876e5ed2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfccdb97f32990532dc35876e5ed2c7">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P3&#160;&#160;&#160;(0x5UL)   /* TRGM2 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18e618c0d0a2688bff21427e51bf0a2" name="ae18e618c0d0a2688bff21427e51bf0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18e618c0d0a2688bff21427e51bf0a2">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P4&#160;&#160;&#160;(0x6UL)   /* TRGM2 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe4e0013c41ff61b2d50b3012e40e2c" name="a1fe4e0013c41ff61b2d50b3012e40e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe4e0013c41ff61b2d50b3012e40e2c">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P5&#160;&#160;&#160;(0x7UL)   /* TRGM2 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeea18aeed89a99be57d482d25c5db9f7" name="aeea18aeed89a99be57d482d25c5db9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea18aeed89a99be57d482d25c5db9f7">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P6&#160;&#160;&#160;(0x8UL)   /* TRGM2 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b7047a01f83c41ae920473371b157cf" name="a8b7047a01f83c41ae920473371b157cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b7047a01f83c41ae920473371b157cf">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P7&#160;&#160;&#160;(0x9UL)   /* TRGM2 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc0efaffdaa2a981f316e937c675ba30" name="acc0efaffdaa2a981f316e937c675ba30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc0efaffdaa2a981f316e937c675ba30">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P8&#160;&#160;&#160;(0xAUL)   /* TRGM2 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5843205b4a6e0b1bdcee06616491d42" name="af5843205b4a6e0b1bdcee06616491d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5843205b4a6e0b1bdcee06616491d42">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM2_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM2_P9&#160;&#160;&#160;(0xBUL)   /* TRGM2 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbacd1e3aa9faeb9bf380148e4442770" name="adbacd1e3aa9faeb9bf380148e4442770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbacd1e3aa9faeb9bf380148e4442770">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM3_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM3_OUTX0&#160;&#160;&#160;(0xEUL)   /* TRGM3 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990f4ccc65d53291e682b558d9ef108f" name="a990f4ccc65d53291e682b558d9ef108f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990f4ccc65d53291e682b558d9ef108f">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_TRGM3_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_TRGM3_OUTX1&#160;&#160;&#160;(0xFUL)   /* TRGM3 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad62d9a36d0f3ea0845a343edaaa9bab4" name="ad62d9a36d0f3ea0845a343edaaa9bab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62d9a36d0f3ea0845a343edaaa9bab4">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_USB0_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_USB0_SOF&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fd9c5bdfd01bc9adf9f24d6945c56c" name="a50fd9c5bdfd01bc9adf9f24d6945c56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fd9c5bdfd01bc9adf9f24d6945c56c">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1cddbaa299506b7b6b69ea1df49e177" name="af1cddbaa299506b7b6b69ea1df49e177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cddbaa299506b7b6b69ea1df49e177">&#9670;&#160;</a></span>HPM_TRGM2_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69da779e0fc06682c686cbd92b00a020" name="a69da779e0fc06682c686cbd92b00a020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69da779e0fc06682c686cbd92b00a020">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ACMP2_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ACMP2_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 2 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38533ae640b9fd5fec352d57a168a73c" name="a38533ae640b9fd5fec352d57a168a73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38533ae640b9fd5fec352d57a168a73c">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADC0_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADC0_STRGI&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f5888a8ab7b8c7ea8316f40bea0b8a" name="a70f5888a8ab7b8c7ea8316f40bea0b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f5888a8ab7b8c7ea8316f40bea0b8a">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADC1_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADC1_STRGI&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82a2d61cf0df6d24d6e971766b56da44" name="a82a2d61cf0df6d24d6e971766b56da44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a2d61cf0df6d24d6e971766b56da44">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADC2_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADC2_STRGI&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b2a11bb428bef1bf761c25914a8d6f1" name="a4b2a11bb428bef1bf761c25914a8d6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2a11bb428bef1bf761c25914a8d6f1">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac42365be08ad65208bc3f42c7448def3" name="ac42365be08ad65208bc3f42c7448def3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42365be08ad65208bc3f42c7448def3">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab575d5a1efcc6b2f1086ecd566fbe6a0" name="ab575d5a1efcc6b2f1086ecd566fbe6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab575d5a1efcc6b2f1086ecd566fbe6a0">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_ADCX_PTRGI2C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 2C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05ed6c0f571c676c202ca4d9a14bd8c9" name="a05ed6c0f571c676c202ca4d9a14bd8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ed6c0f571c676c202ca4d9a14bd8c9">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_DAC0_BUF_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_DAC0_BUF_TRG&#160;&#160;&#160;(0x3AUL)  /* DAC0 buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae611b2ba85b033f3f1af40078c4d42a0" name="ae611b2ba85b033f3f1af40078c4d42a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae611b2ba85b033f3f1af40078c4d42a0">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_DAC0_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_DAC0_STP_TRG&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b81435493110cf6b7f6c0e7dfb6030" name="af5b81435493110cf6b7f6c0e7dfb6030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b81435493110cf6b7f6c0e7dfb6030">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_DAC1_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_DAC1_STP_TRG&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a9687c9608162ce262a12688bd03d39" name="a6a9687c9608162ce262a12688bd03d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9687c9608162ce262a12688bd03d39">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR2 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf3559f8c8b2d4e29634d404d6205f7b" name="adf3559f8c8b2d4e29634d404d6205f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3559f8c8b2d4e29634d404d6205f7b">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_GPTMR2_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR2 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbc46070d04cbd4003c71a4dbe125458" name="afbc46070d04cbd4003c71a4dbe125458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc46070d04cbd4003c71a4dbe125458">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_GPTMR2_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_GPTMR2_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR2 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdddf399d43bf4b4147c35d91427c36b" name="afdddf399d43bf4b4147c35d91427c36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdddf399d43bf4b4147c35d91427c36b">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_HALL2_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_HALL2_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL2 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19233edd02c065a32cc97b283957f7fd" name="a19233edd02c065a32cc97b283957f7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19233edd02c065a32cc97b283957f7fd">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_HALL2_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_HALL2_U&#160;&#160;&#160;(0x2CUL)  /* HALL2 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acce796ae80d08843ca54d0524dbef82c" name="acce796ae80d08843ca54d0524dbef82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce796ae80d08843ca54d0524dbef82c">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_HALL2_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_HALL2_V&#160;&#160;&#160;(0x2DUL)  /* HALL2 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac077e9c6313749e67aecc08463117f99" name="ac077e9c6313749e67aecc08463117f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac077e9c6313749e67aecc08463117f99">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_HALL2_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_HALL2_W&#160;&#160;&#160;(0x2EUL)  /* HALL2 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a484aefcad1a6a473584ad4edb3335bc6" name="a484aefcad1a6a473584ad4edb3335bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484aefcad1a6a473584ad4edb3335bc6">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a6f3c061ae07ff6fbc1f88b37bd755" name="a96a6f3c061ae07ff6fbc1f88b37bd755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a6f3c061ae07ff6fbc1f88b37bd755">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaaff76a0a0287e24c28ce7cac56657b" name="aeaaff76a0a0287e24c28ce7cac56657b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaff76a0a0287e24c28ce7cac56657b">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 2 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c270534f4d70863e464ddb0e852259a" name="a4c270534f4d70863e464ddb0e852259a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c270534f4d70863e464ddb0e852259a">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 2 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14dff28f1af51153dc75cc0f00f00c2b" name="a14dff28f1af51153dc75cc0f00f00c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14dff28f1af51153dc75cc0f00f00c2b">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c360e31b649ec5f90db18a4c577a8d3" name="a7c360e31b649ec5f90db18a4c577a8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c360e31b649ec5f90db18a4c577a8d3">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d7a88fedb2d040a07a799408f548903" name="a2d7a88fedb2d040a07a799408f548903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7a88fedb2d040a07a799408f548903">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 2 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71125bc55415392a7a6c1a5438d9c9a" name="ab71125bc55415392a7a6c1a5438d9c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71125bc55415392a7a6c1a5438d9c9a">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 2 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94f1270cc7e0340d6cb62fe984210a0e" name="a94f1270cc7e0340d6cb62fe984210a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f1270cc7e0340d6cb62fe984210a0e">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 2 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a386dbb10a7ffba02974ce7505f65c130" name="a386dbb10a7ffba02974ce7505f65c130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386dbb10a7ffba02974ce7505f65c130">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 2 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b5cb11076b425d5a09df1055e5bd1e" name="a70b5cb11076b425d5a09df1055e5bd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b5cb11076b425d5a09df1055e5bd1e">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 2 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d3829e9b7168df776611f049e173f1" name="a65d3829e9b7168df776611f049e173f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d3829e9b7168df776611f049e173f1">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 2 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a103c2de564577b6b1fd778f0b4d0ead3" name="a103c2de564577b6b1fd778f0b4d0ead3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103c2de564577b6b1fd778f0b4d0ead3">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 2 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace25974941dd26f8f2ff81dd2a2c82bb" name="ace25974941dd26f8f2ff81dd2a2c82bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace25974941dd26f8f2ff81dd2a2c82bb">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 2 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad27c7cb63fcb3331864ab67b2824995" name="aad27c7cb63fcb3331864ab67b2824995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad27c7cb63fcb3331864ab67b2824995">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e4977c7d13bf96843043988a5bebd2d" name="a9e4977c7d13bf96843043988a5bebd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4977c7d13bf96843043988a5bebd2d">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcb71b8b80dfee869e2b535cb17503f6" name="adcb71b8b80dfee869e2b535cb17503f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb71b8b80dfee869e2b535cb17503f6">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 2 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7f65e7c350936d4335e3349c1bb104e" name="ac7f65e7c350936d4335e3349c1bb104e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f65e7c350936d4335e3349c1bb104e">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_PWM2_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_PWM2_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 2 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2edb79ae3cfb6be666462fda495917c" name="ac2edb79ae3cfb6be666462fda495917c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2edb79ae3cfb6be666462fda495917c">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_A&#160;&#160;&#160;(0x26UL)  /* QEI2 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e1a9eebc9121dc675f08b8b5a1cf5a" name="a92e1a9eebc9121dc675f08b8b5a1cf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e1a9eebc9121dc675f08b8b5a1cf5a">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_B&#160;&#160;&#160;(0x27UL)  /* QEI2 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2319eb30478d94ad1da5a4585271080" name="ac2319eb30478d94ad1da5a4585271080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2319eb30478d94ad1da5a4585271080">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_H&#160;&#160;&#160;(0x29UL)  /* QEI2 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17cbbe1cd17f69180a96731b6e112feb" name="a17cbbe1cd17f69180a96731b6e112feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17cbbe1cd17f69180a96731b6e112feb">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI2 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5874f6b3d7aa0f4a861ef00b14531d2b" name="a5874f6b3d7aa0f4a861ef00b14531d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5874f6b3d7aa0f4a861ef00b14531d2b">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI2 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e896f9431d91a0064ed45c39a1e64b1" name="a7e896f9431d91a0064ed45c39a1e64b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e896f9431d91a0064ed45c39a1e64b1">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_QEI2_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_QEI2_Z&#160;&#160;&#160;(0x28UL)  /* QEI2 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38d05b64cdc6e0403a8a81a97b92974e" name="a38d05b64cdc6e0403a8a81a97b92974e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d05b64cdc6e0403a8a81a97b92974e">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_SDM_TRG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_SDM_TRG10&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c2cf169245e742dac1fc7a7285dd212" name="a1c2cf169245e742dac1fc7a7285dd212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2cf169245e742dac1fc7a7285dd212">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_SDM_TRG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_SDM_TRG11&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0d3c049d9eb4b8b9357c053173ff41" name="a3e0d3c049d9eb4b8b9357c053173ff41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0d3c049d9eb4b8b9357c053173ff41">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_SDM_TRG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_SDM_TRG8&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10ed8728cda0ad4fa66ebee1797c6973" name="a10ed8728cda0ad4fa66ebee1797c6973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ed8728cda0ad4fa66ebee1797c6973">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_SDM_TRG9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_SDM_TRG9&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ce6a2509e0e94ca418df7687b0f346" name="a68ce6a2509e0e94ca418df7687b0f346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ce6a2509e0e94ca418df7687b0f346">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM2 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea78fe77beb088dda477d9f9a8a5786c" name="aea78fe77beb088dda477d9f9a8a5786c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea78fe77beb088dda477d9f9a8a5786c">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM2 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae79c016804a99d288fa2cdd6b8abeb43" name="ae79c016804a99d288fa2cdd6b8abeb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79c016804a99d288fa2cdd6b8abeb43">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P0&#160;&#160;&#160;(0x0UL)   /* TRGM2 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb2f3c72d272dc92b3e3a1e4c89b0f87" name="afb2f3c72d272dc92b3e3a1e4c89b0f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2f3c72d272dc92b3e3a1e4c89b0f87">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P1&#160;&#160;&#160;(0x1UL)   /* TRGM2 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f07359486c72451cd87eb49ddd8314c" name="a1f07359486c72451cd87eb49ddd8314c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f07359486c72451cd87eb49ddd8314c">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P10&#160;&#160;&#160;(0xAUL)   /* TRGM2 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3395316e100a5a2d6bb3681871c008a8" name="a3395316e100a5a2d6bb3681871c008a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3395316e100a5a2d6bb3681871c008a8">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P11&#160;&#160;&#160;(0xBUL)   /* TRGM2 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4128b0b9fa67acdb1774b66ddec41204" name="a4128b0b9fa67acdb1774b66ddec41204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4128b0b9fa67acdb1774b66ddec41204">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P2&#160;&#160;&#160;(0x2UL)   /* TRGM2 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb03789b1a3b8c28dafb279cf20883a5" name="acb03789b1a3b8c28dafb279cf20883a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb03789b1a3b8c28dafb279cf20883a5">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P3&#160;&#160;&#160;(0x3UL)   /* TRGM2 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ed2d72eb478404bf21ecaf54c99bc1" name="af0ed2d72eb478404bf21ecaf54c99bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ed2d72eb478404bf21ecaf54c99bc1">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P4&#160;&#160;&#160;(0x4UL)   /* TRGM2 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499b55238137967ffd2ca93cf7e54c73" name="a499b55238137967ffd2ca93cf7e54c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499b55238137967ffd2ca93cf7e54c73">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P5&#160;&#160;&#160;(0x5UL)   /* TRGM2 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3400e688be7b89305bae4cf356fb3592" name="a3400e688be7b89305bae4cf356fb3592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3400e688be7b89305bae4cf356fb3592">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P6&#160;&#160;&#160;(0x6UL)   /* TRGM2 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc77ef80fb22b355fe807fbe568dc24d" name="afc77ef80fb22b355fe807fbe568dc24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc77ef80fb22b355fe807fbe568dc24d">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P7&#160;&#160;&#160;(0x7UL)   /* TRGM2 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8fe42361c578323140e9746c9c59a8" name="afb8fe42361c578323140e9746c9c59a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8fe42361c578323140e9746c9c59a8">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P8&#160;&#160;&#160;(0x8UL)   /* TRGM2 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63230a557547bc8ab536a8a64d8e2846" name="a63230a557547bc8ab536a8a64d8e2846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63230a557547bc8ab536a8a64d8e2846">&#9670;&#160;</a></span>HPM_TRGM2_OUTPUT_SRC_TRGM2_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM2_OUTPUT_SRC_TRGM2_P9&#160;&#160;&#160;(0x9UL)   /* TRGM2 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e8ebe2831b1d94aaf2f41b2061d6417" name="a8e8ebe2831b1d94aaf2f41b2061d6417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8ebe2831b1d94aaf2f41b2061d6417">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_HALL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_HALL3&#160;&#160;&#160;(0x1CUL)  /* DMA request for HALL3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2270cbdc1ddb62bc122a7e8ccf63a6eb" name="a2270cbdc1ddb62bc122a7e8ccf63a6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2270cbdc1ddb62bc122a7e8ccf63a6eb">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP0&#160;&#160;&#160;(0x0UL)   /* The capture input or matches output of PWM timer 3 comparator 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa859e4ba63fe26f5746632c28295616a" name="aa859e4ba63fe26f5746632c28295616a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa859e4ba63fe26f5746632c28295616a">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP1&#160;&#160;&#160;(0x1UL)   /* The capture input or matches output of PWM timer 3 comparator 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955448798053a8027884fe9cdd0809e3" name="a955448798053a8027884fe9cdd0809e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955448798053a8027884fe9cdd0809e3">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP10&#160;&#160;&#160;(0xAUL)   /* The capture input or matches output of PWM timer 3 comparator 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0127d12cc2adb704753fb3b08152367" name="aa0127d12cc2adb704753fb3b08152367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0127d12cc2adb704753fb3b08152367">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP11&#160;&#160;&#160;(0xBUL)   /* The capture input or matches output of PWM timer 3 comparator 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a965e7f46f1e459cbdf96165a47043ef3" name="a965e7f46f1e459cbdf96165a47043ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965e7f46f1e459cbdf96165a47043ef3">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP12&#160;&#160;&#160;(0xCUL)   /* The capture input or matches output of PWM timer 3 comparator 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22235230fa546aa9b70bb999825abf5a" name="a22235230fa546aa9b70bb999825abf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22235230fa546aa9b70bb999825abf5a">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP13&#160;&#160;&#160;(0xDUL)   /* The capture input or matches output of PWM timer 3 comparator 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aff166579ec2b700a03ad22d960cb90" name="a7aff166579ec2b700a03ad22d960cb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aff166579ec2b700a03ad22d960cb90">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP14&#160;&#160;&#160;(0xEUL)   /* The capture input or matches output of PWM timer 3 comparator 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29149c916077de747bb325c90755d6ea" name="a29149c916077de747bb325c90755d6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29149c916077de747bb325c90755d6ea">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP15&#160;&#160;&#160;(0xFUL)   /* The capture input or matches output of PWM timer 3 comparator 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2946e480901d3c96b7a6e10bbbc46453" name="a2946e480901d3c96b7a6e10bbbc46453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2946e480901d3c96b7a6e10bbbc46453">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP16&#160;&#160;&#160;(0x10UL)  /* The capture input or matches output of PWM timer 3 comparator 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b1ec0e0884512595e888ae04f5f8943" name="a7b1ec0e0884512595e888ae04f5f8943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1ec0e0884512595e888ae04f5f8943">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP17&#160;&#160;&#160;(0x11UL)  /* The capture input or matches output of PWM timer 3 comparator 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88af037a44c59c5cd2ea0522dd45d315" name="a88af037a44c59c5cd2ea0522dd45d315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88af037a44c59c5cd2ea0522dd45d315">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP18&#160;&#160;&#160;(0x12UL)  /* The capture input or matches output of PWM timer 3 comparator 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd74cb7c07d1b6642e8602757494badc" name="afd74cb7c07d1b6642e8602757494badc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd74cb7c07d1b6642e8602757494badc">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP19&#160;&#160;&#160;(0x13UL)  /* The capture input or matches output of PWM timer 3 comparator 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15fe87a0316f043b62f696026970a9a3" name="a15fe87a0316f043b62f696026970a9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fe87a0316f043b62f696026970a9a3">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP2&#160;&#160;&#160;(0x2UL)   /* The capture input or matches output of PWM timer 3 comparator 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cb643841646bb7b3a985653efa9635a" name="a1cb643841646bb7b3a985653efa9635a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb643841646bb7b3a985653efa9635a">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP20&#160;&#160;&#160;(0x14UL)  /* The capture input or matches output of PWM timer 3 comparator 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e1970b5cc223fd22604d2ddc801fae4" name="a1e1970b5cc223fd22604d2ddc801fae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1970b5cc223fd22604d2ddc801fae4">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP21&#160;&#160;&#160;(0x15UL)  /* The capture input or matches output of PWM timer 3 comparator 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ebd8d29e5cedb54facff1f07ce5303" name="a86ebd8d29e5cedb54facff1f07ce5303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ebd8d29e5cedb54facff1f07ce5303">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP22&#160;&#160;&#160;(0x16UL)  /* The capture input or matches output of PWM timer 3 comparator 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60061418bb66bfdc76767af8d7e6966e" name="a60061418bb66bfdc76767af8d7e6966e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60061418bb66bfdc76767af8d7e6966e">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP23&#160;&#160;&#160;(0x17UL)  /* The capture input or matches output of PWM timer 3 comparator 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a620c582ded56bc367651595530e1170d" name="a620c582ded56bc367651595530e1170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620c582ded56bc367651595530e1170d">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP3&#160;&#160;&#160;(0x3UL)   /* The capture input or matches output of PWM timer 3 comparator 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a636f6e7dcdcdb1091e05db49e82de371" name="a636f6e7dcdcdb1091e05db49e82de371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636f6e7dcdcdb1091e05db49e82de371">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP4&#160;&#160;&#160;(0x4UL)   /* The capture input or matches output of PWM timer 3 comparator 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af700f858b99e932a3f88569e4256f747" name="af700f858b99e932a3f88569e4256f747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af700f858b99e932a3f88569e4256f747">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP5&#160;&#160;&#160;(0x5UL)   /* The capture input or matches output of PWM timer 3 comparator 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a393bea7c9088e2c24b39f69b9143a4f1" name="a393bea7c9088e2c24b39f69b9143a4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a393bea7c9088e2c24b39f69b9143a4f1">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP6&#160;&#160;&#160;(0x6UL)   /* The capture input or matches output of PWM timer 3 comparator 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46eb8dc1fc69d3752ff8d05c106bd40b" name="a46eb8dc1fc69d3752ff8d05c106bd40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46eb8dc1fc69d3752ff8d05c106bd40b">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP7&#160;&#160;&#160;(0x7UL)   /* The capture input or matches output of PWM timer 3 comparator 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af735a53f5d3f4d7746c8418f88d68501" name="af735a53f5d3f4d7746c8418f88d68501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af735a53f5d3f4d7746c8418f88d68501">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP8&#160;&#160;&#160;(0x8UL)   /* The capture input or matches output of PWM timer 3 comparator 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b95557f64059416bd88d79e8b099a4c" name="a0b95557f64059416bd88d79e8b099a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b95557f64059416bd88d79e8b099a4c">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_CMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_CMP9&#160;&#160;&#160;(0x9UL)   /* The capture input or matches output of PWM timer 3 comparator 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f9c911a58f716527d5cd1dcfc70f915" name="a1f9c911a58f716527d5cd1dcfc70f915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9c911a58f716527d5cd1dcfc70f915">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_HALFRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_HALFRLD&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 half cycle reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20705220181fb8b8706d7c02d2ce4f9" name="ab20705220181fb8b8706d7c02d2ce4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20705220181fb8b8706d7c02d2ce4f9">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_RLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_RLD&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6331436f9b55db0de1e1c14e917d0194" name="a6331436f9b55db0de1e1c14e917d0194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6331436f9b55db0de1e1c14e917d0194">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_PWM3_XRLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_PWM3_XRLD&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 extended counter reload */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af978c64095466787480d6a0164ffaaee" name="af978c64095466787480d6a0164ffaaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af978c64095466787480d6a0164ffaaee">&#9670;&#160;</a></span>HPM_TRGM3_DMA_SRC_QEI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_DMA_SRC_QEI3&#160;&#160;&#160;(0x1BUL)  /* DMA request for QEI3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acafa93d6b42189fbd4e04fb6986934f2" name="acafa93d6b42189fbd4e04fb6986934f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acafa93d6b42189fbd4e04fb6986934f2">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 3 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05623419c1079e8296437a62a9c526fa" name="a05623419c1079e8296437a62a9c526fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05623419c1079e8296437a62a9c526fa">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 3 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08c0ce6e53cc497ce41500e9a632dac0" name="a08c0ce6e53cc497ce41500e9a632dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c0ce6e53cc497ce41500e9a632dac0">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 3 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ddbdacf5bbba68853e52e9065cae86f" name="a4ddbdacf5bbba68853e52e9065cae86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ddbdacf5bbba68853e52e9065cae86f">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 3 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f31166f85198df2b1ffb75d11e208cf" name="a2f31166f85198df2b1ffb75d11e208cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f31166f85198df2b1ffb75d11e208cf">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 3 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7efd173ac3d595d11d49a0e4be0b418d" name="a7efd173ac3d595d11d49a0e4be0b418d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7efd173ac3d595d11d49a0e4be0b418d">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 3 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cb16700f27570daa8762d2147408a71" name="a6cb16700f27570daa8762d2147408a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb16700f27570daa8762d2147408a71">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 3 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384d33b94d2bff0bc1e04930a8491538" name="a384d33b94d2bff0bc1e04930a8491538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384d33b94d2bff0bc1e04930a8491538">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_PWM3_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_PWM3_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 3 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d19b20866a707aa69abbc3d9c73359d" name="a8d19b20866a707aa69abbc3d9c73359d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d19b20866a707aa69abbc3d9c73359d">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN0&#160;&#160;&#160;(0x8UL)   /* TRGM3 iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1f86ce1d582a3bef0ea05ff486d4acd" name="ad1f86ce1d582a3bef0ea05ff486d4acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f86ce1d582a3bef0ea05ff486d4acd">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN1&#160;&#160;&#160;(0x9UL)   /* TRGM3 iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033b3004a455ae8889841a6c7cf7f535" name="a033b3004a455ae8889841a6c7cf7f535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033b3004a455ae8889841a6c7cf7f535">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN10&#160;&#160;&#160;(0x12UL)  /* TRGM3 iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a716423a8bc916d54ee80dd18b3047eec" name="a716423a8bc916d54ee80dd18b3047eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716423a8bc916d54ee80dd18b3047eec">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN11&#160;&#160;&#160;(0x13UL)  /* TRGM3 iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dfa52a4a01341add6b68a685a1e680e" name="a5dfa52a4a01341add6b68a685a1e680e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfa52a4a01341add6b68a685a1e680e">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN2&#160;&#160;&#160;(0xAUL)   /* TRGM3 iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1de15e976c7804c63f52a9650b3c2b8" name="ac1de15e976c7804c63f52a9650b3c2b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1de15e976c7804c63f52a9650b3c2b8">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN3&#160;&#160;&#160;(0xBUL)   /* TRGM3 iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6586aeb0893a8f2b46a35f8008b626d2" name="a6586aeb0893a8f2b46a35f8008b626d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6586aeb0893a8f2b46a35f8008b626d2">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN4&#160;&#160;&#160;(0xCUL)   /* TRGM3 iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a282bf30d9e8682e4dfcb8a93c729af59" name="a282bf30d9e8682e4dfcb8a93c729af59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282bf30d9e8682e4dfcb8a93c729af59">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN5&#160;&#160;&#160;(0xDUL)   /* TRGM3 iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a100aab28a4be5d4856170305317f3813" name="a100aab28a4be5d4856170305317f3813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100aab28a4be5d4856170305317f3813">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN6&#160;&#160;&#160;(0xEUL)   /* TRGM3 iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c3bd4f82c7d1f39b6461f812cdffa0" name="a79c3bd4f82c7d1f39b6461f812cdffa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c3bd4f82c7d1f39b6461f812cdffa0">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN7&#160;&#160;&#160;(0xFUL)   /* TRGM3 iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57d9cfcc2ac0f635d6d82f16af7ecfd4" name="a57d9cfcc2ac0f635d6d82f16af7ecfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d9cfcc2ac0f635d6d82f16af7ecfd4">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN8&#160;&#160;&#160;(0x10UL)  /* TRGM3 iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3ade8766d70a38416b89d1dde9f8f17" name="ab3ade8766d70a38416b89d1dde9f8f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ade8766d70a38416b89d1dde9f8f17">&#9670;&#160;</a></span>HPM_TRGM3_FILTER_SRC_TRGM3_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_FILTER_SRC_TRGM3_IN9&#160;&#160;&#160;(0x11UL)  /* TRGM3 iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4095ffedf0b10348a02c2f940e359a9" name="ac4095ffedf0b10348a02c2f940e359a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4095ffedf0b10348a02c2f940e359a9">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_ACMP0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_ACMP0_OUT&#160;&#160;&#160;(0x34UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af825c5b6eb9e96fd93d3d303d7d71b23" name="af825c5b6eb9e96fd93d3d303d7d71b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af825c5b6eb9e96fd93d3d303d7d71b23">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_ACMP1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_ACMP1_OUT&#160;&#160;&#160;(0x35UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955ed1ed8a49994d0c9626b56d264df2" name="a955ed1ed8a49994d0c9626b56d264df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955ed1ed8a49994d0c9626b56d264df2">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_ACMP2_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_ACMP2_OUT&#160;&#160;&#160;(0x36UL)  /* Comparator 2 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6eff35b95b2a8b9ae1e9bebc8c7ef9" name="a9c6eff35b95b2a8b9ae1e9bebc8c7ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6eff35b95b2a8b9ae1e9bebc8c7ef9">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_ACMP3_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_ACMP3_OUT&#160;&#160;&#160;(0x37UL)  /* Comparator 3 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b77ea8478a1645182cedd5190fd3e0" name="ab1b77ea8478a1645182cedd5190fd3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b77ea8478a1645182cedd5190fd3e0">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0x25UL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e54c809001afaeddd832c44400ac7f4" name="a6e54c809001afaeddd832c44400ac7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e54c809001afaeddd832c44400ac7f4">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_GPTMR3_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_GPTMR3_OUT2&#160;&#160;&#160;(0x26UL)  /* GPTMR3 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0015f37d30e7b2b4ee52158a48fdd591" name="a0015f37d30e7b2b4ee52158a48fdd591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0015f37d30e7b2b4ee52158a48fdd591">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_GPTMR3_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_GPTMR3_OUT3&#160;&#160;&#160;(0x27UL)  /* GPTMR3 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce13258bc0f0a7c44cedc6cad575fb3" name="adce13258bc0f0a7c44cedc6cad575fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce13258bc0f0a7c44cedc6cad575fb3">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_HALL3_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_HALL3_TRGO&#160;&#160;&#160;(0x1DUL)  /* HALL3 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40434fd07620b0a15992b9be0ea38727" name="a40434fd07620b0a15992b9be0ea38727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40434fd07620b0a15992b9be0ea38727">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x1EUL)  /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e7425683bb79f712d27bcdad2d963f" name="a38e7425683bb79f712d27bcdad2d963f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e7425683bb79f712d27bcdad2d963f">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x1FUL)  /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb7e4fba94afd1201156123ff9eef467" name="acb7e4fba94afd1201156123ff9eef467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7e4fba94afd1201156123ff9eef467">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH10REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH10REF&#160;&#160;&#160;(0x16UL)  /* PWM timer 3 channel 10 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abca13739ef09f1a24d0a0558a83f860a" name="abca13739ef09f1a24d0a0558a83f860a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca13739ef09f1a24d0a0558a83f860a">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH11REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH11REF&#160;&#160;&#160;(0x17UL)  /* PWM timer 3 channel 11 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a437d03dc80081abbd3f371682c4fa34a" name="a437d03dc80081abbd3f371682c4fa34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437d03dc80081abbd3f371682c4fa34a">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH12REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH12REF&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 channel 12 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90d66bc0cd5890ee7e0b5a1744f0c2b2" name="a90d66bc0cd5890ee7e0b5a1744f0c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d66bc0cd5890ee7e0b5a1744f0c2b2">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH13REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH13REF&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 channel 13 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11f4e1b705801206e9a2b06a03a7dafd" name="a11f4e1b705801206e9a2b06a03a7dafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f4e1b705801206e9a2b06a03a7dafd">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH14REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH14REF&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 channel 14 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ecdc2808fdfea46d61e2b58186021b" name="ab5ecdc2808fdfea46d61e2b58186021b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ecdc2808fdfea46d61e2b58186021b">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH15REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH15REF&#160;&#160;&#160;(0x1BUL)  /* PWM timer 3 channel 15 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12e145663a06f7cbd7d5c8487dee2027" name="a12e145663a06f7cbd7d5c8487dee2027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e145663a06f7cbd7d5c8487dee2027">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH8REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH8REF&#160;&#160;&#160;(0x14UL)  /* PWM timer 3 channel 8 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23ebffe78bb7242c1901cce569d400e" name="ae23ebffe78bb7242c1901cce569d400e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23ebffe78bb7242c1901cce569d400e">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_PWM3_CH9REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_PWM3_CH9REF&#160;&#160;&#160;(0x15UL)  /* PWM timer 3 channel 9 reference output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70d132679635686a65147f20d810482" name="ac70d132679635686a65147f20d810482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70d132679635686a65147f20d810482">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_QEI3_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_QEI3_TRGO&#160;&#160;&#160;(0x1CUL)  /* QEI3 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0629236883e1d25914d13545035560cb" name="a0629236883e1d25914d13545035560cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0629236883e1d25914d13545035560cb">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPH0&#160;&#160;&#160;(0x2CUL)  /* sdm amplitude upper threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b36f3f3d6879fc230e79b2f35227378" name="a1b36f3f3d6879fc230e79b2f35227378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b36f3f3d6879fc230e79b2f35227378">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPH1&#160;&#160;&#160;(0x2DUL)  /* sdm amplitude upper threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe01ce66ca473c3c8db7bdb8b6db5806" name="afe01ce66ca473c3c8db7bdb8b6db5806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe01ce66ca473c3c8db7bdb8b6db5806">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPH2&#160;&#160;&#160;(0x2EUL)  /* sdm amplitude upper threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf28c68a1ccc7b86e7ecc07e717dbd82" name="aaf28c68a1ccc7b86e7ecc07e717dbd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf28c68a1ccc7b86e7ecc07e717dbd82">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPH3&#160;&#160;&#160;(0x2FUL)  /* sdm amplitude upper threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9db033a8d91f1a3d8058d8473e5c11a1" name="a9db033a8d91f1a3d8058d8473e5c11a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db033a8d91f1a3d8058d8473e5c11a1">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPHZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPHZ0&#160;&#160;&#160;(0x30UL)  /* SDM amplitude zero-crossing threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af177a50d9a14f27d7958167bc046a4c3" name="af177a50d9a14f27d7958167bc046a4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af177a50d9a14f27d7958167bc046a4c3">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPHZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPHZ1&#160;&#160;&#160;(0x31UL)  /* SDM amplitude zero-crossing threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15d11d426fd9faa485b007bdc44e22e4" name="a15d11d426fd9faa485b007bdc44e22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d11d426fd9faa485b007bdc44e22e4">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPHZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPHZ2&#160;&#160;&#160;(0x32UL)  /* SDM amplitude zero-crossing threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92f2877653643454dc8d5d0ef3ef8ed0" name="a92f2877653643454dc8d5d0ef3ef8ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f2877653643454dc8d5d0ef3ef8ed0">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPHZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPHZ3&#160;&#160;&#160;(0x33UL)  /* SDM amplitude zero-crossing threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab578ae278076cae800f1a0eff7ec7e3e" name="ab578ae278076cae800f1a0eff7ec7e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab578ae278076cae800f1a0eff7ec7e3e">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPL0&#160;&#160;&#160;(0x28UL)  /* sdm amplitude lower threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4e4e1c73650f14bc56605e3ffdccbe6" name="ac4e4e1c73650f14bc56605e3ffdccbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e4e1c73650f14bc56605e3ffdccbe6">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPL1&#160;&#160;&#160;(0x29UL)  /* sdm amplitude lower threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60c3f2e787b563e50cdb9bd2cb8479a9" name="a60c3f2e787b563e50cdb9bd2cb8479a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c3f2e787b563e50cdb9bd2cb8479a9">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPL2&#160;&#160;&#160;(0x2AUL)  /* sdm amplitude lower threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63908549828b83a2fa09fbb70f481657" name="a63908549828b83a2fa09fbb70f481657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63908549828b83a2fa09fbb70f481657">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SDM_CMPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SDM_CMPL3&#160;&#160;&#160;(0x2BUL)  /* sdm amplitude lower threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3170842056473e6a7115ad8ba2d0c9d5" name="a3170842056473e6a7115ad8ba2d0c9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3170842056473e6a7115ad8ba2d0c9d5">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SYNT_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SYNT_CH0&#160;&#160;&#160;(0x20UL)  /* SYNT3 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358e726023c6d9ea12e9be8a962921a3" name="a358e726023c6d9ea12e9be8a962921a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358e726023c6d9ea12e9be8a962921a3">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SYNT_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SYNT_CH1&#160;&#160;&#160;(0x21UL)  /* SYNT3 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7802ca84d13ad01bce26bb0b23d8fd" name="afd7802ca84d13ad01bce26bb0b23d8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7802ca84d13ad01bce26bb0b23d8fd">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SYNT_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SYNT_CH2&#160;&#160;&#160;(0x22UL)  /* SYNT3 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9347aafc51ef1575d5098576711bcdbd" name="a9347aafc51ef1575d5098576711bcdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9347aafc51ef1575d5098576711bcdbd">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_SYNT_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_SYNT_CH3&#160;&#160;&#160;(0x23UL)  /* SYNT3 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228b52fff6a68bfce124bd991b919600" name="a228b52fff6a68bfce124bd991b919600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228b52fff6a68bfce124bd991b919600">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM0_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM0_OUTX0&#160;&#160;&#160;(0x12UL)  /* TRGM0 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa41d20c02218745cd48c251d7537af13" name="aa41d20c02218745cd48c251d7537af13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41d20c02218745cd48c251d7537af13">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM0_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM0_OUTX1&#160;&#160;&#160;(0x13UL)  /* TRGM0 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f5826a2ec7c7908225f8264f0ff5166" name="a3f5826a2ec7c7908225f8264f0ff5166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5826a2ec7c7908225f8264f0ff5166">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM1_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM1_OUTX0&#160;&#160;&#160;(0x10UL)  /* TRGM1 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7995458b628ce83b670c49798ee337b" name="ac7995458b628ce83b670c49798ee337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7995458b628ce83b670c49798ee337b">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM1_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM1_OUTX1&#160;&#160;&#160;(0x11UL)  /* TRGM1 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae58132e0b3558258b8a32c0e2b6d4058" name="ae58132e0b3558258b8a32c0e2b6d4058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58132e0b3558258b8a32c0e2b6d4058">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM2_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM2_OUTX0&#160;&#160;&#160;(0xEUL)   /* TRGM2 Output X0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80c4bb47e08aa09727c4423951d1ef8d" name="a80c4bb47e08aa09727c4423951d1ef8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c4bb47e08aa09727c4423951d1ef8d">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM2_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM2_OUTX1&#160;&#160;&#160;(0xFUL)   /* TRGM2 Output X1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae83f8e814d841824399ec89c6f2fb3a9" name="ae83f8e814d841824399ec89c6f2fb3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83f8e814d841824399ec89c6f2fb3a9">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P0&#160;&#160;&#160;(0x2UL)   /* TRGM3 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3230102bb033a6130d93f01d39727b1c" name="a3230102bb033a6130d93f01d39727b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3230102bb033a6130d93f01d39727b1c">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P1&#160;&#160;&#160;(0x3UL)   /* TRGM3 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59b44185dcd530b02d8f922b970dc77a" name="a59b44185dcd530b02d8f922b970dc77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b44185dcd530b02d8f922b970dc77a">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P10&#160;&#160;&#160;(0xCUL)   /* TRGM3 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a707a76c374f90f22572f73865d0de8b9" name="a707a76c374f90f22572f73865d0de8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707a76c374f90f22572f73865d0de8b9">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P11&#160;&#160;&#160;(0xDUL)   /* TRGM3 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9031ddaae919d8046ac6dfbeecc00895" name="a9031ddaae919d8046ac6dfbeecc00895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9031ddaae919d8046ac6dfbeecc00895">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P2&#160;&#160;&#160;(0x4UL)   /* TRGM3 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac233e06b14bd6c245f01f9db0d32aeb" name="aac233e06b14bd6c245f01f9db0d32aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac233e06b14bd6c245f01f9db0d32aeb">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P3&#160;&#160;&#160;(0x5UL)   /* TRGM3 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fde6c44318ded8226f336c0ac3ae104" name="a3fde6c44318ded8226f336c0ac3ae104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fde6c44318ded8226f336c0ac3ae104">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P4&#160;&#160;&#160;(0x6UL)   /* TRGM3 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae78a7244a45bdd7a898de599c6a03f30" name="ae78a7244a45bdd7a898de599c6a03f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78a7244a45bdd7a898de599c6a03f30">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P5&#160;&#160;&#160;(0x7UL)   /* TRGM3 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace90790339604cb4444fde9b2794bffd" name="ace90790339604cb4444fde9b2794bffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace90790339604cb4444fde9b2794bffd">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P6&#160;&#160;&#160;(0x8UL)   /* TRGM3 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2db2ffce95f9e28de262973e577d473c" name="a2db2ffce95f9e28de262973e577d473c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db2ffce95f9e28de262973e577d473c">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P7&#160;&#160;&#160;(0x9UL)   /* TRGM3 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d14cae13b97c3e35a2fc7c42cd8a7d" name="a06d14cae13b97c3e35a2fc7c42cd8a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d14cae13b97c3e35a2fc7c42cd8a7d">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P8&#160;&#160;&#160;(0xAUL)   /* TRGM3 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e416537bcbdf420aea3ba5e4b07231d" name="a2e416537bcbdf420aea3ba5e4b07231d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e416537bcbdf420aea3ba5e4b07231d">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_TRGM3_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_TRGM3_P9&#160;&#160;&#160;(0xBUL)   /* TRGM3 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc460ff08d54662f3b797fa380109e8" name="a7bc460ff08d54662f3b797fa380109e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc460ff08d54662f3b797fa380109e8">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_USB0_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_USB0_SOF&#160;&#160;&#160;(0x24UL)  /* USB0 frame start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9af2f1620ee40bb3d07ebfcbe00d7f1" name="af9af2f1620ee40bb3d07ebfcbe00d7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9af2f1620ee40bb3d07ebfcbe00d7f1">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f6bcbb8d5be5b656bd0de2bb77ed0f" name="a90f6bcbb8d5be5b656bd0de2bb77ed0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f6bcbb8d5be5b656bd0de2bb77ed0f">&#9670;&#160;</a></span>HPM_TRGM3_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6786444c3112b946434aba289a320ae" name="ac6786444c3112b946434aba289a320ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6786444c3112b946434aba289a320ae">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ACMP3_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ACMP3_WIN&#160;&#160;&#160;(0x3DUL)  /* Comparator 3 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba92da1f3edf450a6a558805d24e896b" name="aba92da1f3edf450a6a558805d24e896b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba92da1f3edf450a6a558805d24e896b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADC0_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADC0_STRGI&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a10900f1b5c48dbff7a05d2a804e38" name="aa0a10900f1b5c48dbff7a05d2a804e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a10900f1b5c48dbff7a05d2a804e38">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADC1_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADC1_STRGI&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348ad9756608ab8896c175922c2a4438" name="a348ad9756608ab8896c175922c2a4438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348ad9756608ab8896c175922c2a4438">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADC2_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADC2_STRGI&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6eab4196c9a7ff97a70c07b3637f73c" name="ac6eab4196c9a7ff97a70c07b3637f73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6eab4196c9a7ff97a70c07b3637f73c">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83336984c8cdc49737d89a9231825540" name="a83336984c8cdc49737d89a9231825540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83336984c8cdc49737d89a9231825540">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a6a81ea3e30ca69b476df0ff914c9f" name="af6a6a81ea3e30ca69b476df0ff914c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a6a81ea3e30ca69b476df0ff914c9f">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_ADCX_PTRGI3C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 , 2 triggers input 3C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3287b610f3eb455ff9b57d756bfc303c" name="a3287b610f3eb455ff9b57d756bfc303c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3287b610f3eb455ff9b57d756bfc303c">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_DAC0_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_DAC0_STP_TRG&#160;&#160;&#160;(0x3BUL)  /* DAC0 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fb57363cc26958fc25cf5a8eadc10ac" name="a7fb57363cc26958fc25cf5a8eadc10ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb57363cc26958fc25cf5a8eadc10ac">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_DAC1_BUF_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_DAC1_BUF_TRG&#160;&#160;&#160;(0x3AUL)  /* DAC1 buffer mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8fef4d9266c63cda0fa8b72ae6bd0f" name="a2d8fef4d9266c63cda0fa8b72ae6bd0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8fef4d9266c63cda0fa8b72ae6bd0f">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_DAC1_STP_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_DAC1_STP_TRG&#160;&#160;&#160;(0x3CUL)  /* DAC1 step mode starts to trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac4d3900cc6fb602df3a94031d9b98d1" name="aac4d3900cc6fb602df3a94031d9b98d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4d3900cc6fb602df3a94031d9b98d1">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN2&#160;&#160;&#160;(0x38UL)  /* GPTMR3 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fe80f5587e931d926d13c6f28e8c28e" name="a7fe80f5587e931d926d13c6f28e8c28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe80f5587e931d926d13c6f28e8c28e">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_GPTMR3_IN3&#160;&#160;&#160;(0x39UL)  /* GPTMR3 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa565b46d47dbc44423528d34b511b81b" name="aa565b46d47dbc44423528d34b511b81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa565b46d47dbc44423528d34b511b81b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_GPTMR3_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_GPTMR3_SYNCI&#160;&#160;&#160;(0x37UL)  /* GPTMR3 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6707d31caef57a3e183d3394211e0c92" name="a6707d31caef57a3e183d3394211e0c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6707d31caef57a3e183d3394211e0c92">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_HALL3_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_HALL3_SNAPI&#160;&#160;&#160;(0x2FUL)  /* HALL3 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a098407778c0559946c2905cd20263768" name="a098407778c0559946c2905cd20263768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098407778c0559946c2905cd20263768">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_HALL3_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_HALL3_U&#160;&#160;&#160;(0x2CUL)  /* HALL3 input of phase U */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b4cac132f971c7560eb577ac1cbf33b" name="a2b4cac132f971c7560eb577ac1cbf33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4cac132f971c7560eb577ac1cbf33b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_HALL3_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_HALL3_V&#160;&#160;&#160;(0x2DUL)  /* HALL3 input of phase V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb3fccc08972e0b8d4473c7eff37bb1" name="a6fb3fccc08972e0b8d4473c7eff37bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb3fccc08972e0b8d4473c7eff37bb1">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_HALL3_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_HALL3_W&#160;&#160;&#160;(0x2EUL)  /* HALL3 input of phase W */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa88e5ce623a2915f1eae7eae008a57fa" name="aa88e5ce623a2915f1eae7eae008a57fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88e5ce623a2915f1eae7eae008a57fa">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PTPC_CAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PTPC_CAP0&#160;&#160;&#160;(0x3EUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a74dc28315413227b3e19e4fdb66ba6" name="a4a74dc28315413227b3e19e4fdb66ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a74dc28315413227b3e19e4fdb66ba6">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PTPC_CAP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PTPC_CAP1&#160;&#160;&#160;(0x3FUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e37cb021b02881ffae92bdd82bcfd6b" name="a1e37cb021b02881ffae92bdd82bcfd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e37cb021b02881ffae92bdd82bcfd6b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI0&#160;&#160;&#160;(0x12UL)  /* PWM timer 3 Fault protection input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af685efd268a28889bd8492c762ea8797" name="af685efd268a28889bd8492c762ea8797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af685efd268a28889bd8492c762ea8797">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI1&#160;&#160;&#160;(0x13UL)  /* PWM timer 3 Fault protection input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a298d32d4f3b9a40dec9f110fa541b04e" name="a298d32d4f3b9a40dec9f110fa541b04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298d32d4f3b9a40dec9f110fa541b04e">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI2&#160;&#160;&#160;(0x14UL)  /* PWM timer 3 Fault protection input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899b370f313f7a8a76f1f1530dc5c0e4" name="a899b370f313f7a8a76f1f1530dc5c0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899b370f313f7a8a76f1f1530dc5c0e4">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FAULTI3&#160;&#160;&#160;(0x15UL)  /* PWM timer 3 Fault protection input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60de05aa688103eb16e8c2b6db70f716" name="a60de05aa688103eb16e8c2b6db70f716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60de05aa688103eb16e8c2b6db70f716">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FRCI&#160;&#160;&#160;(0xFUL)   /* the input value for PWM timer 3 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9de1c6dad7ef3198d524c22f7a7c9fa0" name="a9de1c6dad7ef3198d524c22f7a7c9fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de1c6dad7ef3198d524c22f7a7c9fa0">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_FRCSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_FRCSYNCI&#160;&#160;&#160;(0x10UL)  /* the synchronous input for PWM timer 3 forces control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bc2cf28c61260fa2ea75a838caaf93" name="a90bc2cf28c61260fa2ea75a838caaf93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bc2cf28c61260fa2ea75a838caaf93">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN10&#160;&#160;&#160;(0x18UL)  /* PWM timer 3 capture input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80a9e14a85538645f9d40ecac309db6" name="ad80a9e14a85538645f9d40ecac309db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80a9e14a85538645f9d40ecac309db6">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN11&#160;&#160;&#160;(0x19UL)  /* PWM timer 3 capture input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27fa5e612a8e2609cd95670aca924ffe" name="a27fa5e612a8e2609cd95670aca924ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fa5e612a8e2609cd95670aca924ffe">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN12&#160;&#160;&#160;(0x1AUL)  /* PWM timer 3 capture input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b608f43b1247ab4b63e98df3b74241b" name="a6b608f43b1247ab4b63e98df3b74241b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b608f43b1247ab4b63e98df3b74241b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN13&#160;&#160;&#160;(0x1BUL)  /* PWM timer 3 capture input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace572a1bf5df441af788752dd0f9c739" name="ace572a1bf5df441af788752dd0f9c739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace572a1bf5df441af788752dd0f9c739">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN14&#160;&#160;&#160;(0x1CUL)  /* PWM timer 3 capture input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d5be027ff0474cc578358981ccabb4d" name="a8d5be027ff0474cc578358981ccabb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5be027ff0474cc578358981ccabb4d">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN15&#160;&#160;&#160;(0x1DUL)  /* PWM timer 3 capture input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab051e24d3e6e2d33936256be80ede63f" name="ab051e24d3e6e2d33936256be80ede63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab051e24d3e6e2d33936256be80ede63f">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN8&#160;&#160;&#160;(0x16UL)  /* PWM timer 3 capture input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad31a7889174d96a11c36724703a4a26d" name="ad31a7889174d96a11c36724703a4a26d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31a7889174d96a11c36724703a4a26d">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_IN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_IN9&#160;&#160;&#160;(0x17UL)  /* PWM timer 3 capture input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86b759fbd8fd5bb5e4583ddb9ad5217c" name="a86b759fbd8fd5bb5e4583ddb9ad5217c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b759fbd8fd5bb5e4583ddb9ad5217c">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_SHRLDSYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_SHRLDSYNCI&#160;&#160;&#160;(0x11UL)  /* PWM timer 3 Shadow register to activate trigger input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee16ac203bbb819223ea1ee75d8ea43" name="afee16ac203bbb819223ea1ee75d8ea43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee16ac203bbb819223ea1ee75d8ea43">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_PWM3_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_PWM3_SYNCI&#160;&#160;&#160;(0xEUL)   /* PWM timer 3 counter synchronously triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74021810df062f0f28e21fbe2b1521bb" name="a74021810df062f0f28e21fbe2b1521bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74021810df062f0f28e21fbe2b1521bb">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_A&#160;&#160;&#160;(0x26UL)  /* QEI3 input of phase A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adca4f9347bd91aa14bcb2ad713b147d2" name="adca4f9347bd91aa14bcb2ad713b147d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca4f9347bd91aa14bcb2ad713b147d2">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_B&#160;&#160;&#160;(0x27UL)  /* QEI3 input of phase B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eea1c2f9ce14ac08d54474ea2954e91" name="a4eea1c2f9ce14ac08d54474ea2954e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eea1c2f9ce14ac08d54474ea2954e91">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_H&#160;&#160;&#160;(0x29UL)  /* QEI3 input of phase H */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f01e386cee79a1be27412ebd9d0728b" name="a5f01e386cee79a1be27412ebd9d0728b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f01e386cee79a1be27412ebd9d0728b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_PAUSE&#160;&#160;&#160;(0x2AUL)  /* QEI3 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599a6bbc7aec75cb1f60ea5dd1b9ba10" name="a599a6bbc7aec75cb1f60ea5dd1b9ba10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599a6bbc7aec75cb1f60ea5dd1b9ba10">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_SNAPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_SNAPI&#160;&#160;&#160;(0x2BUL)  /* QEI3 Snap input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad52424bf7c656f6e55a755542b67a16b" name="ad52424bf7c656f6e55a755542b67a16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52424bf7c656f6e55a755542b67a16b">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_QEI3_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_QEI3_Z&#160;&#160;&#160;(0x28UL)  /* QEI3 input of phase Z */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc414eb635182a6f10230998c6cb7367" name="afc414eb635182a6f10230998c6cb7367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc414eb635182a6f10230998c6cb7367">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_SDFM_TRG12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_SDFM_TRG12&#160;&#160;&#160;(0x40UL)  /* SDM triggers input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67de656939e1f4cc1d160973a23a1d10" name="a67de656939e1f4cc1d160973a23a1d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67de656939e1f4cc1d160973a23a1d10">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_SDFM_TRG13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_SDFM_TRG13&#160;&#160;&#160;(0x41UL)  /* SDM triggers input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b29ad67b4995354baa17c0fea528b8c" name="a0b29ad67b4995354baa17c0fea528b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b29ad67b4995354baa17c0fea528b8c">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_SDFM_TRG14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_SDFM_TRG14&#160;&#160;&#160;(0x42UL)  /* SDM triggers input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1799dd506952ec7aaf8ddebda9e22dd9" name="a1799dd506952ec7aaf8ddebda9e22dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1799dd506952ec7aaf8ddebda9e22dd9">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_SDFM_TRG15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_SDFM_TRG15&#160;&#160;&#160;(0x43UL)  /* SDM triggers input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff5b62e19c20807a0f237f97fe1b70c" name="adff5b62e19c20807a0f237f97fe1b70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff5b62e19c20807a0f237f97fe1b70c">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX0&#160;&#160;&#160;(0xCUL)   /* TRGM3 Output X0 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b99f33fa82948bb4560c7704c654eed" name="a9b99f33fa82948bb4560c7704c654eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b99f33fa82948bb4560c7704c654eed">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_OUTX1&#160;&#160;&#160;(0xDUL)   /* TRGM3 Output X1 (to another TRGM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a637ee546c61136da9852880210250ff6" name="a637ee546c61136da9852880210250ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637ee546c61136da9852880210250ff6">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P0&#160;&#160;&#160;(0x0UL)   /* TRGM3 Output 0 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2815495473a04e418d24e8ec1aa26728" name="a2815495473a04e418d24e8ec1aa26728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2815495473a04e418d24e8ec1aa26728">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P1&#160;&#160;&#160;(0x1UL)   /* TRGM3 Output 1 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01fa038445fb4d511e4005b55c759bb3" name="a01fa038445fb4d511e4005b55c759bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01fa038445fb4d511e4005b55c759bb3">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P10&#160;&#160;&#160;(0xAUL)   /* TRGM3 Output 10 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528f60feaf80a38a62ecaec2872a7acf" name="a528f60feaf80a38a62ecaec2872a7acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528f60feaf80a38a62ecaec2872a7acf">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P11&#160;&#160;&#160;(0xBUL)   /* TRGM3 Output 11 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348b7a98b7d67aa45b66355526b2f685" name="a348b7a98b7d67aa45b66355526b2f685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348b7a98b7d67aa45b66355526b2f685">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P2&#160;&#160;&#160;(0x2UL)   /* TRGM3 Output 2 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c185a7b080acafd3617a83cdf751d4f" name="a9c185a7b080acafd3617a83cdf751d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c185a7b080acafd3617a83cdf751d4f">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P3&#160;&#160;&#160;(0x3UL)   /* TRGM3 Output 3 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec2115a4009436cb0c24fed02e9bd217" name="aec2115a4009436cb0c24fed02e9bd217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec2115a4009436cb0c24fed02e9bd217">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P4&#160;&#160;&#160;(0x4UL)   /* TRGM3 Output 4 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a296bfcfb0ca79759a4130f3dc7b7fd94" name="a296bfcfb0ca79759a4130f3dc7b7fd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296bfcfb0ca79759a4130f3dc7b7fd94">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P5&#160;&#160;&#160;(0x5UL)   /* TRGM3 Output 5 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21077f67198631b104972e21aabbe0c6" name="a21077f67198631b104972e21aabbe0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21077f67198631b104972e21aabbe0c6">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P6&#160;&#160;&#160;(0x6UL)   /* TRGM3 Output 6 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dcd80fdd9adaa188e12323945875566" name="a7dcd80fdd9adaa188e12323945875566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dcd80fdd9adaa188e12323945875566">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P7&#160;&#160;&#160;(0x7UL)   /* TRGM3 Output 7 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5499d309735637fd5ade621fb16bb7" name="a0c5499d309735637fd5ade621fb16bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5499d309735637fd5ade621fb16bb7">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P8&#160;&#160;&#160;(0x8UL)   /* TRGM3 Output 8 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ababc7adafe19d33332bebf11003a256f" name="ababc7adafe19d33332bebf11003a256f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababc7adafe19d33332bebf11003a256f">&#9670;&#160;</a></span>HPM_TRGM3_OUTPUT_SRC_TRGM3_P9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM3_OUTPUT_SRC_TRGM3_P9&#160;&#160;&#160;(0x9UL)   /* TRGM3 Output 9 (to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_b1f6e209b3e7a8ad8b03e7e44b8c87cc.html">HPM6200</a></li><li class="navelem"><a class="el" href="dir_398565e718fffa8808cfe2b48fdc8850.html">HPM6264</a></li><li class="navelem"><a class="el" href="HPM6200_2HPM6264_2hpm__trgmmux__src_8h.html">hpm_trgmmux_src.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:08 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
