vendor_name = ModelSim
source_file = 1, /home/rodrigo/Escritorio/Teoria/Full_Adder/Full_Adder.vhd
source_file = 1, /home/rodrigo/Escritorio/Teoria/Full_Adder/Test_Bench_FullAdder.vhd
source_file = 1, /home/rodrigo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rodrigo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rodrigo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rodrigo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rodrigo/Escritorio/Teoria/Full_Adder/db/Full_Adder.cbx.xml
design_name = hard_block
design_name = Full_Adder
instance = comp, \S~output\, S~output, Full_Adder, 1
instance = comp, \C_out~output\, C_out~output, Full_Adder, 1
instance = comp, \C_in~input\, C_in~input, Full_Adder, 1
instance = comp, \B~input\, B~input, Full_Adder, 1
instance = comp, \A~input\, A~input, Full_Adder, 1
instance = comp, \S~0\, S~0, Full_Adder, 1
instance = comp, \C_out~0\, C_out~0, Full_Adder, 1
