Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 26 21:16:32 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.639        0.000                      0                  425        0.150        0.000                      0                  425        4.020        0.000                       0                   356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.639        0.000                      0                  425        0.150        0.000                      0                  425        4.020        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.300ns (42.940%)  route 3.056ns (57.060%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.244     6.030    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.299     6.329 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.329    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[8]_i_1__0_n_0
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.300ns (44.323%)  route 2.889ns (55.677%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.077     5.863    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.299     6.162 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.162    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[6]_i_1__0_n_0
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.300ns (44.511%)  route 2.867ns (55.490%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.055     5.841    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.299     6.140 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.140    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[9]_i_1__0_n_0
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.300ns (45.912%)  route 2.710ns (54.088%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.898     5.684    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.983 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.983    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[2]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.300ns (46.429%)  route 2.654ns (53.571%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.842     5.628    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.299     5.927 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.927    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.300ns (45.998%)  route 2.700ns (54.002%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.888     5.674    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.299     5.973 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.973    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[7]_i_1__0_n_0
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.300ns (46.470%)  route 2.649ns (53.530%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.837     5.623    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.299     5.922 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     5.922    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.300ns (46.552%)  route 2.641ns (53.448%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.829     5.615    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.914 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.914    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[3]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.300ns (47.227%)  route 2.570ns (52.773%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.758     5.544    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.843 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.843    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 2.300ns (47.257%)  route 2.567ns (52.744%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.755     5.541    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.840 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.840    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[1]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[15]_0[5]
    SLICE_X29Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.016     0.448    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.745%)  route 0.103ns (42.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/ap_clk
    SLICE_X25Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[9]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[15]_0[9]
    SLICE_X26Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X26Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_ln21_reg_211_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/ap_clk
    SLICE_X39Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[6]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3_n_1
    SLICE_X39Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_211_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln21_reg_211_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/sdiv_ln21_reg_211_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/quot_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.560%)  route 0.071ns (25.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[3]/Q
                         net (fo=4, routed)           0.071     0.645    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg_n_0_[3]
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.690 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/quot[4]_i_1/O
                         net (fo=1, routed)           0.000     0.690    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0_n_2
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/quot_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/ap_clk
    SLICE_X31Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/quot_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/quot_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.098     0.649    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg_n_0_[6]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.694 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp[7]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/dividend_tmp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.486%)  route 0.075ns (26.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/ap_clk
    SLICE_X38Y53         FDSE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/dividend_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDSE (Prop_fdse_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/dividend_tmp_reg[2]/Q
                         net (fo=5, routed)           0.075     0.650    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/dividend_tmp_reg_n_0_[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.695 r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/quot[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0_n_5
    SLICE_X39Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/ap_clk
    SLICE_X39Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/quot_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/ap_clk
    SLICE_X28Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/dividend0_reg[10]/Q
                         net (fo=1, routed)           0.118     0.669    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[15]_0[10]
    SLICE_X29Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X29Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/divisor0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/divisor0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/ap_clk
    SLICE_X39Y49         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/divisor0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/divisor0_reg[0]/Q
                         net (fo=2, routed)           0.122     0.673    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/Q[0]
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/divisor0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/divisor0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/divisor0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[11]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp[11]
    SLICE_X32Y58         FDSE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X32Y58         FDSE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y58         FDSE (Hold_fdse_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/dividend_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_8/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_9/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.009%)  route 0.120ns (45.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X40Y53         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_8/Q
                         net (fo=1, routed)           0.120     0.671    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_8_n_0
    SLICE_X37Y53         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X37Y53         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_9/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg_r_9
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X39Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[13]_srl13___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[13]_srl13___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_11/CLK
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[13]_srl13___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y53  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[13]_srl13___udiv_15ns_17ns_8_19_seq_1_U1_fn1_udiv_15ns_17ns_8_19_seq_1_div_U_fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0_r_stage_reg_r_11/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y55  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y56  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C



