$date
	Tue Jul  4 01:20:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decl7s_tb $end
$var wire 7 ! led7s [6:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # instrumented_clk $end
$var integer 32 $ f [31:0] $end
$var integer 32 % i [31:0] $end
$scope module m $end
$var wire 4 & a [3:0] $end
$var reg 7 ' led7s [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 '
b0 &
b10000 %
b10000000000000000000000000000011 $
0#
b0 "
b111111 !
$end
#1
b110 !
b110 '
b1111 %
b1 "
b1 &
1#
#2
b1011011 !
b1011011 '
b1110 %
b10 "
b10 &
0#
#3
b1001111 !
b1001111 '
b1101 %
b11 "
b11 &
1#
#4
b1100110 !
b1100110 '
b1100 %
b100 "
b100 &
0#
#5
b1101101 !
b1101101 '
b1011 %
b101 "
b101 &
1#
#6
b1111101 !
b1111101 '
b1010 %
b110 "
b110 &
0#
#7
b111 !
b111 '
b1001 %
b111 "
b111 &
1#
#8
b1111111 !
b1111111 '
b1000 %
b1000 "
b1000 &
0#
#9
b1101111 !
b1101111 '
b111 %
b1001 "
b1001 &
1#
#10
b1110111 !
b1110111 '
b110 %
b1010 "
b1010 &
0#
#11
b1111100 !
b1111100 '
b101 %
b1011 "
b1011 &
1#
#12
b111001 !
b111001 '
b100 %
b1100 "
b1100 &
0#
#13
b1011110 !
b1011110 '
b11 %
b1101 "
b1101 &
1#
#14
b10 %
b1110 "
b1110 &
0#
#15
b1110001 !
b1110001 '
b1 %
b1111 "
b1111 &
1#
#16
b111111 !
b111111 '
b0 %
b0 "
b0 &
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
