

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop'
================================================================
* Date:           Wed May  8 18:24:02 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_rows_loop_ker_cols_loop  |        ?|        ?|        26|          5|          1|     ?|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1494|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     466|    758|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    225|    -|
|Register         |        -|    -|    1208|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1674|   2541|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mul_30s_30s_30_2_1_U3              |mul_30s_30s_30_2_1              |        0|   3|  118|   47|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   8|  466|  758|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_339_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln27_fu_322_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln29_fu_659_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln39_1_fu_690_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln39_2_fu_621_p2               |         +|   0|  0|  37|          30|          30|
    |add_ln39_3_fu_634_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln39_fu_677_p2                 |         +|   0|  0|  37|          30|          30|
    |add_ln79_fu_587_p2                 |         +|   0|  0|  30|          30|           2|
    |add_ln87_fu_608_p2                 |         +|   0|  0|  30|          30|           2|
    |newCol_2_fu_529_p2                 |         +|   0|  0|  39|          32|           2|
    |newCol_fu_417_p2                   |         +|   0|  0|  32|          32|          32|
    |newRow_3_fu_496_p2                 |         +|   0|  0|  39|          32|           2|
    |newRow_fu_359_p2                   |         +|   0|  0|  39|          32|          32|
    |neg1_fu_512_p2                     |         -|   0|  0|  39|           1|          32|
    |neg_fu_479_p2                      |         -|   0|  0|  39|           1|          32|
    |newCol_4_fu_613_p2                 |         -|   0|  0|  30|          30|          30|
    |newRow_4_fu_592_p2                 |         -|   0|  0|  30|          30|          30|
    |sub_ln32_fu_413_p2                 |         -|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage3_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_457                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_462                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_472                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_815                   |       and|   0|  0|   2|           1|           1|
    |abscond2_fu_517_p2                 |      icmp|   0|  0|  39|          32|           1|
    |abscond_fu_484_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln27_fu_317_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln29_fu_334_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln50_fu_453_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln67_fu_559_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln77_fu_577_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln85_fu_604_p2                |      icmp|   0|  0|  39|          32|          32|
    |ult42_fu_395_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_439_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op136_readreq_state6  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op151_readreq_state9  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op162_read_state14    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op165_read_state17    |        or|   0|  0|   2|           1|           1|
    |or_ln50_1_fu_473_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln50_2_fu_463_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_468_p2                  |        or|   0|  0|   2|           1|           1|
    |abs3_fu_522_p3                     |    select|   0|  0|  32|           1|          32|
    |abs_fu_489_p3                      |    select|   0|  0|  32|           1|          32|
    |empty_40_fu_379_p3                 |    select|   0|  0|  31|           1|           1|
    |newCol_1_fu_570_p3                 |    select|   0|  0|  30|           1|          30|
    |newCol_3_fu_535_p3                 |    select|   0|  0|  32|           1|          32|
    |newRow_1_fu_502_p3                 |    select|   0|  0|  32|           1|          32|
    |newRow_2_fu_406_p3                 |    select|   0|  0|  30|           1|          30|
    |newRow_5_fu_597_p3                 |    select|   0|  0|  30|           1|          30|
    |select_ln25_fu_353_p3              |    select|   0|  0|  32|           1|           1|
    |select_ln27_fu_345_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_545_p3              |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev43_fu_400_p2                    |       xor|   0|  0|   2|           1|           2|
    |rev_fu_443_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_457_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_564_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_581_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1494|         921|         928|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  31|          6|    1|          6|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_newCol_5_ph_reg_245  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter0_newRow_5_ph_reg_259  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter1_newCol_5_ph_reg_245  |  14|          3|   30|         90|
    |ap_phi_reg_pp0_iter1_newRow_5_ph_reg_259  |   9|          2|   30|         60|
    |ap_sig_allocacmp_sum_load_1               |   9|          2|   32|         64|
    |i_fu_112                                  |   9|          2|   32|         64|
    |image_in_blk_n_AR                         |   9|          2|    1|          2|
    |image_in_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_116                     |   9|          2|   64|        128|
    |j_fu_108                                  |   9|          2|   32|         64|
    |kernel_blk_n_AR                           |   9|          2|    1|          2|
    |kernel_blk_n_R                            |   9|          2|    1|          2|
    |sum_fu_120                                |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 225|         49|  325|        684|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_847                          |  64|   0|   64|          0|
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_newCol_5_ph_reg_245  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter0_newRow_5_ph_reg_259  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newCol_5_ph_reg_245  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newRow_5_ph_reg_259  |  30|   0|   30|          0|
    |ap_predicate_pred208_state6               |   1|   0|    1|          0|
    |empty_38_reg_884                          |  30|   0|   30|          0|
    |i_fu_112                                  |  32|   0|   32|          0|
    |icmp_ln27_reg_843                         |   1|   0|    1|          0|
    |icmp_ln29_reg_857                         |   1|   0|    1|          0|
    |image_in_addr_read_reg_1009               |  32|   0|   32|          0|
    |indvar_flatten_fu_116                     |  64|   0|   64|          0|
    |j_fu_108                                  |  32|   0|   32|          0|
    |j_load_reg_852                            |  32|   0|   32|          0|
    |kernel_addr_read_reg_1004                 |  32|   0|   32|          0|
    |mul_ln39_reg_988                          |  30|   0|   30|          0|
    |mul_reg_1024                              |  32|   0|   32|          0|
    |newCol_3_reg_946                          |  32|   0|   32|          0|
    |newCol_5_ph_reg_245                       |  30|   0|   30|          0|
    |newCol_reg_900                            |  32|   0|   32|          0|
    |newRow_1_reg_935                          |  32|   0|   32|          0|
    |newRow_2_reg_895                          |  30|   0|   30|          0|
    |newRow_reg_875                            |  32|   0|   32|          0|
    |or_ln50_1_reg_931                         |   1|   0|    1|          0|
    |p_cast3_reg_838                           |  31|   0|   32|          1|
    |select_ln25_reg_869                       |  32|   0|   32|          0|
    |select_ln27_reg_862                       |  32|   0|   32|          0|
    |sum_1_reg_1034                            |  32|   0|   32|          0|
    |sum_fu_120                                |  32|   0|   32|          0|
    |tmp_3_reg_889                             |   1|   0|    1|          0|
    |tmp_4_reg_919                             |   1|   0|    1|          0|
    |trunc_ln31_reg_940                        |  30|   0|   30|          0|
    |trunc_ln32_1_reg_914                      |  31|   0|   31|          0|
    |trunc_ln32_2_reg_951                      |  30|   0|   30|          0|
    |trunc_ln32_reg_909                        |  30|   0|   30|          0|
    |trunc_ln39_1_reg_993                      |  30|   0|   30|          0|
    |trunc_ln39_4_reg_977                      |  30|   0|   30|          0|
    |trunc_ln39_reg_926                        |  30|   0|   30|          0|
    |icmp_ln27_reg_843                         |  64|  32|    1|          0|
    |or_ln50_1_reg_931                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1208|  64| 1083|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|grp_fu_235_p_din0        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|grp_fu_235_p_din1        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|grp_fu_235_p_dout0       |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|grp_fu_235_p_ce          |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop|  return value|
|m_axi_kernel_AWVALID     |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWREADY     |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWADDR      |  out|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWID        |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWLEN       |  out|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWSIZE      |  out|    3|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWBURST     |  out|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWLOCK      |  out|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWCACHE     |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWPROT      |  out|    3|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWQOS       |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWREGION    |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_AWUSER      |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WVALID      |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WREADY      |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WDATA       |  out|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WSTRB       |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WLAST       |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WID         |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_WUSER       |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARVALID     |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARREADY     |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARADDR      |  out|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARID        |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARLEN       |  out|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARSIZE      |  out|    3|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARBURST     |  out|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARLOCK      |  out|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARCACHE     |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARPROT      |  out|    3|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARQOS       |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARREGION    |  out|    4|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_ARUSER      |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RVALID      |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RREADY      |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RDATA       |   in|   32|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RLAST       |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RID         |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RFIFONUM    |   in|    9|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RUSER       |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_RRESP       |   in|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_BVALID      |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_BREADY      |  out|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_BRESP       |   in|    2|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_BID         |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_kernel_BUSER       |   in|    1|       m_axi|                                                  kernel|       pointer|
|m_axi_image_in_AWVALID   |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWREADY   |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWADDR    |  out|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWID      |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWLEN     |  out|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWSIZE    |  out|    3|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWBURST   |  out|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWLOCK    |  out|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWCACHE   |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWPROT    |  out|    3|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWQOS     |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWREGION  |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_AWUSER    |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WVALID    |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WREADY    |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WDATA     |  out|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WSTRB     |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WLAST     |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WID       |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_WUSER     |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARVALID   |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARREADY   |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARADDR    |  out|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARID      |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARLEN     |  out|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARSIZE    |  out|    3|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARBURST   |  out|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARLOCK    |  out|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARCACHE   |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARPROT    |  out|    3|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARQOS     |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARREGION  |  out|    4|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_ARUSER    |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RVALID    |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RREADY    |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RDATA     |   in|   32|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RLAST     |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RID       |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RFIFONUM  |   in|    9|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RUSER     |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_RRESP     |   in|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_BVALID    |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_BREADY    |  out|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_BRESP     |   in|    2|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_BID       |   in|    1|       m_axi|                                                image_in|       pointer|
|m_axi_image_in_BUSER     |   in|    1|       m_axi|                                                image_in|       pointer|
|mul_ln7                  |   in|   64|     ap_none|                                                 mul_ln7|        scalar|
|empty_26                 |   in|    3|     ap_none|                                                empty_26|        scalar|
|kernel_size_r            |   in|   32|     ap_none|                                           kernel_size_r|        scalar|
|add                      |   in|   32|     ap_none|                                                     add|        scalar|
|rows                     |   in|   32|     ap_none|                                                    rows|        scalar|
|sub_i                    |   in|   30|     ap_none|                                                   sub_i|        scalar|
|col                      |   in|   32|     ap_none|                                                     col|        scalar|
|empty_27                 |   in|   31|     ap_none|                                                empty_27|        scalar|
|cols                     |   in|   32|     ap_none|                                                    cols|        scalar|
|empty                    |   in|   30|     ap_none|                                                   empty|        scalar|
|image_in_offset          |   in|   32|     ap_none|                                         image_in_offset|        scalar|
|kernel_offset            |   in|   32|     ap_none|                                           kernel_offset|        scalar|
|sub16_i                  |   in|   30|     ap_none|                                                 sub16_i|        scalar|
|mul_i                    |   in|   30|     ap_none|                                                   mul_i|        scalar|
|mul35_i                  |   in|   30|     ap_none|                                                 mul35_i|        scalar|
|sum_1_out                |  out|   32|      ap_vld|                                               sum_1_out|       pointer|
|sum_1_out_ap_vld         |  out|    1|      ap_vld|                                               sum_1_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 5, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 32 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 33 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 34 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sub16_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sub16_i"   --->   Operation 35 'read' 'sub16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 36 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 38 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 39 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_27"   --->   Operation 40 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 41 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sub_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sub_i"   --->   Operation 42 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 43 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 44 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_size_r"   --->   Operation 45 'read' 'kernel_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty_26"   --->   Operation 46 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln7"   --->   Operation 47 'read' 'mul_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast3 = zext i31 %tmp_1"   --->   Operation 48 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 0, i32 %sum" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 51 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 0, i32 %i" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 53 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %j" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 54 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 56 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.52ns)   --->   "%icmp_ln27 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln7_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.52ns)   --->   "%add_ln27 = add i64 %indvar_flatten_load, i64 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 60 'add' 'add_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc25, void %for.inc36.loopexit.exitStub" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 61 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 62 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 63 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %j_load, i32 %kernel_size_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 64 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln27_1 = add i32 %i_load, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 65 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln29, i32 %add_ln27_1, i32 %i_load" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 66 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %icmp_ln29, i32 0, i32 %j_load" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 67 'select' 'select_ln25' <Predicate = (!icmp_ln27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%newRow = add i32 %select_ln27, i32 %add_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 68 'add' 'newRow' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %newRow" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 69 'trunc' 'empty_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %newRow" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 70 'trunc' 'empty_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln27, i32 %kernel_size_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 71 'mul' 'mul17' <Predicate = (!icmp_ln27)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 72 'bitselect' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.73ns)   --->   "%empty_40 = select i1 %tmp_3, i31 0, i31 %empty_39" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 73 'select' 'empty_40' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast4 = zext i31 %empty_40" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 74 'zext' 'p_cast4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node newRow_2)   --->   "%empty_41 = trunc i31 %empty_40" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 75 'trunc' 'empty_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%ult42 = icmp_ult  i32 %p_cast4, i32 %rows_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 76 'icmp' 'ult42' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_2)   --->   "%rev43 = xor i1 %ult42, i1 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 77 'xor' 'rev43' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_2 = select i1 %rev43, i30 %sub_i_read, i30 %empty_41" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 78 'select' 'newRow_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln32 = sub i32 %col_read, i32 %p_cast3" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 79 'sub' 'sub_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %select_ln25, i32 %sub_ln32" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 80 'add' 'newCol' <Predicate = (!icmp_ln27)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %newCol" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 81 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %newCol" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 82 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 83 'bitselect' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ker_rows_loop_ker_cols_loop_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln27, i32 %kernel_size_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 85 'mul' 'mul17' <Predicate = (!icmp_ln27)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 86 'icmp' 'ult' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%rev = xor i1 %ult, i1 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 87 'xor' 'rev' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %mul17" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 88 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 89 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 90 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%xor_ln50 = xor i1 %icmp_ln50, i1 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 91 'xor' 'xor_ln50' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50_2 = or i1 %tmp_4, i1 %xor_ln50" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 92 'or' 'or_ln50_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50 = or i1 %rev, i1 %tmp_3" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 93 'or' 'or_ln50' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_1 = or i1 %or_ln50, i1 %or_ln50_2" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 94 'or' 'or_ln50_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%br_ln50 = br i1 %or_ln50_1, void %if.end, void %if.then.i" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 95 'br' 'br_ln50' <Predicate = (!icmp_ln27)> <Delay = 1.82>
ST_4 : Operation 96 [1/1] (1.87ns)   --->   "%switch_ln52 = switch i3 %tmp_2, void %cleanup, i3 1, void %sw.bb.i, i3 2, void %sw.bb18.i_ifconv" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:52->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 96 'switch' 'switch_ln52' <Predicate = (!icmp_ln27 & or_ln50_1)> <Delay = 1.87>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 97 'sub' 'neg' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow, i32 0" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 98 'icmp' 'abscond' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node newRow_3)   --->   "%abs = select i1 %abscond, i32 %newRow, i32 %neg" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 99 'select' 'abs' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & tmp_2 == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_3 = add i32 %abs, i32 4294967295" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:75->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 100 'add' 'newRow_3' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_3 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.69ns)   --->   "%newRow_1 = select i1 %tmp_3, i32 %newRow_3, i32 %newRow" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 101 'select' 'newRow_1' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %newRow_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:31]   --->   Operation 102 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 103 'sub' 'neg1' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_4 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 104 'icmp' 'abscond2' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_4 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newCol_2)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 105 'select' 'abs3' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_4 & tmp_2 == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_2 = add i32 %abs3, i32 4294967295" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:83->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 106 'add' 'newCol_2' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_4 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.69ns)   --->   "%newCol_3 = select i1 %tmp_4, i32 %newCol_2, i32 %newCol" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 107 'select' 'newCol_3' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %newCol_3" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:32]   --->   Operation 108 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.73ns)   --->   "%select_ln63 = select i1 %tmp_4, i31 0, i31 %trunc_ln32_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 109 'select' 'select_ln63' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i31 %select_ln63" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 110 'zext' 'zext_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node newCol_1)   --->   "%trunc_ln67 = trunc i31 %select_ln63" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 111 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln67 = icmp_ult  i32 %zext_ln67, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 112 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newCol_1)   --->   "%xor_ln67 = xor i1 %icmp_ln67, i1 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 113 'xor' 'xor_ln67' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_1 = select i1 %xor_ln67, i30 %sub16_i_read, i30 %trunc_ln67" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:67->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 114 'select' 'newCol_1' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.82ns)   --->   "%br_ln71 = br void %if.end" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:71->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 115 'br' 'br_ln71' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 1)> <Delay = 1.82>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln77 = icmp_ult  i32 %newRow_1, i32 %rows_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 116 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%xor_ln77 = xor i1 %icmp_ln77, i1 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 117 'xor' 'xor_ln77' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79 = add i30 %mul_i_read, i30 1073741823" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 118 'add' 'add_ln79' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_4 = sub i30 %add_ln79, i30 %trunc_ln31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 119 'sub' 'newRow_4' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_5 = select i1 %xor_ln77, i30 %newRow_4, i30 %trunc_ln31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:77->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 120 'select' 'newRow_5' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln85 = icmp_ult  i32 %newCol_3, i32 %cols_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 121 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.82ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.then34.i, void %if.end" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:85->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 122 'br' 'br_ln85' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2)> <Delay = 1.82>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i30 %mul35_i_read, i30 1073741823" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 123 'add' 'add_ln87' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2 & !icmp_ln85)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_4 = sub i30 %add_ln87, i30 %trunc_ln32_2" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 124 'sub' 'newCol_4' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2 & !icmp_ln85)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.82ns)   --->   "%br_ln88 = br void %if.end" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:88->/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:34]   --->   Operation 125 'br' 'br_ln88' <Predicate = (!icmp_ln27 & or_ln50_1 & tmp_2 == 2 & !icmp_ln85)> <Delay = 1.82>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %select_ln25" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 126 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.49ns)   --->   "%add_ln39_2 = add i30 %trunc_ln39_2, i30 %trunc_ln39" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 127 'add' 'add_ln39_2' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln39_2, i2 0" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 128 'bitconcatenate' 'shl_ln39_1' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln39_3 = add i32 %shl_ln39_1, i32 %kernel_offset_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 129 'add' 'add_ln39_3' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln39_3, i32 2, i32 31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 130 'partselect' 'trunc_ln39_4' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%newCol_5_ph = phi i30 %newCol_4, void %if.then34.i, i30 %newCol_1, void %sw.bb.i, i30 %trunc_ln32_2, void %sw.bb18.i_ifconv, i30 %trunc_ln32, void %for.inc25"   --->   Operation 131 'phi' 'newCol_5_ph' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%newRow_5_ph = phi i30 %newRow_5, void %if.then34.i, i30 %newRow_2, void %sw.bb.i, i30 %newRow_5, void %sw.bb18.i_ifconv, i30 %empty_38, void %for.inc25"   --->   Operation 132 'phi' 'newRow_5_ph' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i30 %newRow_5_ph, i30 %tmp" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 133 'mul' 'mul_ln39' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i30 %trunc_ln39_4" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 134 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 135 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 0.00>
ST_6 : Operation 136 [8/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 136 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln27 & tmp_2 == 2) | (!icmp_ln27 & tmp_2 == 1) | (!icmp_ln27 & !or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %select_ln25, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 137 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln27 = store i64 %add_ln27, i64 %indvar_flatten" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 138 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_6 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %select_ln27, i32 %i" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 139 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_6 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %add_ln29, i32 %j" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 140 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body12" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:29]   --->   Operation 141 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 142 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i30 %newRow_5_ph, i30 %tmp" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 142 'mul' 'mul_ln39' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [7/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 143 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 144 [1/1] (2.49ns)   --->   "%add_ln39 = add i30 %mul_ln39, i30 %newCol_5_ph" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 144 'add' 'add_ln39' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln39, i2 0" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 145 'bitconcatenate' 'shl_ln1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln39_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 146 'add' 'add_ln39_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln39_1, i32 2, i32 31" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 147 'partselect' 'trunc_ln39_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_8 : Operation 148 [6/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 148 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 149 'sext' 'sext_ln39' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln39" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 150 'getelementptr' 'image_in_addr' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_9 : Operation 151 [8/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 151 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [5/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 152 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [7/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 153 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 154 [4/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 154 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 155 [6/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 155 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [3/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 156 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 157 [5/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 157 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 158 [2/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 158 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 159 [4/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 159 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 160 [1/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 160 'readreq' 'kernel_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 161 [3/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 161 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 162 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 162 'read' 'kernel_addr_read' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 163 [2/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 163 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 164 [1/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 164 'readreq' 'image_in_load_req' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 165 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 165 'read' 'image_in_addr_read' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %image_in_addr_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 166 'bitcast' 'bitcast_ln39' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %kernel_addr_read" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 167 'bitcast' 'bitcast_ln39_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_18 : Operation 168 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 168 'fmul' 'mul' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 169 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 169 'fmul' 'mul' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 170 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 170 'fmul' 'mul' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 171 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln39, i32 %bitcast_ln39_1" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 171 'fmul' 'mul' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 172 'load' 'sum_load_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>
ST_22 : Operation 173 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 173 'fadd' 'sum_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 180 'load' 'sum_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_load"   --->   Operation 181 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 174 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 174 'fadd' 'sum_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 175 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 175 'fadd' 'sum_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 176 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 176 'fadd' 'sum_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 177 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 177 'fadd' 'sum_1' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %sum_1, i32 %sum" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:25]   --->   Operation 178 'store' 'store_ln25' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 1.58>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln40 = br void %cleanup" [/home/cristian/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:40]   --->   Operation 179 'br' 'br_ln40' <Predicate = (tmp_2 == 2) | (tmp_2 == 1) | (!or_ln50_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub16_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 0111111000000000000000000000]
i                    (alloca        ) [ 0111111000000000000000000000]
indvar_flatten       (alloca        ) [ 0111111000000000000000000000]
sum                  (alloca        ) [ 0111111111111111111111111111]
mul35_i_read         (read          ) [ 0011110000000000000000000000]
mul_i_read           (read          ) [ 0011110000000000000000000000]
sub16_i_read         (read          ) [ 0011100000000000000000000000]
kernel_offset_read   (read          ) [ 0011110000000000000000000000]
image_in_offset_read (read          ) [ 0111111110000000000000000000]
tmp                  (read          ) [ 0111111100000000000000000000]
cols_read            (read          ) [ 0011110000000000000000000000]
tmp_1                (read          ) [ 0000000000000000000000000000]
col_read             (read          ) [ 0011000000000000000000000000]
sub_i_read           (read          ) [ 0011000000000000000000000000]
rows_read            (read          ) [ 0011110000000000000000000000]
add_read             (read          ) [ 0011000000000000000000000000]
kernel_size_read     (read          ) [ 0011100000000000000000000000]
tmp_2                (read          ) [ 0111111111111111111111111111]
mul_ln7_read         (read          ) [ 0010000000000000000000000000]
p_cast3              (zext          ) [ 0011000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
store_ln25           (store         ) [ 0000000000000000000000000000]
store_ln0            (store         ) [ 0000000000000000000000000000]
store_ln27           (store         ) [ 0000000000000000000000000000]
store_ln29           (store         ) [ 0000000000000000000000000000]
br_ln0               (br            ) [ 0000000000000000000000000000]
indvar_flatten_load  (load          ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
icmp_ln27            (icmp          ) [ 0111111111111111111111111111]
add_ln27             (add           ) [ 0101111000000000000000000000]
br_ln27              (br            ) [ 0000000000000000000000000000]
j_load               (load          ) [ 0001000000000000000000000000]
i_load               (load          ) [ 0000000000000000000000000000]
icmp_ln29            (icmp          ) [ 0001000000000000000000000000]
add_ln27_1           (add           ) [ 0000000000000000000000000000]
select_ln27          (select        ) [ 0101111000000000000000000000]
select_ln25          (select        ) [ 0100111000000000000000000000]
newRow               (add           ) [ 0000100000000000000000000000]
empty_38             (trunc         ) [ 0100111000000000000000000000]
empty_39             (trunc         ) [ 0000000000000000000000000000]
tmp_3                (bitselect     ) [ 0000100000000000000000000000]
empty_40             (select        ) [ 0000000000000000000000000000]
p_cast4              (zext          ) [ 0000000000000000000000000000]
empty_41             (trunc         ) [ 0000000000000000000000000000]
ult42                (icmp          ) [ 0000000000000000000000000000]
rev43                (xor           ) [ 0000000000000000000000000000]
newRow_2             (select        ) [ 0100111000000000000000000000]
sub_ln32             (sub           ) [ 0000000000000000000000000000]
newCol               (add           ) [ 0000100000000000000000000000]
trunc_ln32           (trunc         ) [ 0100111000000000000000000000]
trunc_ln32_1         (trunc         ) [ 0000100000000000000000000000]
tmp_4                (bitselect     ) [ 0000100000000000000000000000]
specloopname_ln0     (specloopname  ) [ 0000000000000000000000000000]
mul17                (mul           ) [ 0000000000000000000000000000]
ult                  (icmp          ) [ 0000000000000000000000000000]
rev                  (xor           ) [ 0000000000000000000000000000]
trunc_ln39           (trunc         ) [ 0000010000000000000000000000]
specpipeline_ln25    (specpipeline  ) [ 0000000000000000000000000000]
icmp_ln50            (icmp          ) [ 0000000000000000000000000000]
xor_ln50             (xor           ) [ 0000000000000000000000000000]
or_ln50_2            (or            ) [ 0000000000000000000000000000]
or_ln50              (or            ) [ 0000000000000000000000000000]
or_ln50_1            (or            ) [ 0111111111111111111111111111]
br_ln50              (br            ) [ 0100111000000000000000000000]
switch_ln52          (switch        ) [ 0000000000000000000000000000]
neg                  (sub           ) [ 0000000000000000000000000000]
abscond              (icmp          ) [ 0000000000000000000000000000]
abs                  (select        ) [ 0000000000000000000000000000]
newRow_3             (add           ) [ 0000000000000000000000000000]
newRow_1             (select        ) [ 0000010000000000000000000000]
trunc_ln31           (trunc         ) [ 0000010000000000000000000000]
neg1                 (sub           ) [ 0000000000000000000000000000]
abscond2             (icmp          ) [ 0000000000000000000000000000]
abs3                 (select        ) [ 0000000000000000000000000000]
newCol_2             (add           ) [ 0000000000000000000000000000]
newCol_3             (select        ) [ 0000010000000000000000000000]
trunc_ln32_2         (trunc         ) [ 0100111000000000000000000000]
select_ln63          (select        ) [ 0000000000000000000000000000]
zext_ln67            (zext          ) [ 0000000000000000000000000000]
trunc_ln67           (trunc         ) [ 0000000000000000000000000000]
icmp_ln67            (icmp          ) [ 0000000000000000000000000000]
xor_ln67             (xor           ) [ 0000000000000000000000000000]
newCol_1             (select        ) [ 0100111000000000000000000000]
br_ln71              (br            ) [ 0100111000000000000000000000]
icmp_ln77            (icmp          ) [ 0000000000000000000000000000]
xor_ln77             (xor           ) [ 0000000000000000000000000000]
add_ln79             (add           ) [ 0000000000000000000000000000]
newRow_4             (sub           ) [ 0000000000000000000000000000]
newRow_5             (select        ) [ 0100111000000000000000000000]
icmp_ln85            (icmp          ) [ 0111111111111111111111111111]
br_ln85              (br            ) [ 0100111000000000000000000000]
add_ln87             (add           ) [ 0000000000000000000000000000]
newCol_4             (sub           ) [ 0100111000000000000000000000]
br_ln88              (br            ) [ 0100111000000000000000000000]
trunc_ln39_2         (trunc         ) [ 0000000000000000000000000000]
add_ln39_2           (add           ) [ 0000000000000000000000000000]
shl_ln39_1           (bitconcatenate) [ 0000000000000000000000000000]
add_ln39_3           (add           ) [ 0000000000000000000000000000]
trunc_ln39_4         (partselect    ) [ 0100001000000000000000000000]
newCol_5_ph          (phi           ) [ 0111001110000000000000000000]
newRow_5_ph          (phi           ) [ 0110001100000000000000000000]
sext_ln39_1          (sext          ) [ 0000000000000000000000000000]
kernel_addr          (getelementptr ) [ 0111110111111110000000000000]
add_ln29             (add           ) [ 0000000000000000000000000000]
store_ln27           (store         ) [ 0000000000000000000000000000]
store_ln27           (store         ) [ 0000000000000000000000000000]
store_ln29           (store         ) [ 0000000000000000000000000000]
br_ln29              (br            ) [ 0000000000000000000000000000]
mul_ln39             (mul           ) [ 0001000010000000000000000000]
add_ln39             (add           ) [ 0000000000000000000000000000]
shl_ln1              (bitconcatenate) [ 0000000000000000000000000000]
add_ln39_1           (add           ) [ 0000000000000000000000000000]
trunc_ln39_1         (partselect    ) [ 0000100001000000000000000000]
sext_ln39            (sext          ) [ 0000000000000000000000000000]
image_in_addr        (getelementptr ) [ 0111110000111111110000000000]
kernel_load_req      (readreq       ) [ 0000000000000000000000000000]
kernel_addr_read     (read          ) [ 0111010000000001111000000000]
image_in_load_req    (readreq       ) [ 0000000000000000000000000000]
image_in_addr_read   (read          ) [ 0001000000000000001000000000]
bitcast_ln39         (bitcast       ) [ 0100110000000000000111000000]
bitcast_ln39_1       (bitcast       ) [ 0100110000000000000111000000]
mul                  (fmul          ) [ 0111110000000000000000111110]
sum_load_1           (load          ) [ 0101110000000000000000011110]
sum_1                (fadd          ) [ 0010000000000000000000000001]
store_ln25           (store         ) [ 0000000000000000000000000000]
br_ln40              (br            ) [ 0000000000000000000000000000]
sum_load             (load          ) [ 0000000000000000000000000000]
write_ln0            (write         ) [ 0000000000000000000000000000]
ret_ln0              (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_26">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_size_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_27">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cols">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_in_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sub16_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub16_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul35_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sum_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ker_rows_loop_ker_cols_loop_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul35_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mul_i_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="30" slack="0"/>
<pin id="132" dir="0" index="1" bw="30" slack="0"/>
<pin id="133" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub16_i_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="30" slack="0"/>
<pin id="138" dir="0" index="1" bw="30" slack="0"/>
<pin id="139" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub16_i_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_offset_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="image_in_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="1" index="2" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cols_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="0"/>
<pin id="169" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="col_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub_i_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="30" slack="0"/>
<pin id="180" dir="0" index="1" bw="30" slack="0"/>
<pin id="181" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="rows_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_size_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_2_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln7_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln7_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_req/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_readreq_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_req/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernel_addr_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="8"/>
<pin id="231" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="image_in_addr_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="8"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln0_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="245" class="1005" name="newCol_5_ph_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="30" slack="2"/>
<pin id="247" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_5_ph (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="newCol_5_ph_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="30" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="30" slack="2"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="30" slack="2"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="30" slack="3"/>
<pin id="256" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="8" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_5_ph/6 "/>
</bind>
</comp>

<comp id="259" class="1005" name="newRow_5_ph_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="30" slack="1"/>
<pin id="261" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_5_ph (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="newRow_5_ph_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="30" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="30" slack="3"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="30" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="30" slack="3"/>
<pin id="270" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="8" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_5_ph/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/22 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="30" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="5"/>
<pin id="284" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul17/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_cast3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln25_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln27_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln29_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln27_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln27_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln27_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln27_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln25_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="newRow_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="empty_38_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_39_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="31" slack="0"/>
<pin id="382" dir="0" index="2" bw="31" slack="0"/>
<pin id="383" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_40/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_cast4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_41_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ult42_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult42/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="rev43_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev43/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="newRow_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="30" slack="2"/>
<pin id="409" dir="0" index="2" bw="30" slack="0"/>
<pin id="410" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_2/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln32_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="0" index="1" bw="31" slack="2"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="newCol_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln32_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln32_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ult_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="3"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="rev_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln39_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln50_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln50_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln50_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln50_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln50_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="neg_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="abscond_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="abs_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="newRow_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_3/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="newRow_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="1"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_1/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln31_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="neg1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="abscond2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="abs3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="newCol_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_2/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="newCol_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="1"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_3/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln32_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln63_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="31" slack="0"/>
<pin id="548" dir="0" index="2" bw="31" slack="1"/>
<pin id="549" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln67_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln67_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln67_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="3"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln67_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="newCol_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="30" slack="3"/>
<pin id="573" dir="0" index="2" bw="30" slack="0"/>
<pin id="574" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_1/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln77_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="4"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln77_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln79_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="30" slack="4"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="newRow_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="30" slack="0"/>
<pin id="594" dir="0" index="1" bw="30" slack="1"/>
<pin id="595" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_4/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="newRow_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="30" slack="0"/>
<pin id="600" dir="0" index="2" bw="30" slack="1"/>
<pin id="601" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_5/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln85_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="4"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln87_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="30" slack="4"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="newCol_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="30" slack="0"/>
<pin id="615" dir="0" index="1" bw="30" slack="1"/>
<pin id="616" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_4/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln39_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="2"/>
<pin id="620" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln39_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="30" slack="0"/>
<pin id="623" dir="0" index="1" bw="30" slack="1"/>
<pin id="624" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln39_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="30" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln39_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="4"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_3/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln39_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="30" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="3" slack="0"/>
<pin id="643" dir="0" index="3" bw="6" slack="0"/>
<pin id="644" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_4/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln39_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="30" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="kernel_addr_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln29_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="3"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln27_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="4"/>
<pin id="666" dir="0" index="1" bw="64" slack="5"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln27_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="4"/>
<pin id="670" dir="0" index="1" bw="32" slack="5"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln29_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="5"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln39_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="30" slack="1"/>
<pin id="679" dir="0" index="1" bw="30" slack="2"/>
<pin id="680" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="shl_ln1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="30" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln39_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="7"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln39_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="30" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="0" index="2" bw="3" slack="0"/>
<pin id="699" dir="0" index="3" bw="6" slack="0"/>
<pin id="700" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_1/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sext_ln39_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="30" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="image_in_addr_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bitcast_ln39_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/18 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln39_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="4"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/18 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sum_load_1_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="21"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln25_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="0" index="1" bw="32" slack="26"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/27 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sum_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="21"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/22 "/>
</bind>
</comp>

<comp id="735" class="1005" name="j_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="742" class="1005" name="i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="749" class="1005" name="indvar_flatten_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="756" class="1005" name="sum_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="764" class="1005" name="mul35_i_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="30" slack="4"/>
<pin id="766" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="mul_i_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="30" slack="4"/>
<pin id="771" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="sub16_i_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="30" slack="3"/>
<pin id="776" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="sub16_i_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="kernel_offset_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="4"/>
<pin id="781" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="image_in_offset_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="7"/>
<pin id="786" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="30" slack="5"/>
<pin id="791" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="794" class="1005" name="cols_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="3"/>
<pin id="796" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="col_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="2"/>
<pin id="803" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="806" class="1005" name="sub_i_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="30" slack="2"/>
<pin id="808" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="rows_read_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="kernel_size_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="3"/>
<pin id="831" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul_ln7_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="p_cast3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="icmp_ln27_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln27_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="4"/>
<pin id="849" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="852" class="1005" name="j_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln29_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln27_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="869" class="1005" name="select_ln25_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="2"/>
<pin id="871" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="875" class="1005" name="newRow_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="884" class="1005" name="empty_38_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="30" slack="3"/>
<pin id="886" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="895" class="1005" name="newRow_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="30" slack="3"/>
<pin id="897" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="newCol_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="909" class="1005" name="trunc_ln32_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="30" slack="3"/>
<pin id="911" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="914" class="1005" name="trunc_ln32_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="31" slack="1"/>
<pin id="916" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="trunc_ln39_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="30" slack="1"/>
<pin id="928" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="931" class="1005" name="or_ln50_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln50_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="newRow_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="trunc_ln31_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="30" slack="1"/>
<pin id="942" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="946" class="1005" name="newCol_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="trunc_ln32_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="30" slack="1"/>
<pin id="953" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="newCol_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="30" slack="2"/>
<pin id="959" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="newRow_5_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="30" slack="1"/>
<pin id="964" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_5 "/>
</bind>
</comp>

<comp id="968" class="1005" name="icmp_ln85_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="972" class="1005" name="newCol_4_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="30" slack="1"/>
<pin id="974" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_4 "/>
</bind>
</comp>

<comp id="977" class="1005" name="trunc_ln39_4_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="30" slack="1"/>
<pin id="979" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_4 "/>
</bind>
</comp>

<comp id="982" class="1005" name="kernel_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="mul_ln39_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="30" slack="1"/>
<pin id="990" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="993" class="1005" name="trunc_ln39_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="30" slack="1"/>
<pin id="995" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="image_in_addr_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="kernel_addr_read_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="4"/>
<pin id="1006" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="1009" class="1005" name="image_in_addr_read_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="1014" class="1005" name="bitcast_ln39_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="bitcast_ln39_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mul_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sum_load_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sum_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="102" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="258"><net_src comp="248" pin="8"/><net_sink comp="245" pin=0"/></net>

<net id="272"><net_src comp="262" pin="8"/><net_sink comp="259" pin=0"/></net>

<net id="285"><net_src comp="262" pin="8"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="166" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="331" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="359" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="359" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="76" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="367" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="379" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="391" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="421"><net_src comp="353" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="74" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="417" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="286" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="443" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="463" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="512" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="551" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="555" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="80" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="92" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="581" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="612"><net_src comp="92" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="96" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="76" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="656"><net_src comp="0" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="652" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="663"><net_src comp="36" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="676"><net_src comp="659" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="245" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="96" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="76" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="712"><net_src comp="2" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="738"><net_src comp="108" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="745"><net_src comp="112" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="752"><net_src comp="116" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="759"><net_src comp="120" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="767"><net_src comp="124" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="772"><net_src comp="130" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="777"><net_src comp="136" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="782"><net_src comp="142" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="787"><net_src comp="148" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="792"><net_src comp="154" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="797"><net_src comp="160" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="804"><net_src comp="172" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="809"><net_src comp="178" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="814"><net_src comp="184" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="821"><net_src comp="190" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="826"><net_src comp="196" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="832"><net_src comp="202" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="208" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="841"><net_src comp="290" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="846"><net_src comp="317" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="322" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="855"><net_src comp="328" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="860"><net_src comp="334" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="865"><net_src comp="345" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="872"><net_src comp="353" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="878"><net_src comp="359" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="887"><net_src comp="363" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="892"><net_src comp="371" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="898"><net_src comp="406" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="903"><net_src comp="417" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="912"><net_src comp="423" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="917"><net_src comp="427" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="922"><net_src comp="431" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="929"><net_src comp="449" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="934"><net_src comp="473" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="502" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="943"><net_src comp="508" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="949"><net_src comp="535" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="954"><net_src comp="541" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="960"><net_src comp="570" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="965"><net_src comp="597" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="971"><net_src comp="604" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="613" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="980"><net_src comp="639" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="985"><net_src comp="652" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="991"><net_src comp="281" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="996"><net_src comp="695" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1001"><net_src comp="708" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1007"><net_src comp="228" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1012"><net_src comp="233" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1017"><net_src comp="715" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1022"><net_src comp="719" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1027"><net_src comp="277" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1032"><net_src comp="723" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1037"><net_src comp="273" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="727" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: image_in | {}
	Port: sum_1_out | {22 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : kernel | {6 7 8 9 10 11 12 13 14 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : image_in | {9 10 11 12 13 14 15 16 17 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : mul_ln7 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : empty_26 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : kernel_size_r | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : add | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : sub_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : col | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : empty_27 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : sub16_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_loop_ker_cols_loop : mul35_i | {1 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln0 : 1
		store_ln27 : 1
		store_ln29 : 1
	State 2
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		icmp_ln29 : 1
		add_ln27_1 : 1
		select_ln27 : 2
	State 3
		empty_38 : 1
		empty_39 : 1
		tmp_3 : 1
		empty_40 : 2
		p_cast4 : 3
		empty_41 : 3
		ult42 : 4
		rev43 : 5
		newRow_2 : 5
		newCol : 1
		trunc_ln32 : 2
		trunc_ln32_1 : 2
		tmp_4 : 2
	State 4
		rev : 1
		trunc_ln39 : 1
		xor_ln50 : 1
		or_ln50_2 : 1
		or_ln50 : 1
		or_ln50_1 : 1
		br_ln50 : 1
		abs : 1
		newRow_3 : 2
		newRow_1 : 3
		trunc_ln31 : 4
		abs3 : 1
		newCol_2 : 2
		newCol_3 : 3
		trunc_ln32_2 : 4
		zext_ln67 : 1
		trunc_ln67 : 1
		icmp_ln67 : 2
		xor_ln67 : 3
		newCol_1 : 3
	State 5
		xor_ln77 : 1
		newRow_4 : 1
		newRow_5 : 2
		br_ln85 : 1
		newCol_4 : 1
		add_ln39_2 : 1
		shl_ln39_1 : 2
		add_ln39_3 : 3
		trunc_ln39_4 : 4
	State 6
		mul_ln39 : 1
		kernel_addr : 1
		kernel_load_req : 2
		store_ln29 : 1
	State 7
	State 8
		shl_ln1 : 1
		add_ln39_1 : 2
		trunc_ln39_1 : 3
	State 9
		image_in_addr : 1
		image_in_load_req : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul : 1
	State 19
	State 20
	State 21
	State 22
		sum_1 : 1
		write_ln0 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_273            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln27_fu_322         |    0    |    0    |    71   |
|          |         add_ln27_1_fu_339        |    0    |    0    |    39   |
|          |           newRow_fu_359          |    0    |    0    |    39   |
|          |           newCol_fu_417          |    0    |    0    |    32   |
|          |          newRow_3_fu_496         |    0    |    0    |    39   |
|          |          newCol_2_fu_529         |    0    |    0    |    39   |
|    add   |          add_ln79_fu_587         |    0    |    0    |    30   |
|          |          add_ln87_fu_608         |    0    |    0    |    30   |
|          |         add_ln39_2_fu_621        |    0    |    0    |    37   |
|          |         add_ln39_3_fu_634        |    0    |    0    |    39   |
|          |          add_ln29_fu_659         |    0    |    0    |    39   |
|          |          add_ln39_fu_677         |    0    |    0    |    37   |
|          |         add_ln39_1_fu_690        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_277            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln27_fu_317         |    0    |    0    |    71   |
|          |         icmp_ln29_fu_334         |    0    |    0    |    39   |
|          |           ult42_fu_395           |    0    |    0    |    39   |
|          |            ult_fu_439            |    0    |    0    |    39   |
|   icmp   |         icmp_ln50_fu_453         |    0    |    0    |    39   |
|          |          abscond_fu_484          |    0    |    0    |    39   |
|          |          abscond2_fu_517         |    0    |    0    |    39   |
|          |         icmp_ln67_fu_559         |    0    |    0    |    39   |
|          |         icmp_ln77_fu_577         |    0    |    0    |    39   |
|          |         icmp_ln85_fu_604         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_281            |    3    |   118   |    47   |
|          |            grp_fu_286            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln27_fu_345        |    0    |    0    |    32   |
|          |        select_ln25_fu_353        |    0    |    0    |    32   |
|          |          empty_40_fu_379         |    0    |    0    |    31   |
|          |          newRow_2_fu_406         |    0    |    0    |    30   |
|          |            abs_fu_489            |    0    |    0    |    32   |
|  select  |          newRow_1_fu_502         |    0    |    0    |    32   |
|          |            abs3_fu_522           |    0    |    0    |    32   |
|          |          newCol_3_fu_535         |    0    |    0    |    32   |
|          |        select_ln63_fu_545        |    0    |    0    |    31   |
|          |          newCol_1_fu_570         |    0    |    0    |    30   |
|          |          newRow_5_fu_597         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln32_fu_413         |    0    |    0    |    32   |
|          |            neg_fu_479            |    0    |    0    |    39   |
|    sub   |            neg1_fu_512           |    0    |    0    |    39   |
|          |          newRow_4_fu_592         |    0    |    0    |    30   |
|          |          newCol_4_fu_613         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |           rev43_fu_400           |    0    |    0    |    2    |
|          |            rev_fu_443            |    0    |    0    |    2    |
|    xor   |          xor_ln50_fu_457         |    0    |    0    |    2    |
|          |          xor_ln67_fu_564         |    0    |    0    |    2    |
|          |          xor_ln77_fu_581         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln50_2_fu_463         |    0    |    0    |    2    |
|    or    |          or_ln50_fu_468          |    0    |    0    |    2    |
|          |         or_ln50_1_fu_473         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     mul35_i_read_read_fu_124     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_130      |    0    |    0    |    0    |
|          |     sub16_i_read_read_fu_136     |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_142  |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_148 |    0    |    0    |    0    |
|          |          tmp_read_fu_154         |    0    |    0    |    0    |
|          |       cols_read_read_fu_160      |    0    |    0    |    0    |
|          |         tmp_1_read_fu_166        |    0    |    0    |    0    |
|   read   |       col_read_read_fu_172       |    0    |    0    |    0    |
|          |      sub_i_read_read_fu_178      |    0    |    0    |    0    |
|          |       rows_read_read_fu_184      |    0    |    0    |    0    |
|          |       add_read_read_fu_190       |    0    |    0    |    0    |
|          |   kernel_size_read_read_fu_196   |    0    |    0    |    0    |
|          |         tmp_2_read_fu_202        |    0    |    0    |    0    |
|          |     mul_ln7_read_read_fu_208     |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_228   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_233  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_214        |    0    |    0    |    0    |
|          |        grp_readreq_fu_221        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_238      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_cast3_fu_290          |    0    |    0    |    0    |
|   zext   |          p_cast4_fu_387          |    0    |    0    |    0    |
|          |         zext_ln67_fu_551         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_38_fu_363         |    0    |    0    |    0    |
|          |          empty_39_fu_367         |    0    |    0    |    0    |
|          |          empty_41_fu_391         |    0    |    0    |    0    |
|          |         trunc_ln32_fu_423        |    0    |    0    |    0    |
|   trunc  |        trunc_ln32_1_fu_427       |    0    |    0    |    0    |
|          |         trunc_ln39_fu_449        |    0    |    0    |    0    |
|          |         trunc_ln31_fu_508        |    0    |    0    |    0    |
|          |        trunc_ln32_2_fu_541       |    0    |    0    |    0    |
|          |         trunc_ln67_fu_555        |    0    |    0    |    0    |
|          |        trunc_ln39_2_fu_618       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_3_fu_371           |    0    |    0    |    0    |
|          |           tmp_4_fu_431           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln39_1_fu_626        |    0    |    0    |    0    |
|          |          shl_ln1_fu_682          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln39_4_fu_639       |    0    |    0    |    0    |
|          |        trunc_ln39_1_fu_695       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln39_1_fu_649        |    0    |    0    |    0    |
|          |         sext_ln39_fu_705         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   631   |   2270  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln27_reg_847      |   64   |
|      add_read_reg_818      |   32   |
|   bitcast_ln39_1_reg_1019  |   32   |
|    bitcast_ln39_reg_1014   |   32   |
|      col_read_reg_801      |   32   |
|      cols_read_reg_794     |   32   |
|      empty_38_reg_884      |   30   |
|          i_reg_742         |   32   |
|      icmp_ln27_reg_843     |    1   |
|      icmp_ln29_reg_857     |    1   |
|      icmp_ln85_reg_968     |    1   |
| image_in_addr_read_reg_1009|   32   |
|    image_in_addr_reg_998   |   32   |
|image_in_offset_read_reg_784|   32   |
|   indvar_flatten_reg_749   |   64   |
|       j_load_reg_852       |   32   |
|          j_reg_735         |   32   |
|  kernel_addr_read_reg_1004 |   32   |
|     kernel_addr_reg_982    |   32   |
| kernel_offset_read_reg_779 |   32   |
|  kernel_size_read_reg_823  |   32   |
|    mul35_i_read_reg_764    |   30   |
|     mul_i_read_reg_769     |   30   |
|      mul_ln39_reg_988      |   30   |
|    mul_ln7_read_reg_833    |   64   |
|        mul_reg_1024        |   32   |
|      newCol_1_reg_957      |   30   |
|      newCol_3_reg_946      |   32   |
|      newCol_4_reg_972      |   30   |
|     newCol_5_ph_reg_245    |   30   |
|       newCol_reg_900       |   32   |
|      newRow_1_reg_935      |   32   |
|      newRow_2_reg_895      |   30   |
|     newRow_5_ph_reg_259    |   30   |
|      newRow_5_reg_962      |   30   |
|       newRow_reg_875       |   32   |
|      or_ln50_1_reg_931     |    1   |
|       p_cast3_reg_838      |   32   |
|      rows_read_reg_811     |   32   |
|     select_ln25_reg_869    |   32   |
|     select_ln27_reg_862    |   32   |
|    sub16_i_read_reg_774    |   30   |
|     sub_i_read_reg_806     |   30   |
|       sum_1_reg_1034       |   32   |
|     sum_load_1_reg_1029    |   32   |
|         sum_reg_756        |   32   |
|        tmp_2_reg_829       |    3   |
|        tmp_3_reg_889       |    1   |
|        tmp_4_reg_919       |    1   |
|         tmp_reg_789        |   30   |
|     trunc_ln31_reg_940     |   30   |
|    trunc_ln32_1_reg_914    |   31   |
|    trunc_ln32_2_reg_951    |   30   |
|     trunc_ln32_reg_909     |   30   |
|    trunc_ln39_1_reg_993    |   30   |
|    trunc_ln39_4_reg_977    |   30   |
|     trunc_ln39_reg_926     |   30   |
+----------------------------+--------+
|            Total           |  1666  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_214 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_221 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_273     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   631  |  2270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1666  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  2297  |  2315  |
+-----------+--------+--------+--------+--------+
