<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-December/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%20controller&In-Reply-To=%3C4D0BDA17.7010009%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005233.html">
   <LINK REL="Next"  HREF="005236.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%20controller&In-Reply-To=%3C4D0BDA17.7010009%40grandegger.com%3E"
       TITLE="[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller">wg at grandegger.com
       </A><BR>
    <I>Fri Dec 17 22:45:59 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="005233.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN	controller
</A></li>
        <LI>Next message: <A HREF="005236.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5234">[ date ]</a>
              <a href="thread.html#5234">[ thread ]</a>
              <a href="subject.html#5234">[ subject ]</a>
              <a href="author.html#5234">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi Marc,

On 12/17/2010 10:33 PM, Marc Kleine-Budde wrote:
&gt;<i> On 12/15/2010 10:58 AM, Bhupesh Sharma wrote:
</I>&gt;&gt;<i> Bosch C_CAN controller is a full-CAN implementation which is compliant
</I>&gt;&gt;<i> to CAN protocol version 2.0 part A and B. Bosch C_CAN user manual can be
</I>&gt;&gt;<i> obtained from:
</I>&gt;&gt;<i> <A HREF="http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf">http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf</A>
</I>&gt;<i> 
</I>&gt;<i> No time to do a real review, some comments and lots of nitpicking inline....
</I>&gt;<i> 
</I>&gt;<i> regards, Marc
</I>&gt;<i> 
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> This patch adds the support for this controller.
</I>&gt;&gt;<i> The following are the design choices made while writing the controller driver:
</I>&gt;&gt;<i> 1. Interface Register set IF1 has be used only in the current design.
</I>&gt;&gt;<i> 2. Out of the 32 Message objects available, 16 are kept aside for RX purposes
</I>&gt;&gt;<i>    and the rest for TX purposes.
</I>&gt;&gt;<i> 3. NAPI implementation is such that both the TX and RX paths function in
</I>&gt;&gt;<i>    polling mode.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Changes since V1:
</I>&gt;&gt;<i> 1. Implemented C_CAN as a platform driver with means of providing the
</I>&gt;&gt;<i>    platform details and register offsets which may vary for different SoCs
</I>&gt;&gt;<i>    through platform data struct.
</I>&gt;&gt;<i> 2. Implemented NAPI.
</I>&gt;&gt;<i> 3. Removed memcpy calls globally.
</I>&gt;&gt;<i> 4. Implemented CAN_CTRLMODE_*
</I>&gt;&gt;<i> 5. Implemented and used priv-&gt;can.do_get_berr_counter.
</I>&gt;&gt;<i> 6. Implemented c_can registers as a struct instead of enum.
</I>&gt;&gt;<i> 7. Improved the TX path by implementing routines to get next Tx and echo msg
</I>&gt;&gt;<i>    objects.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Signed-off-by: Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;&gt;<i> ---
</I>&gt;&gt;<i>  drivers/net/can/Kconfig  |    7 +
</I>&gt;&gt;<i>  drivers/net/can/Makefile |    1 +
</I>&gt;&gt;<i>  drivers/net/can/c_can.c  | 1217 ++++++++++++++++++++++++++++++++++++++++++++++
</I>&gt;&gt;<i>  3 files changed, 1225 insertions(+), 0 deletions(-)
</I>&gt;&gt;<i>  create mode 100644 drivers/net/can/c_can.c
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> index 9d9e453..25d9d2e 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> @@ -41,6 +41,13 @@ config CAN_AT91
</I>&gt;&gt;<i>  	---help---
</I>&gt;&gt;<i>  	  This is a driver for the SoC CAN controller in Atmel's AT91SAM9263.
</I>&gt;&gt;<i>  
</I>&gt;&gt;<i> +config CAN_C_CAN
</I>&gt;&gt;<i> +	tristate &quot;Bosch C_CAN controller&quot;
</I>&gt;&gt;<i> +	depends on CAN_DEV
</I>&gt;&gt;<i> +	---help---
</I>&gt;&gt;<i> +	  If you say yes to this option, support will be included for the
</I>&gt;&gt;<i> +	  Bosch C_CAN controller.
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i>  config CAN_TI_HECC
</I>&gt;&gt;<i>  	depends on CAN_DEV &amp;&amp; ARCH_OMAP3
</I>&gt;&gt;<i>  	tristate &quot;TI High End CAN Controller&quot;
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;&gt;<i> index 0057537..b6cbe74 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;&gt;<i> @@ -12,6 +12,7 @@ obj-y				+= usb/
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_SJA1000)	+= sja1000/
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_MSCAN)		+= mscan/
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_AT91)		+= at91_can.o
</I>&gt;&gt;<i> +obj-$(CONFIG_CAN_C_CAN)		+= c_can.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
</I>&gt;&gt;<i> diff --git a/drivers/net/can/c_can.c b/drivers/net/can/c_can.c
</I>&gt;&gt;<i> new file mode 100644
</I>&gt;&gt;<i> index 0000000..c281c17
</I>&gt;&gt;<i> --- /dev/null
</I>&gt;&gt;<i> +++ b/drivers/net/can/c_can.c
</I>&gt;&gt;<i> @@ -0,0 +1,1217 @@
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * CAN bus driver for Bosch C_CAN controller
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Copyright (C) 2010 ST Microelectronics
</I>&gt;&gt;<i> + * Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Borrowed heavily from the C_CAN driver originally written by:
</I>&gt;&gt;<i> + * Copyright (C) 2007
</I>&gt;&gt;<i> + * - Sascha Hauer, Marc Kleine-Budde, Pengutronix &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">s.hauer at pengutronix.de</A>&gt;
</I>&gt;&gt;<i> + * - Simon Kallweit, intefo AG &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">simon.kallweit at intefo.ch</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;<i> 
</I>&gt;<i> I recognize some stuff from the at91_can driver, too :)
</I>&gt;<i> 
</I>&gt;&gt;<i> + * Bosch C_CAN controller is compliant to CAN protocol version 2.0 part A and B.
</I>&gt;&gt;<i> + * Bosch C_CAN user manual can be obtained from:
</I>&gt;&gt;<i> + * <A HREF="http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf">http://www.semiconductors.bosch.de/pdf/Users_Manual_C_CAN.pdf</A>
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * This file is licensed under the terms of the GNU General Public
</I>&gt;&gt;<i> + * License version 2. This program is licensed &quot;as is&quot; without any
</I>&gt;&gt;<i> + * warranty of any kind, whether express or implied.
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/version.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/if_arp.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/if_ether.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/list.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/workqueue.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/io.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/clk.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define DRV_NAME &quot;c_can&quot;
</I>&gt;<i> 
</I>&gt;<i> You can use KBUILD_MODNAME, no need to define DRV_NAME.
</I>&gt;<i> 
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* control register */
</I>&gt;&gt;<i> +#define CONTROL_TEST		(1 &lt;&lt; 7)
</I>&gt;&gt;<i> +#define CONTROL_CCE		(1 &lt;&lt; 6)
</I>&gt;&gt;<i> +#define CONTROL_DISABLE_AR	(1 &lt;&lt; 5)
</I>&gt;&gt;<i> +#define CONTROL_ENABLE_AR	(0 &lt;&lt; 5)
</I>&gt;&gt;<i> +#define CONTROL_EIE		(1 &lt;&lt; 3)
</I>&gt;&gt;<i> +#define CONTROL_SIE		(1 &lt;&lt; 2)
</I>&gt;&gt;<i> +#define CONTROL_IE		(1 &lt;&lt; 1)
</I>&gt;&gt;<i> +#define CONTROL_INIT		(1 &lt;&lt; 0)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* test register */
</I>&gt;&gt;<i> +#define TEST_RX			(1 &lt;&lt; 7)
</I>&gt;&gt;<i> +#define TEST_TX1		(1 &lt;&lt; 6)
</I>&gt;&gt;<i> +#define TEST_TX2		(1 &lt;&lt; 5)
</I>&gt;&gt;<i> +#define TEST_LBACK		(1 &lt;&lt; 4)
</I>&gt;&gt;<i> +#define TEST_SILENT		(1 &lt;&lt; 3)
</I>&gt;&gt;<i> +#define TEST_BASIC		(1 &lt;&lt; 2)
</I>&gt;<i> 
</I>&gt;<i> You can use BIT(n) instead of (1 &lt;&lt; n).
</I>&gt;<i> 
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* status register */
</I>&gt;&gt;<i> +#define STATUS_BOFF		(1 &lt;&lt; 7)
</I>&gt;&gt;<i> +#define STATUS_EWARN		(1 &lt;&lt; 6)
</I>&gt;&gt;<i> +#define STATUS_EPASS		(1 &lt;&lt; 5)
</I>&gt;&gt;<i> +#define STATUS_RXOK		(1 &lt;&lt; 4)
</I>&gt;&gt;<i> +#define STATUS_TXOK		(1 &lt;&lt; 3)
</I>&gt;&gt;<i> +#define STATUS_LEC_MASK		0x07
</I>&gt;&gt;<i> +#define LEC_STUFF_ERROR		1
</I>&gt;&gt;<i> +#define LEC_FORM_ERROR		2
</I>&gt;&gt;<i> +#define LEC_ACK_ERROR		3
</I>&gt;&gt;<i> +#define LEC_BIT1_ERROR		4
</I>&gt;&gt;<i> +#define LEC_BIT0_ERROR		5
</I>&gt;&gt;<i> +#define LEC_CRC_ERROR		6
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* error counter register */
</I>&gt;&gt;<i> +#define ERR_COUNTER_TEC_MASK	0xff
</I>&gt;&gt;<i> +#define ERR_COUNTER_TEC_SHIFT	0x0
</I>&gt;<i> 
</I>&gt;<i> nitpick, I'd just use a pure decimal 0 :)
</I>&gt;<i> 
</I>&gt;&gt;<i> +#define ERR_COUNTER_REC_SHIFT	8
</I>&gt;&gt;<i> +#define ERR_COUNTER_REC_MASK	(0x7f &lt;&lt; ERR_COUNTER_REC_SHIFT)
</I>&gt;&gt;<i> +#define ERR_COUNTER_RP_SHIFT	15
</I>&gt;&gt;<i> +#define ERR_COUNTER_RP_MASK	(0x1 &lt;&lt; ERR_COUNTER_RP_SHIFT)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* bit-timing register */
</I>&gt;&gt;<i> +#define BTR_BRP_MASK		0x3f
</I>&gt;&gt;<i> +#define BTR_BRP_SHIFT		0
</I>&gt;&gt;<i> +#define BTR_SJW_SHIFT		6
</I>&gt;&gt;<i> +#define BTR_SJW_MASK		(0x3 &lt;&lt; BTR_SJW_SHIFT)
</I>&gt;&gt;<i> +#define BTR_TSEG1_SHIFT		8
</I>&gt;&gt;<i> +#define BTR_TSEG1_MASK		(0xf &lt;&lt; BTR_TSEG1_SHIFT)
</I>&gt;&gt;<i> +#define BTR_TSEG2_SHIFT		12
</I>&gt;&gt;<i> +#define BTR_TSEG2_MASK		(0x7 &lt;&lt; BTR_TSEG2_SHIFT)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* brp extension register */
</I>&gt;&gt;<i> +#define BRP_EXT_BRPE_MASK	0x0f
</I>&gt;&gt;<i> +#define BRP_EXT_BRPE_SHIFT	0
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* IFx command request */
</I>&gt;&gt;<i> +#define IF_COMR_BUSY		(1 &lt;&lt; 15)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* IFx command mask */
</I>&gt;&gt;<i> +#define IF_COMM_WR		(1 &lt;&lt; 7)
</I>&gt;&gt;<i> +#define IF_COMM_MASK		(1 &lt;&lt; 6)
</I>&gt;&gt;<i> +#define IF_COMM_ARB		(1 &lt;&lt; 5)
</I>&gt;&gt;<i> +#define IF_COMM_CONTROL		(1 &lt;&lt; 4)
</I>&gt;&gt;<i> +#define IF_COMM_CLR_INT_PND	(1 &lt;&lt; 3)
</I>&gt;&gt;<i> +#define IF_COMM_TXRQST		(1 &lt;&lt; 2)
</I>&gt;&gt;<i> +#define IF_COMM_DATAA		(1 &lt;&lt; 1)
</I>&gt;&gt;<i> +#define IF_COMM_DATAB		(1 &lt;&lt; 0)
</I>&gt;&gt;<i> +#define IF_COMM_ALL		(IF_COMM_MASK | IF_COMM_ARB | \
</I>&gt;&gt;<i> +				IF_COMM_CONTROL | IF_COMM_TXRQST | \
</I>&gt;&gt;<i> +				IF_COMM_DATAA | IF_COMM_DATAB)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* IFx arbitration */
</I>&gt;&gt;<i> +#define IF_ARB_MSGVAL		(1 &lt;&lt; 15)
</I>&gt;&gt;<i> +#define IF_ARB_MSGXTD		(1 &lt;&lt; 14)
</I>&gt;&gt;<i> +#define IF_ARB_TRANSMIT		(1 &lt;&lt; 13)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* IFx message control */
</I>&gt;&gt;<i> +#define IF_MCONT_NEWDAT		(1 &lt;&lt; 15)
</I>&gt;&gt;<i> +#define IF_MCONT_MSGLST		(1 &lt;&lt; 14)
</I>&gt;&gt;<i> +#define IF_MCONT_INTPND		(1 &lt;&lt; 13)
</I>&gt;&gt;<i> +#define IF_MCONT_UMASK		(1 &lt;&lt; 12)
</I>&gt;&gt;<i> +#define IF_MCONT_TXIE		(1 &lt;&lt; 11)
</I>&gt;&gt;<i> +#define IF_MCONT_RXIE		(1 &lt;&lt; 10)
</I>&gt;&gt;<i> +#define IF_MCONT_RMTEN		(1 &lt;&lt; 9)
</I>&gt;&gt;<i> +#define IF_MCONT_TXRQST		(1 &lt;&lt; 8)
</I>&gt;&gt;<i> +#define IF_MCONT_EOB		(1 &lt;&lt; 7)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * IFx register masks:
</I>&gt;&gt;<i> + * allow easy operation on 16-bit registers when the
</I>&gt;&gt;<i> + * argument is 32-bit instead
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +#define IFX_WRITE_LOW_16BIT(x)	(x &amp; 0xFFFF)
</I>&gt;&gt;<i> +#define IFX_WRITE_HIGH_16BIT(x)	((x &amp; 0xFFFF0000) &gt;&gt; 16)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* message object split */
</I>&gt;&gt;<i> +#define C_CAN_NO_OF_OBJECTS	31
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_RX_NUM	16
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_TX_NUM	16
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_RX_FIRST	0
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_RX_LAST	(C_CAN_MSG_OBJ_RX_FIRST + \
</I>&gt;&gt;<i> +				C_CAN_MSG_OBJ_RX_NUM - 1)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_TX_FIRST	(C_CAN_MSG_OBJ_RX_LAST + 1)
</I>&gt;&gt;<i> +#define C_CAN_MSG_OBJ_TX_LAST	(C_CAN_MSG_OBJ_TX_FIRST + \
</I>&gt;&gt;<i> +				C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;&gt;<i> +#define C_CAN_NEXT_MSG_OBJ_MASK	(C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;&gt;<i> +#define RECEIVE_OBJECT_BITS	0x0000ffff
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* status interrupt */
</I>&gt;&gt;<i> +#define STATUS_INTERRUPT	0x8000
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* napi related */
</I>&gt;&gt;<i> +#define C_CAN_NAPI_WEIGHT	C_CAN_MSG_OBJ_RX_NUM
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* c_can IF registers */
</I>&gt;&gt;<i> +struct c_can_if_regs {
</I>&gt;&gt;<i> +	u16 com_reg;
</I>&gt;&gt;<i> +	u16 com_mask;
</I>&gt;&gt;<i> +	u16 mask1;
</I>&gt;&gt;<i> +	u16 mask2;
</I>&gt;&gt;<i> +	u16 arb1;
</I>&gt;&gt;<i> +	u16 arb2;
</I>&gt;&gt;<i> +	u16 msg_cntrl;
</I>&gt;&gt;<i> +	u16 data_a1;
</I>&gt;&gt;<i> +	u16 data_a2;
</I>&gt;&gt;<i> +	u16 data_b1;
</I>&gt;&gt;<i> +	u16 data_b2;
</I>&gt;<i> 
</I>&gt;<i> The later code _mighy_ be easier to read if you define data as an array
</I>&gt;<i> of u16, but let's see...
</I>&gt;<i> 
</I>&gt;&gt;<i> +	u16 _reserved[13];
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* c_can hardware registers */
</I>&gt;&gt;<i> +struct c_can_regs {
</I>&gt;&gt;<i> +	u16 control;
</I>&gt;&gt;<i> +	u16 status;
</I>&gt;&gt;<i> +	u16 error_counter;
</I>&gt;&gt;<i> +	u16 btr;
</I>&gt;&gt;<i> +	u16 ir;
</I>&gt;&gt;<i> +	u16 test;
</I>&gt;&gt;<i> +	u16 brp_ext;
</I>&gt;&gt;<i> +	u16 _reserved1;
</I>&gt;&gt;<i> +	struct c_can_if_regs ifreg[2]; /* [0] = IF1 and [1] = IF2 */
</I>&gt;&gt;<i> +	u16 _reserved2[8];
</I>&gt;&gt;<i> +	u16 txrqst1;
</I>&gt;&gt;<i> +	u16 txrqst2;
</I>&gt;&gt;<i> +	u16 _reserved3[6];
</I>&gt;&gt;<i> +	u16 newdat1;
</I>&gt;&gt;<i> +	u16 newdat2;
</I>&gt;&gt;<i> +	u16 _reserved4[6];
</I>&gt;&gt;<i> +	u16 intpnd1;
</I>&gt;&gt;<i> +	u16 intpnd2;
</I>&gt;&gt;<i> +	u16 _reserved5[6];
</I>&gt;&gt;<i> +	u16 msgval1;
</I>&gt;&gt;<i> +	u16 msgval2;
</I>&gt;&gt;<i> +	u16 _reserved6[6];
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * c_can error types:
</I>&gt;&gt;<i> + * Bus errors (BUS_OFF, ERROR_WARNING, ERROR_PASSIVE) are supported
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +enum c_can_bus_error_types {
</I>&gt;&gt;<i> +	C_CAN_NO_ERROR = 0,
</I>&gt;&gt;<i> +	C_CAN_BUS_OFF,
</I>&gt;&gt;<i> +	C_CAN_ERROR_WARNING,
</I>&gt;&gt;<i> +	C_CAN_ERROR_PASSIVE
</I>&gt;<i>                            ^
</I>&gt;<i> please add a &quot;,&quot;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +enum c_can_interrupt_mode {
</I>&gt;&gt;<i> +	ENABLE_MODULE_INTERRUPT = 0,
</I>&gt;&gt;<i> +	DISABLE_MODULE_INTERRUPT,
</I>&gt;&gt;<i> +	ENABLE_ALL_INTERRUPTS,
</I>&gt;&gt;<i> +	DISABLE_ALL_INTERRUPTS
</I>&gt;<i> same here
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* c_can private data structure */
</I>&gt;&gt;<i> +struct c_can_priv {
</I>&gt;&gt;<i> +	struct can_priv can;	/* must be the first member */
</I>&gt;&gt;<i> +	struct napi_struct napi;
</I>&gt;&gt;<i> +	struct net_device *dev;
</I>&gt;&gt;<i> +	int tx_object;
</I>&gt;&gt;<i> +	int current_status;
</I>&gt;&gt;<i> +	int last_status;
</I>&gt;&gt;<i> +	u16 (*read_reg) (struct c_can_priv *priv, void *reg);
</I>&gt;&gt;<i> +	void (*write_reg) (struct c_can_priv *priv, void *reg, u16 val);
</I>&gt;&gt;<i> +	struct c_can_regs __iomem *reg_base;
</I>&gt;&gt;<i> +	unsigned long irq_flags; /* for request_irq() */
</I>&gt;&gt;<i> +	unsigned int tx_next;
</I>&gt;&gt;<i> +	unsigned int tx_echo;
</I>&gt;&gt;<i> +	struct clk *clk;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct can_bittiming_const c_can_bittiming_const = {
</I>&gt;&gt;<i> +	.name = DRV_NAME,
</I>&gt;<i> 
</I>&gt;<i> use KBUILD_MODNAME here
</I>&gt;&gt;<i> +	.tseg1_min = 2,		/* Time segment 1 = prop_seg + phase_seg1 */
</I>&gt;&gt;<i> +	.tseg1_max = 16,
</I>&gt;&gt;<i> +	.tseg2_min = 1,		/* Time segment 2 = phase_seg2 */
</I>&gt;&gt;<i> +	.tseg2_max = 8,
</I>&gt;&gt;<i> +	.sjw_max = 4,
</I>&gt;&gt;<i> +	.brp_min = 1,
</I>&gt;&gt;<i> +	.brp_max = 1024,	/* 6-bit BRP field + 4-bit BRPE field*/
</I>&gt;&gt;<i> +	.brp_inc = 1,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int get_tx_next_msg_obj(const struct c_can_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return (priv-&gt;tx_next &amp; C_CAN_NEXT_MSG_OBJ_MASK) +
</I>&gt;&gt;<i> +			C_CAN_MSG_OBJ_TX_FIRST;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int get_tx_echo_msg_obj(const struct c_can_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return (priv-&gt;tx_echo &amp; C_CAN_NEXT_MSG_OBJ_MASK) +
</I>&gt;&gt;<i> +			C_CAN_MSG_OBJ_TX_FIRST;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* 16-bit c_can registers can be arranged differently in the memory
</I>&gt;&gt;<i> + * architecture of different implementations. For example: 16-bit
</I>&gt;&gt;<i> + * registers can be aligned to a 16-bit boundary or 32-bit boundary etc.
</I>&gt;&gt;<i> + * Handle the same by providing a common read/write interface.
</I>&gt;&gt;<i> + */
</I>&gt;<i> 
</I>&gt;<i> /*
</I>&gt;<i>  * this is the preferred multi-line comment style,
</I>&gt;<i>  * please adjust
</I>&gt;<i>  */
</I>&gt;&gt;<i> +static u16 c_can_read_reg_aligned_to_16bit(void *reg)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return readw(reg);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void c_can_write_reg_aligned_to_16bit(void *reg, u16 val)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	writew(val, reg);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static u16 c_can_read_reg_aligned_to_32bit(struct c_can_priv *priv, void *reg)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return readw(reg + (u32)reg - (u32)priv-&gt;reg_base);
</I>&gt;<i> 
</I>&gt;<i> as Wolfgang said not 64 bit safe.....what about casting the reg_base to
</I>&gt;<i> void __iomem *?
</I>
You will get.

error: invalid operands to binary + (have &#8216;void *&#8217; and &#8216;void *&#8217;)

&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void c_can_write_reg_aligned_to_32bit(struct c_can_priv *priv,
</I>&gt;&gt;<i> +					void *reg, u16 val)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	writew(val, reg + (u32)reg - (u32)priv-&gt;reg_base);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static u32 c_can_read_reg32(struct c_can_priv *priv, void *reg)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	u32 val = priv-&gt;read_reg(priv, reg);
</I>&gt;&gt;<i> +	val |= ((u32) priv-&gt;read_reg(priv, reg + 2)) &lt;&lt; 16;
</I>&gt;&gt;<i> +	return val;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int c_can_configure_interrupts(struct c_can_priv *priv,
</I>&gt;&gt;<i> +					enum c_can_interrupt_mode intr_mode)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	unsigned int cntrl_save = priv-&gt;read_reg(priv,
</I>&gt;&gt;<i> +						&amp;priv-&gt;reg_base-&gt;control);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	switch (intr_mode) {
</I>&gt;&gt;<i> +	case ENABLE_MODULE_INTERRUPT:
</I>&gt;&gt;<i> +		cntrl_save |= CONTROL_IE;
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	case DISABLE_MODULE_INTERRUPT:
</I>&gt;&gt;<i> +		cntrl_save &amp;= ~CONTROL_IE;
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	case ENABLE_ALL_INTERRUPTS:
</I>&gt;&gt;<i> +		cntrl_save |= (CONTROL_SIE | CONTROL_EIE | CONTROL_IE);
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	case DISABLE_ALL_INTERRUPTS:
</I>&gt;&gt;<i> +		cntrl_save &amp;= ~(CONTROL_EIE | CONTROL_IE | CONTROL_SIE);
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	default:
</I>&gt;&gt;<i> +		return -EOPNOTSUPP;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;control, cntrl_save);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int c_can_object_get(struct net_device *dev,
</I>&gt;&gt;<i> +					int iface, int objno, int mask)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	int timeout = (6 / priv-&gt;can.clock.freq);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_mask,
</I>&gt;&gt;<i> +			IFX_WRITE_LOW_16BIT(mask));
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg,
</I>&gt;&gt;<i> +			IFX_WRITE_LOW_16BIT(objno + 1));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* as per specs, after writting the message object number in the
</I>&gt;&gt;<i> +	 * IF command request register the transfer b/w interface
</I>&gt;&gt;<i> +	 * register and message RAM must be complete in 6 CAN-CLK
</I>&gt;&gt;<i> +	 * period. The delay accounts for the same
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	udelay(timeout);
</I>&gt;&gt;<i> +	if ((priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg)) &amp;
</I>&gt;&gt;<i> +			IF_COMR_BUSY) {
</I>&gt;&gt;<i> +		dev_info(dev-&gt;dev.parent, &quot;timed out in object get\n&quot;);
</I>&gt;&gt;<i> +		return -ETIMEDOUT;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int c_can_object_put(struct net_device *dev,
</I>&gt;&gt;<i> +					int iface, int objno, int mask)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	int timeout = (6 / priv-&gt;can.clock.freq);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_mask,
</I>&gt;&gt;<i> +			(IF_COMM_WR | IFX_WRITE_LOW_16BIT(mask)));
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg,
</I>&gt;&gt;<i> +			IFX_WRITE_LOW_16BIT(objno + 1));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* as per specs, after writting the message object number in the
</I>&gt;&gt;<i> +	 * IF command request register the transfer b/w interface
</I>&gt;&gt;<i> +	 * register and message RAM must be complete in 6 CAN-CLK
</I>&gt;&gt;<i> +	 * period. The delay accounts for the same
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	udelay(timeout);
</I>&gt;&gt;<i> +	if ((priv-&gt;read_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].com_reg)) &amp;
</I>&gt;&gt;<i> +			IF_COMR_BUSY) {
</I>&gt;&gt;<i> +		dev_info(dev-&gt;dev.parent, &quot;timed out in object put\n&quot;);
</I>&gt;&gt;<i> +		return -ETIMEDOUT;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +int c_can_write_msg_object(struct net_device *dev,
</I>&gt;&gt;<i> +			int iface, struct can_frame *frame, int objno)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	u16 flags = 0;
</I>&gt;&gt;<i> +	unsigned int id;
</I>&gt;&gt;<i> +	struct c_can_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (frame-&gt;can_id &amp; CAN_EFF_FLAG) {
</I>&gt;&gt;<i> +		id = frame-&gt;can_id &amp; CAN_EFF_MASK;
</I>&gt;&gt;<i> +		flags |= IF_ARB_MSGXTD;
</I>&gt;&gt;<i> +	} else
</I>&gt;&gt;<i> +		id = ((frame-&gt;can_id &amp; CAN_SFF_MASK) &lt;&lt; 18);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (!(frame-&gt;can_id &amp; CAN_RTR_FLAG))
</I>&gt;&gt;<i> +		flags |= IF_ARB_TRANSMIT;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flags |= IF_ARB_MSGVAL;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb1,
</I>&gt;&gt;<i> +				IFX_WRITE_LOW_16BIT(id));
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].arb2, flags |
</I>&gt;&gt;<i> +				IFX_WRITE_HIGH_16BIT(id));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a1,
</I>&gt;&gt;<i> +			(*(u16 *)(frame-&gt;data)));
</I>&gt;&gt;<i> +	priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_a2,
</I>&gt;&gt;<i> +			(*(u32 *)(frame-&gt;data)) &gt;&gt; 16);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (frame-&gt;can_dlc &gt; 4) {
</I>&gt;&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b1,
</I>&gt;&gt;<i> +			(*(u16 *)(frame-&gt;data + 4)));
</I>&gt;&gt;<i> +		priv-&gt;write_reg(priv, &amp;priv-&gt;reg_base-&gt;ifreg[iface].data_b2,
</I>&gt;&gt;<i> +			(*(u32 *)(frame-&gt;data + 4)) &gt;&gt; 16);
</I>&gt;&gt;<i> +	} else
</I>&gt;&gt;<i> +		*(u32 *)(frame-&gt;data + 4) = 0;
</I>&gt;<i> 
</I>&gt;<i> look at the pch can driver, it uses an array for ifreg-&gt;data and is
</I>&gt;<i> endianess safe.
</I>
Marc, you did review the pch_can driver. Do you think as well that the
CAN core used for the PCH is C_CAN?

Wolfgang.


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005233.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN	controller
</A></li>
	<LI>Next message: <A HREF="005236.html">[PATCH net-next-2.6 v2 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5234">[ date ]</a>
              <a href="thread.html#5234">[ thread ]</a>
              <a href="subject.html#5234">[ subject ]</a>
              <a href="author.html#5234">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
