
module delay(aclr,datain_h,datain_l,outclock,dataout);

  input  aclr;
  input  datain_h;
  input  datain_l;
  input  outclock;
  output dataout;


endmodule

