#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1702970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1702b00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16f42d0 .functor NOT 1, L_0x175c7d0, C4<0>, C4<0>, C4<0>;
L_0x175c5b0 .functor XOR 2, L_0x175c450, L_0x175c510, C4<00>, C4<00>;
L_0x175c6c0 .functor XOR 2, L_0x175c5b0, L_0x175c620, C4<00>, C4<00>;
v0x1754eb0_0 .net *"_ivl_10", 1 0, L_0x175c620;  1 drivers
v0x1754fb0_0 .net *"_ivl_12", 1 0, L_0x175c6c0;  1 drivers
v0x1755090_0 .net *"_ivl_2", 1 0, L_0x17581d0;  1 drivers
v0x1755150_0 .net *"_ivl_4", 1 0, L_0x175c450;  1 drivers
v0x1755230_0 .net *"_ivl_6", 1 0, L_0x175c510;  1 drivers
v0x1755360_0 .net *"_ivl_8", 1 0, L_0x175c5b0;  1 drivers
v0x1755440_0 .net "a", 0 0, v0x1750190_0;  1 drivers
v0x17554e0_0 .net "b", 0 0, v0x1750230_0;  1 drivers
v0x1755580_0 .net "c", 0 0, v0x17502d0_0;  1 drivers
v0x1755620_0 .var "clk", 0 0;
v0x17556c0_0 .net "d", 0 0, v0x1750410_0;  1 drivers
v0x1755760_0 .net "out_pos_dut", 0 0, L_0x175c2f0;  1 drivers
v0x1755800_0 .net "out_pos_ref", 0 0, L_0x1756d30;  1 drivers
v0x17558a0_0 .net "out_sop_dut", 0 0, L_0x1759780;  1 drivers
v0x1755940_0 .net "out_sop_ref", 0 0, L_0x172a940;  1 drivers
v0x17559e0_0 .var/2u "stats1", 223 0;
v0x1755a80_0 .var/2u "strobe", 0 0;
v0x1755b20_0 .net "tb_match", 0 0, L_0x175c7d0;  1 drivers
v0x1755bf0_0 .net "tb_mismatch", 0 0, L_0x16f42d0;  1 drivers
v0x1755c90_0 .net "wavedrom_enable", 0 0, v0x17506e0_0;  1 drivers
v0x1755d60_0 .net "wavedrom_title", 511 0, v0x1750780_0;  1 drivers
L_0x17581d0 .concat [ 1 1 0 0], L_0x1756d30, L_0x172a940;
L_0x175c450 .concat [ 1 1 0 0], L_0x1756d30, L_0x172a940;
L_0x175c510 .concat [ 1 1 0 0], L_0x175c2f0, L_0x1759780;
L_0x175c620 .concat [ 1 1 0 0], L_0x1756d30, L_0x172a940;
L_0x175c7d0 .cmp/eeq 2, L_0x17581d0, L_0x175c6c0;
S_0x1702c90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1702b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16f46b0 .functor AND 1, v0x17502d0_0, v0x1750410_0, C4<1>, C4<1>;
L_0x16f4a90 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x16f4e70 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x16f50f0 .functor AND 1, L_0x16f4a90, L_0x16f4e70, C4<1>, C4<1>;
L_0x170d500 .functor AND 1, L_0x16f50f0, v0x17502d0_0, C4<1>, C4<1>;
L_0x172a940 .functor OR 1, L_0x16f46b0, L_0x170d500, C4<0>, C4<0>;
L_0x17561b0 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1756220 .functor OR 1, L_0x17561b0, v0x1750410_0, C4<0>, C4<0>;
L_0x1756330 .functor AND 1, v0x17502d0_0, L_0x1756220, C4<1>, C4<1>;
L_0x17563f0 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x17564c0 .functor OR 1, L_0x17563f0, v0x1750230_0, C4<0>, C4<0>;
L_0x1756530 .functor AND 1, L_0x1756330, L_0x17564c0, C4<1>, C4<1>;
L_0x17566b0 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1756720 .functor OR 1, L_0x17566b0, v0x1750410_0, C4<0>, C4<0>;
L_0x1756640 .functor AND 1, v0x17502d0_0, L_0x1756720, C4<1>, C4<1>;
L_0x17568b0 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x17569b0 .functor OR 1, L_0x17568b0, v0x1750410_0, C4<0>, C4<0>;
L_0x1756a70 .functor AND 1, L_0x1756640, L_0x17569b0, C4<1>, C4<1>;
L_0x1756c20 .functor XNOR 1, L_0x1756530, L_0x1756a70, C4<0>, C4<0>;
v0x16f3c00_0 .net *"_ivl_0", 0 0, L_0x16f46b0;  1 drivers
v0x16f4000_0 .net *"_ivl_12", 0 0, L_0x17561b0;  1 drivers
v0x16f43e0_0 .net *"_ivl_14", 0 0, L_0x1756220;  1 drivers
v0x16f47c0_0 .net *"_ivl_16", 0 0, L_0x1756330;  1 drivers
v0x16f4ba0_0 .net *"_ivl_18", 0 0, L_0x17563f0;  1 drivers
v0x16f4f80_0 .net *"_ivl_2", 0 0, L_0x16f4a90;  1 drivers
v0x16f5200_0 .net *"_ivl_20", 0 0, L_0x17564c0;  1 drivers
v0x174e700_0 .net *"_ivl_24", 0 0, L_0x17566b0;  1 drivers
v0x174e7e0_0 .net *"_ivl_26", 0 0, L_0x1756720;  1 drivers
v0x174e8c0_0 .net *"_ivl_28", 0 0, L_0x1756640;  1 drivers
v0x174e9a0_0 .net *"_ivl_30", 0 0, L_0x17568b0;  1 drivers
v0x174ea80_0 .net *"_ivl_32", 0 0, L_0x17569b0;  1 drivers
v0x174eb60_0 .net *"_ivl_36", 0 0, L_0x1756c20;  1 drivers
L_0x7ff0c0906018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x174ec20_0 .net *"_ivl_38", 0 0, L_0x7ff0c0906018;  1 drivers
v0x174ed00_0 .net *"_ivl_4", 0 0, L_0x16f4e70;  1 drivers
v0x174ede0_0 .net *"_ivl_6", 0 0, L_0x16f50f0;  1 drivers
v0x174eec0_0 .net *"_ivl_8", 0 0, L_0x170d500;  1 drivers
v0x174efa0_0 .net "a", 0 0, v0x1750190_0;  alias, 1 drivers
v0x174f060_0 .net "b", 0 0, v0x1750230_0;  alias, 1 drivers
v0x174f120_0 .net "c", 0 0, v0x17502d0_0;  alias, 1 drivers
v0x174f1e0_0 .net "d", 0 0, v0x1750410_0;  alias, 1 drivers
v0x174f2a0_0 .net "out_pos", 0 0, L_0x1756d30;  alias, 1 drivers
v0x174f360_0 .net "out_sop", 0 0, L_0x172a940;  alias, 1 drivers
v0x174f420_0 .net "pos0", 0 0, L_0x1756530;  1 drivers
v0x174f4e0_0 .net "pos1", 0 0, L_0x1756a70;  1 drivers
L_0x1756d30 .functor MUXZ 1, L_0x7ff0c0906018, L_0x1756530, L_0x1756c20, C4<>;
S_0x174f660 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1702b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1750190_0 .var "a", 0 0;
v0x1750230_0 .var "b", 0 0;
v0x17502d0_0 .var "c", 0 0;
v0x1750370_0 .net "clk", 0 0, v0x1755620_0;  1 drivers
v0x1750410_0 .var "d", 0 0;
v0x1750500_0 .var/2u "fail", 0 0;
v0x17505a0_0 .var/2u "fail1", 0 0;
v0x1750640_0 .net "tb_match", 0 0, L_0x175c7d0;  alias, 1 drivers
v0x17506e0_0 .var "wavedrom_enable", 0 0;
v0x1750780_0 .var "wavedrom_title", 511 0;
E_0x17012e0/0 .event negedge, v0x1750370_0;
E_0x17012e0/1 .event posedge, v0x1750370_0;
E_0x17012e0 .event/or E_0x17012e0/0, E_0x17012e0/1;
S_0x174f990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x174f660;
 .timescale -12 -12;
v0x174fbd0_0 .var/2s "i", 31 0;
E_0x1701180 .event posedge, v0x1750370_0;
S_0x174fcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x174f660;
 .timescale -12 -12;
v0x174fed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x174ffb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x174f660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1750960 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1702b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1756ee0 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1757080 .functor AND 1, v0x1750190_0, L_0x1756ee0, C4<1>, C4<1>;
L_0x1757160 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x17572e0 .functor AND 1, L_0x1757080, L_0x1757160, C4<1>, C4<1>;
L_0x1757420 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x17575a0 .functor AND 1, L_0x17572e0, L_0x1757420, C4<1>, C4<1>;
L_0x17576f0 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x1757870 .functor AND 1, L_0x17576f0, v0x1750230_0, C4<1>, C4<1>;
L_0x1757980 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x17579f0 .functor AND 1, L_0x1757870, L_0x1757980, C4<1>, C4<1>;
L_0x1757b60 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x1757bd0 .functor AND 1, L_0x17579f0, L_0x1757b60, C4<1>, C4<1>;
L_0x1757d00 .functor OR 1, L_0x17575a0, L_0x1757bd0, C4<0>, C4<0>;
L_0x1757e10 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x1757c90 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1757f00 .functor AND 1, L_0x1757e10, L_0x1757c90, C4<1>, C4<1>;
L_0x17580a0 .functor AND 1, L_0x1757f00, v0x17502d0_0, C4<1>, C4<1>;
L_0x1758160 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x1758270 .functor AND 1, L_0x17580a0, L_0x1758160, C4<1>, C4<1>;
L_0x1758380 .functor OR 1, L_0x1757d00, L_0x1758270, C4<0>, C4<0>;
L_0x1758540 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x17585b0 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x17586e0 .functor AND 1, L_0x1758540, L_0x17585b0, C4<1>, C4<1>;
L_0x17587f0 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x1758930 .functor AND 1, L_0x17586e0, L_0x17587f0, C4<1>, C4<1>;
L_0x1758a40 .functor AND 1, L_0x1758930, v0x1750410_0, C4<1>, C4<1>;
L_0x1758be0 .functor OR 1, L_0x1758380, L_0x1758a40, C4<0>, C4<0>;
L_0x1758cf0 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x1758e50 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1758ec0 .functor AND 1, L_0x1758cf0, L_0x1758e50, C4<1>, C4<1>;
L_0x17590d0 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x1759140 .functor AND 1, L_0x1758ec0, L_0x17590d0, C4<1>, C4<1>;
L_0x1759360 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x17593d0 .functor AND 1, L_0x1759140, L_0x1759360, C4<1>, C4<1>;
L_0x1759600 .functor OR 1, L_0x1758be0, L_0x17593d0, C4<0>, C4<0>;
L_0x1759710 .functor AND 1, v0x1750190_0, v0x1750230_0, C4<1>, C4<1>;
L_0x17598b0 .functor AND 1, L_0x1759710, v0x17502d0_0, C4<1>, C4<1>;
L_0x1759970 .functor AND 1, L_0x17598b0, v0x1750410_0, C4<1>, C4<1>;
L_0x1759780 .functor OR 1, L_0x1759600, L_0x1759970, C4<0>, C4<0>;
L_0x1759bc0 .functor NOT 1, v0x1750190_0, C4<0>, C4<0>, C4<0>;
L_0x1759d80 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x1759df0 .functor OR 1, L_0x1759bc0, L_0x1759d80, C4<0>, C4<0>;
L_0x175a060 .functor OR 1, L_0x1759df0, v0x17502d0_0, C4<0>, C4<0>;
L_0x175a120 .functor OR 1, L_0x175a060, v0x1750410_0, C4<0>, C4<0>;
L_0x175a350 .functor NOT 1, v0x1750230_0, C4<0>, C4<0>, C4<0>;
L_0x175a3c0 .functor OR 1, v0x1750190_0, L_0x175a350, C4<0>, C4<0>;
L_0x175a600 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x175a670 .functor OR 1, L_0x175a3c0, L_0x175a600, C4<0>, C4<0>;
L_0x175a910 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x175a980 .functor OR 1, L_0x175a670, L_0x175a910, C4<0>, C4<0>;
L_0x175ac30 .functor AND 1, L_0x175a120, L_0x175a980, C4<1>, C4<1>;
L_0x175ad40 .functor OR 1, v0x1750190_0, v0x1750230_0, C4<0>, C4<0>;
L_0x175af60 .functor NOT 1, v0x17502d0_0, C4<0>, C4<0>, C4<0>;
L_0x175b1e0 .functor OR 1, L_0x175ad40, L_0x175af60, C4<0>, C4<0>;
L_0x175b4b0 .functor NOT 1, v0x1750410_0, C4<0>, C4<0>, C4<0>;
L_0x175b730 .functor OR 1, L_0x175b1e0, L_0x175b4b0, C4<0>, C4<0>;
L_0x175ba10 .functor AND 1, L_0x175ac30, L_0x175b730, C4<1>, C4<1>;
L_0x175bb20 .functor OR 1, v0x1750190_0, v0x1750230_0, C4<0>, C4<0>;
L_0x175bf80 .functor OR 1, L_0x175bb20, v0x17502d0_0, C4<0>, C4<0>;
L_0x175c040 .functor OR 1, L_0x175bf80, v0x1750410_0, C4<0>, C4<0>;
L_0x175c2f0 .functor AND 1, L_0x175ba10, L_0x175c040, C4<1>, C4<1>;
v0x1750b20_0 .net *"_ivl_0", 0 0, L_0x1756ee0;  1 drivers
v0x1750c00_0 .net *"_ivl_10", 0 0, L_0x17575a0;  1 drivers
v0x1750ce0_0 .net *"_ivl_100", 0 0, L_0x175ac30;  1 drivers
v0x1750dd0_0 .net *"_ivl_102", 0 0, L_0x175ad40;  1 drivers
v0x1750eb0_0 .net *"_ivl_104", 0 0, L_0x175af60;  1 drivers
v0x1750fe0_0 .net *"_ivl_106", 0 0, L_0x175b1e0;  1 drivers
v0x17510c0_0 .net *"_ivl_108", 0 0, L_0x175b4b0;  1 drivers
v0x17511a0_0 .net *"_ivl_110", 0 0, L_0x175b730;  1 drivers
v0x1751280_0 .net *"_ivl_112", 0 0, L_0x175ba10;  1 drivers
v0x17513f0_0 .net *"_ivl_114", 0 0, L_0x175bb20;  1 drivers
v0x17514d0_0 .net *"_ivl_116", 0 0, L_0x175bf80;  1 drivers
v0x17515b0_0 .net *"_ivl_118", 0 0, L_0x175c040;  1 drivers
v0x1751690_0 .net *"_ivl_12", 0 0, L_0x17576f0;  1 drivers
v0x1751770_0 .net *"_ivl_14", 0 0, L_0x1757870;  1 drivers
v0x1751850_0 .net *"_ivl_16", 0 0, L_0x1757980;  1 drivers
v0x1751930_0 .net *"_ivl_18", 0 0, L_0x17579f0;  1 drivers
v0x1751a10_0 .net *"_ivl_2", 0 0, L_0x1757080;  1 drivers
v0x1751c00_0 .net *"_ivl_20", 0 0, L_0x1757b60;  1 drivers
v0x1751ce0_0 .net *"_ivl_22", 0 0, L_0x1757bd0;  1 drivers
v0x1751dc0_0 .net *"_ivl_24", 0 0, L_0x1757d00;  1 drivers
v0x1751ea0_0 .net *"_ivl_26", 0 0, L_0x1757e10;  1 drivers
v0x1751f80_0 .net *"_ivl_28", 0 0, L_0x1757c90;  1 drivers
v0x1752060_0 .net *"_ivl_30", 0 0, L_0x1757f00;  1 drivers
v0x1752140_0 .net *"_ivl_32", 0 0, L_0x17580a0;  1 drivers
v0x1752220_0 .net *"_ivl_34", 0 0, L_0x1758160;  1 drivers
v0x1752300_0 .net *"_ivl_36", 0 0, L_0x1758270;  1 drivers
v0x17523e0_0 .net *"_ivl_38", 0 0, L_0x1758380;  1 drivers
v0x17524c0_0 .net *"_ivl_4", 0 0, L_0x1757160;  1 drivers
v0x17525a0_0 .net *"_ivl_40", 0 0, L_0x1758540;  1 drivers
v0x1752680_0 .net *"_ivl_42", 0 0, L_0x17585b0;  1 drivers
v0x1752760_0 .net *"_ivl_44", 0 0, L_0x17586e0;  1 drivers
v0x1752840_0 .net *"_ivl_46", 0 0, L_0x17587f0;  1 drivers
v0x1752920_0 .net *"_ivl_48", 0 0, L_0x1758930;  1 drivers
v0x1752c10_0 .net *"_ivl_50", 0 0, L_0x1758a40;  1 drivers
v0x1752cf0_0 .net *"_ivl_52", 0 0, L_0x1758be0;  1 drivers
v0x1752dd0_0 .net *"_ivl_54", 0 0, L_0x1758cf0;  1 drivers
v0x1752eb0_0 .net *"_ivl_56", 0 0, L_0x1758e50;  1 drivers
v0x1752f90_0 .net *"_ivl_58", 0 0, L_0x1758ec0;  1 drivers
v0x1753070_0 .net *"_ivl_6", 0 0, L_0x17572e0;  1 drivers
v0x1753150_0 .net *"_ivl_60", 0 0, L_0x17590d0;  1 drivers
v0x1753230_0 .net *"_ivl_62", 0 0, L_0x1759140;  1 drivers
v0x1753310_0 .net *"_ivl_64", 0 0, L_0x1759360;  1 drivers
v0x17533f0_0 .net *"_ivl_66", 0 0, L_0x17593d0;  1 drivers
v0x17534d0_0 .net *"_ivl_68", 0 0, L_0x1759600;  1 drivers
v0x17535b0_0 .net *"_ivl_70", 0 0, L_0x1759710;  1 drivers
v0x1753690_0 .net *"_ivl_72", 0 0, L_0x17598b0;  1 drivers
v0x1753770_0 .net *"_ivl_74", 0 0, L_0x1759970;  1 drivers
v0x1753850_0 .net *"_ivl_78", 0 0, L_0x1759bc0;  1 drivers
v0x1753930_0 .net *"_ivl_8", 0 0, L_0x1757420;  1 drivers
v0x1753a10_0 .net *"_ivl_80", 0 0, L_0x1759d80;  1 drivers
v0x1753af0_0 .net *"_ivl_82", 0 0, L_0x1759df0;  1 drivers
v0x1753bd0_0 .net *"_ivl_84", 0 0, L_0x175a060;  1 drivers
v0x1753cb0_0 .net *"_ivl_86", 0 0, L_0x175a120;  1 drivers
v0x1753d90_0 .net *"_ivl_88", 0 0, L_0x175a350;  1 drivers
v0x1753e70_0 .net *"_ivl_90", 0 0, L_0x175a3c0;  1 drivers
v0x1753f50_0 .net *"_ivl_92", 0 0, L_0x175a600;  1 drivers
v0x1754030_0 .net *"_ivl_94", 0 0, L_0x175a670;  1 drivers
v0x1754110_0 .net *"_ivl_96", 0 0, L_0x175a910;  1 drivers
v0x17541f0_0 .net *"_ivl_98", 0 0, L_0x175a980;  1 drivers
v0x17542d0_0 .net "a", 0 0, v0x1750190_0;  alias, 1 drivers
v0x1754370_0 .net "b", 0 0, v0x1750230_0;  alias, 1 drivers
v0x1754460_0 .net "c", 0 0, v0x17502d0_0;  alias, 1 drivers
v0x1754550_0 .net "d", 0 0, v0x1750410_0;  alias, 1 drivers
v0x1754640_0 .net "out_pos", 0 0, L_0x175c2f0;  alias, 1 drivers
v0x1754700_0 .net "out_sop", 0 0, L_0x1759780;  alias, 1 drivers
S_0x1754c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1702b00;
 .timescale -12 -12;
E_0x16e99f0 .event anyedge, v0x1755a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1755a80_0;
    %nor/r;
    %assign/vec4 v0x1755a80_0, 0;
    %wait E_0x16e99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x174f660;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1750500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17505a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x174f660;
T_4 ;
    %wait E_0x17012e0;
    %load/vec4 v0x1750640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1750500_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x174f660;
T_5 ;
    %wait E_0x1701180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %wait E_0x1701180;
    %load/vec4 v0x1750500_0;
    %store/vec4 v0x17505a0_0, 0, 1;
    %fork t_1, S_0x174f990;
    %jmp t_0;
    .scope S_0x174f990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x174fbd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x174fbd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1701180;
    %load/vec4 v0x174fbd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174fbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x174fbd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x174f660;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17012e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1750410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17502d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1750230_0, 0;
    %assign/vec4 v0x1750190_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1750500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17505a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1702b00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755a80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1702b00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1755620_0;
    %inv;
    %store/vec4 v0x1755620_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1702b00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1750370_0, v0x1755bf0_0, v0x1755440_0, v0x17554e0_0, v0x1755580_0, v0x17556c0_0, v0x1755940_0, v0x17558a0_0, v0x1755800_0, v0x1755760_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1702b00;
T_9 ;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1702b00;
T_10 ;
    %wait E_0x17012e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17559e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
    %load/vec4 v0x1755b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17559e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1755940_0;
    %load/vec4 v0x1755940_0;
    %load/vec4 v0x17558a0_0;
    %xor;
    %load/vec4 v0x1755940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1755800_0;
    %load/vec4 v0x1755800_0;
    %load/vec4 v0x1755760_0;
    %xor;
    %load/vec4 v0x1755800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17559e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17559e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response10/top_module.sv";
