
---------- Begin Simulation Statistics ----------
final_tick                               1958372292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702236                       # Number of bytes of host memory used
host_op_rate                                    82338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28692.50                       # Real time elapsed on the host
host_tick_rate                               68253813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354883210                       # Number of instructions simulated
sim_ops                                    2362492122                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.958372                       # Number of seconds simulated
sim_ticks                                1958372292500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.839653                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297429020                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338604501                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26802304                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463146988                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40133635                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40726181                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          592546                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589520856                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958496                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801863                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17396218                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555030199                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60474805                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97537428                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224806408                       # Number of instructions committed
system.cpu0.commit.committedOps            2228613566                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3626661909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614508                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2557118296     70.51%     70.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    633061063     17.46%     87.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    151243057      4.17%     92.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146687882      4.04%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45661942      1.26%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15912514      0.44%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8522485      0.23%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7979865      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60474805      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3626661909                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164625                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150913966                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691548254                       # Number of loads committed
system.cpu0.commit.membars                    7608894                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608900      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238768271     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695350109     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264766754     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228613566                       # Class of committed instruction
system.cpu0.commit.refs                     960116891                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224806408                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228613566                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.756935                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.756935                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            687038583                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9419113                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294351199                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2364576821                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1323103056                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1613805293                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17412176                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23812489                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10958681                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  589520856                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                401292770                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2330479724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10788669                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2407475111                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53636538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150817                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1295019676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337562655                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.615905                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3652317789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915327                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1965902764     53.83%     53.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1241914492     34.00%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231735477      6.34%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168696241      4.62%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33072389      0.91%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6074060      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1114935      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807008      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3652317789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      256522126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17629621                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567250212                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.591632                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010642289                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278224277                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              568541513                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729970510                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810829                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9875770                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280324689                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2326101618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732418012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10278697                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2312596307                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3888656                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8163985                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17412176                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16250164                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       247587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37141882                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       167587                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16157                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9036783                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38422256                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11756052                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16157                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1998444                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15631177                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1043033948                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296188872                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840566                       # average fanout of values written-back
system.cpu0.iew.wb_producers                876739004                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.587435                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296360128                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2828346071                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1467504580                       # number of integer regfile writes
system.cpu0.ipc                              0.569173                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.569173                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611774      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278284597     55.03%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649960      0.80%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802430      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739567039     31.84%     88.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274959153     11.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2322875004                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4711962                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002029                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 763547     16.20%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3375270     71.63%     87.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               573115     12.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2319975137                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8303091288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296188821                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2423604272                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2314681670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2322875004                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419948                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       97488049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           311635                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30485630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3652317789                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859016                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2036175626     55.75%     55.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1087736285     29.78%     85.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          377776387     10.34%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130209764      3.57%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16510079      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1594277      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1581880      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             414256      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             319235      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3652317789                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.594262                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35435780                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7708543                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729970510                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280324689                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3908839915                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7905050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612374119                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421330443                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25514422                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1342679848                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19258787                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                75167                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2881943584                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2353447416                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1511212133                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1603097405                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31329658                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17412176                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76523314                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                89881686                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2881943540                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230927                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8853                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53342359                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8834                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5892300905                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4678006692                       # The number of ROB writes
system.cpu0.timesIdled                       40368345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.488132                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17690735                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18922974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1775131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31905297                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            922451                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933855                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11404                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35134308                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47729                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801572                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1374231                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519076                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2922004                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13372725                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076802                       # Number of instructions committed
system.cpu1.commit.committedOps             133878556                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    682037850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.864822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    625833102     91.76%     91.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27971532      4.10%     95.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9534224      1.40%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8891911      1.30%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2081908      0.31%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       848214      0.12%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3466576      0.51%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       488379      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2922004      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    682037850                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457341                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282678                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891720                       # Number of loads committed
system.cpu1.commit.membars                    7603272                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603272      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457855     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693292     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123993      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878556                       # Class of committed instruction
system.cpu1.commit.refs                      48817297                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076802                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878556                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.280012                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.280012                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            601151730                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417349                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16987656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152909400                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22494071                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51679207                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375554                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1176841                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7960038                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35134308                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22980716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657960014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350247                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154454486                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3552908                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051156                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24924131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18613186                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224888                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         684660600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.231146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.672442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               589000847     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55594050      8.12%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24073241      3.52%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11218162      1.64%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3533788      0.52%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717648      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522388      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     464      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           684660600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2146508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1480065                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31356289                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208599                       # Inst execution rate
system.cpu1.iew.exec_refs                    51924236                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12357415                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514542787                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39997049                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802236                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1459970                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12762836                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147237598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39566821                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1283101                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143267546                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3601128                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4271462                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375554                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12408871                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60879                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1123736                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        42229                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1556                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4274                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3105329                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       837259                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1556                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       502835                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        977230                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82562742                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142151952                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840020                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69354359                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.206975                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142206205                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178027085                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95461787                       # number of integer regfile writes
system.cpu1.ipc                              0.189393                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189393                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84667472     58.57%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43671503     30.21%     94.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8608145      5.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144550647                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4055387                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028055                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 635655     15.67%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3079900     75.95%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               339828      8.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141002641                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         978095333                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142151940                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160597929                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135831975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144550647                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405623                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13359041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           278080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           219                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5820353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    684660600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.211127                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          594592154     86.84%     86.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59560248      8.70%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17412921      2.54%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6134054      0.90%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4909556      0.72%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             752580      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             905662      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             220101      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             173324      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      684660600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.210468                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23804426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2306351                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39997049                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12762836                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       686807108                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3229918158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552996720                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331667                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24238621                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25812191                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4874762                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46868                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188391221                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150811352                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101237329                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54424750                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20022600                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375554                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50019102                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11905662                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188391209                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47953681                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   826366880                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297133043                       # The number of ROB writes
system.cpu1.timesIdled                          57216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6094452                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31452                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6232521                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20299311                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11912189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23713377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147392                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92954493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7083400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185895265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7230792                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7103599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5492794                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6308250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4807655                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4807649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7103599                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35624625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35624625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1113858688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1113858688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11912333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11912333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11912333                       # Request fanout histogram
system.membus.respLayer1.occupancy        62683394132                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48881836863                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    564646928.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   764139533.571172                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1766207000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1954419764000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3952528500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347761892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347761892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347761892                       # number of overall hits
system.cpu0.icache.overall_hits::total      347761892                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53530878                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53530878                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53530878                       # number of overall misses
system.cpu0.icache.overall_misses::total     53530878                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 681688862998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 681688862998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 681688862998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 681688862998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    401292770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401292770                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    401292770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401292770                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133396                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133396                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133396                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133396                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12734.498078                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12734.498078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12734.498078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12734.498078                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2974                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.693878                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47847425                       # number of writebacks
system.cpu0.icache.writebacks::total         47847425                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5683417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5683417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5683417                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5683417                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47847461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47847461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47847461                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47847461                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 585935579998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 585935579998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 585935579998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 585935579998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.replacements              47847425                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347761892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347761892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53530878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53530878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 681688862998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 681688862998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    401292770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401292770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12734.498078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12734.498078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5683417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5683417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47847461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47847461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 585935579998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 585935579998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12245.907468                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.955436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          395607938                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47847428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.268113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.955436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        850433000                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       850433000                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892682654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892682654                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892682654                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892682654                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57269466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57269466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57269466                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57269466                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1849957549131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1849957549131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1849957549131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1849957549131                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949952120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949952120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949952120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949952120                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060287                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32302.685503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32302.685503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32302.685503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32302.685503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15090828                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1635559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           277537                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18294                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.374112                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.404122                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41392140                       # number of writebacks
system.cpu0.dcache.writebacks::total         41392140                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17335036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17335036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17335036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17335036                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39934430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39934430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39934430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39934430                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 817306976784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 817306976784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 817306976784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 817306976784                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042038                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042038                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042038                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042038                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41392140                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    640372089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      640372089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44819133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44819133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1210397200000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1210397200000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685191222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685191222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27006.260920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27006.260920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9789676                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9789676                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35029457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35029457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 614695708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 614695708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17547.965645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17547.965645                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252310565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252310565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12450333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12450333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 639560349131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 639560349131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264760898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264760898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51368.935203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51368.935203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7545360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7545360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4904973                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4904973                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 202611268784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 202611268784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41307.315817                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41307.315817                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16463500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16463500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6006.384531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6006.384531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       651500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       651500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024855                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024855                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4462.328767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4462.328767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3462.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3462.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130358972000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130358972000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385392                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385392                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88969.601586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88969.601586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128893764000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128893764000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87969.601586                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87969.601586                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994840                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          936428012                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41399409                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.619357                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994840                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1948931041                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1948931041                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47734466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37233706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               52322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              678486                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85698980                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47734466                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37233706                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              52322                       # number of overall hits
system.l2.overall_hits::.cpu1.data             678486                       # number of overall hits
system.l2.overall_hits::total                85698980                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            112991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4157704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2955753                       # number of demand (read+write) misses
system.l2.demand_misses::total                7240312                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           112991                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4157704                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13864                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2955753                       # number of overall misses
system.l2.overall_misses::total               7240312                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9556941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 415909458492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1263671999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 304124491497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     730854562988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9556941000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 415909458492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1263671999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 304124491497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    730854562988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47847457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41391410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92939292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47847457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41391410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92939292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.209470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077904                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.209470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077904                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84581.435690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100033.445982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91147.720643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102892.390364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100942.412839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84581.435690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100033.445982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91147.720643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102892.390364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100942.412839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5495                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       101                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.405941                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3932779                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5492794                       # number of writebacks
system.l2.writebacks::total                   5492794                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         164191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          70814                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235141                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        164191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         70814                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235141                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       112943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3993513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2884939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7005171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       112943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3993513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2884939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4939858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11945029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8424356501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 362697079996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1121027999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268125286499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 640367750995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8424356501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 362697079996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1121027999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268125286499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 416092883853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1056460634848                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.793822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075374                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.793822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128525                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90821.559864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92939.672728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91413.578768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90821.559864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92939.672728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84231.749952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88443.538718                       # average overall mshr miss latency
system.l2.replacements                       18980056                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9400580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9400580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9400580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9400580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83176156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83176156                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83176156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83176156                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4939858                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4939858                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 416092883853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 416092883853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84231.749952                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84231.749952                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       434000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1014500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.241379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19727.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19892.156863                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3557957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           293961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3851918                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2804489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2176303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4980792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281368534996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223457670999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  504826205995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6362446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8832710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.440788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100327.915351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102677.646908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101354.605050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       118363                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2686126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2117382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4803508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 243992123498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195850465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 439842588498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90834.206399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92496.519287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91566.952423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47734466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         52322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47786788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       112991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9556941000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1263671999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10820612999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47847457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47913643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.209470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84581.435690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91147.720643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85299.065855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       112943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8424356501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1121027999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9545384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75327.176666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33675749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       384525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34060274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1353215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       779450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2132665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134540923496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80666820498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 215207743994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35028964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36192939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.669645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99423.168895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103491.975750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100910.243284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57721                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1307387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       767557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2074944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 118704956498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72274821499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 190979777997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037323                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.659427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90795.576595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94162.155383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92040.931224                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           90                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                96                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          595                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             627                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12076000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       572500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12648500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          685                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           723                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20295.798319                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17890.625000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20173.046252                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          148                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          447                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8807495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       465500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9272995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.652555                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.651452                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19703.568233                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19395.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19687.887473                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   190186903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18980303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.020225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.170561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.710605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.799673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.468349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.832219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.518290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1503114935                       # Number of tag accesses
system.l2.tags.data_accesses               1503114935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7228288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     255752512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        881664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184737536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    313719872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          762319872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7228288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       881664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8109952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    351538816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351538816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         112942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3996133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2886524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4901873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11911248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5492794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5492794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3690967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130594429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           450202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94332184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    160194195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389261978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3690967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       450202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4141170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179505612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179505612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179505612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3690967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130594429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          450202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94332184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    160194195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568767589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5450137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    112942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3928205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2814302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4894547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016419623250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25616288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5128424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11911248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5492794                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11911248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5492794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 147476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42657                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            605919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            619589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            736252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1339116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            783749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            773385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            786589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            736089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            710111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            714710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           777320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           635564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           646127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           649802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           618068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           631382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            389507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            383075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            366579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            376843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           319663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           306757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 391386905580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58818860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            611957630580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33270.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52020.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7350740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2893383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11911248                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5492794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4076294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2698424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1342931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1087141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  911226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  459052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  316079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  265184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  195830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  131441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  94979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 353684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 361712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 343823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6969750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.066736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.005426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.579598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4483270     64.32%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1206820     17.32%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       519830      7.46%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       321896      4.62%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       126908      1.82%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61640      0.88%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32320      0.46%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26424      0.38%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190642      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6969750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.228857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.825568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    518.735127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333923    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288395     86.37%     86.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4854      1.45%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26303      7.88%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9664      2.89%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3276      0.98%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1006      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              295      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              752881408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9438464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348807040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               762319872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351538816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       384.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1958372274500                       # Total gap between requests
system.mem_ctrls.avgGap                     112523.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7228288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    251405120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       881664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    180115328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    313251008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348807040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3690967.252591478173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128374528.664855480194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 450202.447908662900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91971954.816655471921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 159954779.384727239609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178110689.849846303463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       112942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3996133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2886524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4901873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5492794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3755501505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 197563515053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    542170024                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148892398177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 261204045821                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46537538326251                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33251.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49438.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39356.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51581.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53286.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8472471.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24133178580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12827073435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38435219760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13700876580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154591794240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     368140980330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     442001503200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1053830626125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.115572                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1144833469703                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 748144662797                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25630900680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13623127815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45558112320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14748697620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154591794240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     587033776830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     257670727200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1098857136705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.107375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 663397126544                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1229581005956                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18774637238.372093                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89624627014.135178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 695020303000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   343753490000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1614618802500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22909524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22909524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22909524                       # number of overall hits
system.cpu1.icache.overall_hits::total       22909524                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71192                       # number of overall misses
system.cpu1.icache.overall_misses::total        71192                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2125664500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2125664500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2125664500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2125664500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22980716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22980716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22980716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22980716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003098                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003098                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003098                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003098                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29858.193336                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29858.193336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29858.193336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29858.193336                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66154                       # number of writebacks
system.cpu1.icache.writebacks::total            66154                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5006                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5006                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5006                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5006                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66186                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66186                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1952022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1952022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1952022000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1952022000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66154                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22909524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22909524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2125664500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2125664500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22980716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22980716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29858.193336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29858.193336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5006                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5006                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1952022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1952022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29492.974345                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211719                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22587295                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66154                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           341.435061                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350052500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211719                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975366                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975366                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46027618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46027618                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37862224                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37862224                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37862224                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37862224                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8457770                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8457770                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8457770                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8457770                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 789527515837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 789527515837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 789527515837                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 789527515837                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46319994                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46319994                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46319994                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46319994                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182594                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93349.371742                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93349.371742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93349.371742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93349.371742                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4078739                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       997171                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10950                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.903438                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.065845                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634241                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634241                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6162315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6162315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6162315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6162315                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200742879578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200742879578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200742879578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200742879578                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049556                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049556                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049556                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049556                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634241                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33188554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33188554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5007890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5007890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398815753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398815753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38196444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38196444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79637.482652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79637.482652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3843676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3843676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87369936000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87369936000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75046.285305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75046.285305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4673670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4673670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3449880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3449880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 390711762837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 390711762837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113253.725590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113253.725590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2318639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2318639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113372943578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113372943578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100219.973974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100219.973974                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.330561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.330561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36644.654088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36644.654088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52816.326531                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52816.326531                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       738000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       738000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.268293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6099.173554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6099.173554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5099.173554                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5099.173554                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119449272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119449272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88730.109515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88730.109515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118103063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118103063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87730.109515                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87730.109515                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.489900                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43957718                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641556                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.071136                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350064000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.489900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.952809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.952809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103886578                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103886578                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84107327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14893374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83539374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13487262                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8448501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8846619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8846619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47913647                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36193681                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          723                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143542342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124184063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       198526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278835318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6124472384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5298146880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8469760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465182656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11896271680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27443752                       # Total snoops (count)
system.tol2bus.snoopTraffic                 352476736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        120383856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112400033     93.37%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7836417      6.51%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 147396      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          120383856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185887603965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62105016242                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71851899756                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5464560781                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          99419217                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2180476248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 566417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710076                       # Number of bytes of host memory used
host_op_rate                                   568208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4786.85                       # Real time elapsed on the host
host_tick_rate                               46398783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711354214                       # Number of instructions simulated
sim_ops                                    2719923561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222104                       # Number of seconds simulated
sim_ticks                                222103955500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.293814                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39207160                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42025466                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7147005                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71956705                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49966                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65118                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15152                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77753405                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10726                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9650                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5379705                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38545904                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11160825                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375546                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113176281                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181649224                       # Number of instructions committed
system.cpu0.commit.committedOps             182329962                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    408259307                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.446603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.513462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    347832881     85.20%     85.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32198521      7.89%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6427981      1.57%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4685070      1.15%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1534801      0.38%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       963954      0.24%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1212223      0.30%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2243051      0.55%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11160825      2.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    408259307                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89514                       # Number of function calls committed.
system.cpu0.commit.int_insts                178768223                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42066048                       # Number of loads committed
system.cpu0.commit.membars                    1024250                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025015      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133527438     73.23%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7518      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42075070     23.08%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5689080      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182329962                       # Class of committed instruction
system.cpu0.commit.refs                      47765114                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181649224                       # Number of Instructions Simulated
system.cpu0.committedOps                    182329962                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.430419                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.430419                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            224855187                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1775575                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34431854                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             324906697                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32340202                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                159710560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5381875                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5456926                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6340500                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77753405                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22491211                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    392782055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               295492                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          441                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     368771072                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14298350                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176118                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28696617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39257126                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.835300                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         428628324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.864978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               195994544     45.73%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130941393     30.55%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                74357562     17.35%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22878507      5.34%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1827980      0.43%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1711968      0.40%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340396      0.08%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   59842      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  516132      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           428628324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3099                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12855317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5858317                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52797912                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586574                       # Inst execution rate
system.cpu0.iew.exec_refs                    73467151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5834101                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              121658794                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68846832                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            516783                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4276285                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6040951                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295346658                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67633050                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6067969                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258962737                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1192429                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13507567                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5381875                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15696390                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1459227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93556                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          512                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26780784                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       341885                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           512                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1883993                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3974324                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196231810                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246097959                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796260                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156251495                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557434                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246712506                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332148239                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187495005                       # number of integer regfile writes
system.cpu0.ipc                              0.411452                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411452                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026743      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188342216     71.06%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7908      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2265      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1548      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69818439     26.34%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5829475      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            658      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265030706                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3682                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3719                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3197678                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1938997     60.64%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     64      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1209447     37.82%     98.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                49144      1.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267197959                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         962902165                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246094329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        408360141                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293608848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265030706                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1737810                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113016698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1022097                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        362264                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56818134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    428628324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618323                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.191477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          294221755     68.64%     68.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69359275     16.18%     84.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32022274      7.47%     92.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15151413      3.53%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10556627      2.46%     98.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2514781      0.59%     98.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2557678      0.60%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1930005      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             314516      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      428628324                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600318                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           984786                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           55853                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68846832                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6040951                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5684                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       441483641                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2724290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160564078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137458134                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4592239                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40594867                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27005816                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1248815                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            402112154                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             312341043                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239953608                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155417297                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2769816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5381875                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37392955                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102495478                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3147                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       402109007                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      29277252                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            509885                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21600616                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        509859                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   692584185                       # The number of ROB reads
system.cpu0.rob.rob_writes                  611440878                       # The number of ROB writes
system.cpu0.timesIdled                         124872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1728                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.690722                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37773449                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39066260                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6775308                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68035554                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26933                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33757                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6824                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73618769                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1663                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8942                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5172407                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36979188                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11083761                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      112709675                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174821780                       # Number of instructions committed
system.cpu1.commit.committedOps             175101477                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    377389641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.463981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.555496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    320927272     85.04%     85.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29761464      7.89%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5574448      1.48%     94.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4411330      1.17%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1360136      0.36%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       933588      0.25%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1184939      0.31%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2152703      0.57%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11083761      2.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    377389641                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37977                       # Number of function calls committed.
system.cpu1.commit.int_insts                172160067                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40474710                       # Number of loads committed
system.cpu1.commit.membars                     422794                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422794      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129408551     73.90%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40483652     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4785781      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175101477                       # Class of committed instruction
system.cpu1.commit.refs                      45269433                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174821780                       # Number of Instructions Simulated
system.cpu1.committedOps                    175101477                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.289463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.289463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            201004113                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1610771                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33594327                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314386901                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28895153                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156372417                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5173445                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5118401                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6073056                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73618769                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20094855                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    366841249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               235455                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     352692477                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13552692                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.183933                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23900563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37800382                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.881185                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         397518184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.889600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.982977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173501297     43.65%     43.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126816853     31.90%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71352235     17.95%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22064361      5.55%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1740093      0.44%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590988      0.40%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  281920      0.07%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52533      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  117904      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           397518184                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2729791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5649327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51257620                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.628638                       # Inst execution rate
system.cpu1.iew.exec_refs                    70678013                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4920934                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              121156221                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67059279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            199557                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3503440                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5008395                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287657925                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65757079                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6061707                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251611180                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1182473                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11600968                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5173445                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13776719                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1402206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           86243                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26584569                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       213672                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           193                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1841391                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3807936                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192366928                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238965321                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795800                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153085609                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.597043                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239578579                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322383928                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183190556                       # number of integer regfile writes
system.cpu1.ipc                              0.436784                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.436784                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423670      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184419974     71.57%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67913518     26.36%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4915023      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257672887                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3116661                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012095                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1941159     62.28%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1172683     37.63%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2819      0.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260365878                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         916991935                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238965321                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        400214564                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286968686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257672887                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             689239                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112556448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1011316                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        118131                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56349305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    397518184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.648204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.219036                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          268330278     67.50%     67.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65316112     16.43%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31448252      7.91%     91.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14798293      3.72%     95.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10389781      2.61%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2454494      0.62%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2545370      0.64%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1923254      0.48%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             312350      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      397518184                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.643783                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           746026                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           55804                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67059279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5008395                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    876                       # number of misc regfile reads
system.cpu1.numCycles                       400247975                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43871467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158202638                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133075034                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4589402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36737008                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26251376                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1262347                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389837649                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303010095                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234187895                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152235515                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1416264                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5173445                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35081246                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101112861                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389837649                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10088332                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            183090                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20797205                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        183092                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   654112716                       # The number of ROB reads
system.cpu1.rob.rob_writes                  595810369                       # The number of ROB writes
system.cpu1.timesIdled                          25195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7245823                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7878785                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21224555                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13418504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26311542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1303012                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       418493                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11201836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7252046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22401308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7670539                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13078714                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       844602                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12048773                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           107279                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3944                       # Transaction distribution
system.membus.trans_dist::ReadExReq            226676                       # Transaction distribution
system.membus.trans_dist::ReadExResp           226264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13078714                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39616520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39616520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    905573248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               905573248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           105624                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13418165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13418165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13418165                       # Request fanout histogram
system.membus.respLayer1.occupancy        68788353036                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32148694669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                294                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          147                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9266792.517007                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19394950.247833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          147    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    180931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            147                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220741737000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1362218500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22362715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22362715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22362715                       # number of overall hits
system.cpu0.icache.overall_hits::total       22362715                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128496                       # number of overall misses
system.cpu0.icache.overall_misses::total       128496                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9723110990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9723110990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9723110990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9723110990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22491211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22491211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22491211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22491211                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005713                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005713                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75668.588828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75668.588828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75668.588828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75668.588828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32085                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              369                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    86.951220                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118448                       # number of writebacks
system.cpu0.icache.writebacks::total           118448                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10048                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10048                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118448                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118448                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8992551490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8992551490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8992551490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8992551490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005266                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.replacements                118448                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22362715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22362715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9723110990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9723110990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22491211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22491211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75668.588828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75668.588828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8992551490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8992551490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75919.825493                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22482577                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           189.758415                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45100870                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45100870                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44706231                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44706231                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44706231                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44706231                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20877353                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20877353                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20877353                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20877353                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1396432900221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1396432900221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1396432900221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1396432900221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65583584                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65583584                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65583584                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65583584                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318332                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66887.449775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66887.449775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66887.449775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66887.449775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67466421                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        67677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1560667                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1077                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.229223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.838440                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5576749                       # number of writebacks
system.cpu0.dcache.writebacks::total          5576749                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15159618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15159618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15159618                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15159618                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5717735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5717735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5717735                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5717735                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 405666951292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 405666951292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 405666951292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 405666951292                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087182                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5576697                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41046256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41046256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19187064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19187064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1266521076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1266521076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60233320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60233320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318546                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318546                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66009.113015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66009.113015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13764811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13764811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5422253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5422253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 388107611000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 388107611000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71576.817054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71576.817054                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3659975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3659975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1690289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1690289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 129911824221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 129911824221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5350264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5350264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76857.758774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76857.758774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1394807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1394807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       295482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       295482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17559340292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17559340292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59426.091241                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59426.091241                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33278.143275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33278.143275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15196.280992                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15196.280992                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9208.277999                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9208.277999                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8423.947488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8423.947488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       331000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       331000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    343672999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    343672999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.743834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.743834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47878.656868                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47878.656868                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7178                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7178                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    336494999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    336494999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.743834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.743834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46878.656868                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46878.656868                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936002                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51119509                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5663654                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.025888                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138208154                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138208154                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1710845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1660090                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3386435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12280                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1710845                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3220                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1660090                       # number of overall hits
system.l2.overall_hits::total                 3386435                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3859440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3668248                       # number of demand (read+write) misses
system.l2.demand_misses::total                7654995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106167                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3859440                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21140                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3668248                       # number of overall misses
system.l2.overall_misses::total               7654995                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8668416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 373124973461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1814299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 354914377467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     738522066928                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8668416500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 373124973461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1814299500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 354914377467                       # number of overall miss cycles
system.l2.overall_miss_latency::total    738522066928                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5570285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5328338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11041430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5570285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5328338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11041430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.896325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.692862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.867816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.688441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.693297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.896325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.692862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.867816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.688441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.693297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81648.878653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96678.526797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85823.060549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96753.103244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96475.839230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81648.878653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96678.526797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85823.060549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96753.103244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96475.839230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              32382                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       814                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.781327                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5164785                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              844602                       # number of writebacks
system.l2.writebacks::total                    844602                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          76585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176010                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         76585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176010                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3760584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3591663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7478985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3760584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3591663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6072140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13551125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7597297501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330161714997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1588832002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 315203691498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 654551535998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7597297501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330161714997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1588832002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 315203691498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 454710504471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1109262040469                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.675115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.674068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.675115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.674068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.227298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87795.330459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87759.818084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87518.765715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87795.330459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87759.818084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74884.720127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81857.560938                       # average overall mshr miss latency
system.l2.replacements                       20307264                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1223731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1223731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1223731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1223731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8679651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8679651                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8679653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8679653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6072140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6072140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 454710504471                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 454710504471                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74884.720127                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74884.720127                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9398                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2652                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5342                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3667500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2851500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6519000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12050                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.220083                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.221984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.221036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1382.918552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1060.037175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1220.329465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2681                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5322                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     53104485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     53933979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    107038464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.219170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.221241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.220209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.718667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.112645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20112.450958                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          382                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          213                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              595                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1846000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       451500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2297500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          484                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.789256                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.841897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807327                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4832.460733                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2119.718310                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3861.344538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          212                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7748000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4191500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11939500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.787190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.837945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.804613                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.958005                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19771.226415                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20134.064081                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         153868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         104353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              258221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16023517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11146315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27169832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            363437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.717718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.700111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.710497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104138.072894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106813.555911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105219.296649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23117                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9379                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32496                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       130751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         225725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13031454001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9602521500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22633975501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.609889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.637187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.621084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99666.189941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101106.845031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100272.346887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8668416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1814299500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10482716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.896325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.867816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81648.878653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85823.060549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82342.023612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7597297501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1588832002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9186129503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72481.256632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1650328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1615391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3265719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3705572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3563895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7269467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 357101456461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 343768062467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 700869518928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5355900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5179286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10535186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.691867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.688105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.690018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96368.780977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96458.527108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96412.779496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        75739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       142945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3629833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3496689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7126522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 317130260996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 305601169998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 622731430994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.677726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.675130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.676450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87367.727660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87397.297843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87382.236524                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2224                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2285                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2070                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           89                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2159                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     39949500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       170000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     40119500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4294                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4444                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.482068                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.593333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.485824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19299.275362                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1910.112360                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18582.445577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          613                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          618                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1457                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1541                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28402990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1597999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30000989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.339311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.346760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19494.159231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19023.797619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.519792                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999429                       # Cycle average of tags in use
system.l2.tags.total_refs                    26616568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20310220                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.310501                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.144858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.572464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.262677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.179226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.807838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.032367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.392888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.375506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188106500                       # Number of tag accesses
system.l2.tags.data_accesses                188106500                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6782336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     240780544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1328960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     229928256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    372698496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          851518592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6782336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1328960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54054528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54054528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3762196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3592629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5823414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13304978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       844602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             844602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30536764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1084089401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5983504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1035228101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1678036283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3833874053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30536764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5983504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36520268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      243374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      243374900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30536764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1084089401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5983504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1035228101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1678036283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4077248953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    806702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3729353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3565221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5803209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001008139500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23089645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             761240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13304978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     844604                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13304978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   844604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80456                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37902                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            463486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            701872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            909037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            872033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1815957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2152833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1589423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            743395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            476426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           617555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           493811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           471641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           476326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           469273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           470710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 367953096743                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66122610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            615912884243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27823.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46573.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11288306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  729989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13304978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               844604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1926134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2075696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1923758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1674941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1485983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1172853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  888162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  653682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  472939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  335437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  97824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  32535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2012919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    446.117218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.316116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.109763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       566823     28.16%     28.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       310352     15.42%     43.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       217532     10.81%     54.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       192027      9.54%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77194      3.83%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55596      2.76%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43756      2.17%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35901      1.78%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       513738     25.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2012919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     267.138878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    146.440911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.776211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41437     83.70%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         7042     14.23%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          834      1.68%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          107      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43005     86.87%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              950      1.92%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3719      7.51%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1284      2.59%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              392      0.79%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              846369408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5149184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51628608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               851518592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54054656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3810.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3833.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222103893000                       # Total gap between requests
system.mem_ctrls.avgGap                      15696.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6782336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    238678592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1328960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    228174144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    371405376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51628608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30536763.673261098564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1074625580.002333641052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5983504.422549556941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1027330393.492249131203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1672214144.785908460617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232452447.250539839268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3762196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3592629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5823414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       844604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3215908802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 174303603681                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    728019723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 166319752911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 271345599126                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5486146827909                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30346.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46330.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35059.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46294.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46595.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6495525.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4763879400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2532054360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30124638180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2005993800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17532606000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94037139090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6098749440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157095060270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.304199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14589696217                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7416500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200097759283                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9608397960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5106973245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64298448900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2204964540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17532606000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96887747850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3698236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199337375295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        897.495836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8380633845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7416500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206306821655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1088                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    40330715.596330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   167948756.905309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          545    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2087897000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   200123715500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21980240000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20068804                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20068804                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20068804                       # number of overall hits
system.cpu1.icache.overall_hits::total       20068804                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26051                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26051                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26051                       # number of overall misses
system.cpu1.icache.overall_misses::total        26051                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2020918000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2020918000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2020918000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2020918000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20094855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20094855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20094855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20094855                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001296                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77575.448159                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77575.448159                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77575.448159                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77575.448159                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          380                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24360                       # number of writebacks
system.cpu1.icache.writebacks::total            24360                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1691                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1691                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24360                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24360                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1889874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1889874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1889874000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1889874000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20068804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20068804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2020918000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2020918000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20094855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20094855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77575.448159                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77575.448159                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1889874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1889874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77581.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20481579                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           839.684282                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40214070                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40214070                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43186387                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43186387                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43186387                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43186387                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20262635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20262635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20262635                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20262635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1351160448215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1351160448215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1351160448215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1351160448215                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63449022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63449022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63449022                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63449022                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.319353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.319353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.319353                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.319353                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66682.366248                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66682.366248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66682.366248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66682.366248                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     63765902                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        66238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1489131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1085                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.820881                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.048848                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5328420                       # number of writebacks
system.cpu1.dcache.writebacks::total          5328420                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14792272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14792272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14792272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14792272                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5470363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5470363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5470363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5470363                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 386425562142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 386425562142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 386425562142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 386425562142                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086217                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5328355                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39877020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39877020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18924717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18924717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1245425557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1245425557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58801737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58801737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.321839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.321839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65809.467983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65809.467983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13680191                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13680191                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5244526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5244526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 374107905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 374107905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71333.025234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71333.025234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3309367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3309367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1337918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1337918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105734890715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105734890715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4647285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4647285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79029.425357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79029.425357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1112081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1112081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       225837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       225837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12317656642                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12317656642                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54542.243485                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54542.243485                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005849                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005849                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56419.235512                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56419.235512                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 45946.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45946.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14057000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14057000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7242.143225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7242.143225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12163000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12163000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013751                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013751                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6388.130252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6388.130252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7102                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7102                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    340166999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    340166999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.794229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.794229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 47897.352718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 47897.352718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7102                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7102                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    333064999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    333064999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.794229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.794229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 46897.352718                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 46897.352718                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.573970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48952740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5416768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.037260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.573970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986687                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986687                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132886910                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132886910                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10809245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2068333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9824008                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19462663                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10101175                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4087                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         130117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           409574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          409574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142807                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10666437                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       355343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16892747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16150755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33471925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15161344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    713402240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    682025280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1413706944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30691067                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65409088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41761917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.228520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.443103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32636981     78.15%     78.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8706443     20.85%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 418493      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41761917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22254196370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8543756050                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177792757                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8177133472                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36742095                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
