// Seed: 2489928371
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    output uwire id_4
);
  wire id_6, id_7;
  module_2();
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output wor id_2,
    output logic id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
);
  always @(1 or 1) begin
    id_3 <= #id_5 id_1;
  end
  module_0(
      id_0, id_5, id_2, id_2, id_2
  );
endmodule
module module_2 ();
endmodule
