{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "soc_interconnects"}, {"score": 0.004055998173160551, "phrase": "bist-based_architecture"}, {"score": 0.003931402465972151, "phrase": "at-speed_test"}, {"score": 0.0036363418376496484, "phrase": "system-on-chip_interconnects"}, {"score": 0.0031107911390188055, "phrase": "multiple_victim_test_model_test_patterns_generation"}, {"score": 0.00253916011199984, "phrase": "test_pattern_generator_controller"}, {"score": 0.0024610448251906453, "phrase": "serial_test_access_mechanism"}], "paper_keywords": ["BIST", " IEEE 1500", " interconnects", " crosstalk", " SOC", " serial TAM", " MVT"], "paper_abstract": "In this paper, we proposed BIST-based architecture to at-speed test of crosstalk faults for system-on-chip interconnects. This architecture includes IEEE 1500 wrapper enhanced cells intended for multiple victim test model test patterns generation and analysis test responses. One new instruction is used to control cells and test pattern generator controller in serial test access mechanism of the standard in order to fully comply with conventional IEEE 1500 standard.", "paper_title": "TESTING OF SOC INTERCONNECTS USING EXTENDED IEEE 1500 STANDARD", "paper_id": "WOS:000308948300001"}