<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="google" content="notranslate">
    <title>Eren Dogan</title>
    <link rel="icon" href="./assets/icon.png">
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta1/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-giJF6kkoqNQ00vy+HMDP7azOuL0xtbfIcaT9wjKHr8RbDVddVHyTfAAsrekwKmP1" crossorigin="anonymous">
    <link href="style.css" rel="stylesheet">
    <script type="module" src="utils.js"></script>
</head>

<body>

    <div id="column-holder" class="d-flex flex-column py-2 mx-auto">
        <div id="content-container" class="p-2 pt-5">
            <div class="row">

                <div class="col-9">
                    <!-- TITLE -->
                    <h1 style="font-size: 40px;">Eren Dogan</h1>
                    <p>
                        PhD Student
                        <br>
                        <a href="https://engineering.ucsc.edu/departments/computer-science-and-engineering">Computer Science & Engineering</a>
                        <br>
                        <a href="https://www.ucsc.edu">University of California, Santa Cruz</a>
                        <br>
                        <a href="mailto:work@edogan.us">work@edogan.us</a>
                    </p>

                </div>

                <div class="col-3">
                    <!-- PHOTO -->
                    <div id="profile" class="float-end">
                        <img src="assets/profile.jpg">
                    </div>
                </div>

            </div>

            <hr>

            <div class="d-flex justify-content-around flex-wrap">
                <a class="mx-2" href="assets/Eren_Dogan_Resume.pdf">Resume</a>
                <a class="mx-2" href="https://orcid.org/0009-0006-0718-3593">ORCID</a>
                <a class="mx-2" href="https://scholar.google.com/citations?user=w3pdIrkAAAAJ&hl=en">Google Scholar</a>
                <a class="mx-2" href="https://www.linkedin.com/in/erendn/">LinkedIn</a>
                <a class="mx-2" href="https://github.com/erendn">GitHub</a>
                <a class="mx-2" href="key.txt">PGP Key</a>
            </div>

            <hr>

            <p>
                I am a third-year PhD student at UC Santa Cruz.
                I am interested in computer architecture, VLSI, EDA, and other related areas.
            </p>

            <hr>

            <h3>Research</h3>
            <p style="position: relative;">
                <span class="paper-year" style="">2024</span>
                <b>GAT-Steiner: Rectilinear Steiner Minimal Tree Prediction Using GNNs</b>
                <br>
                Bugra Onal<span class="hovered-span" title="Equal contribution">*</span>, <i>Eren Dogan</i><span class="hovered-span" title="Equal contribution">*</span>, Muhammad Hadir Khan, Matthew R. Guthaus
                <br>
                <i>International Conference on Computer-Aided Design (ICCAD), 2024</i>
                <br>
                <a class="horizlink" href="https://dl.acm.org/doi/10.1145/3676536.3676683">acm</a>
                <a class="horizlink" href="https://arxiv.org/abs/2407.01440">arXiv</a>
                <a class="horizlink" href="https://scholar.google.com/citations?view_op=view_citation&hl=en&citation_for_view=w3pdIrkAAAAJ:2osOgNQ5qMEC">scholar</a>
            </p>

            <p style="position: relative;">
                <span class="paper-year" style="">2024</span>
                <b>VLSI Hypergraph Partitioning with Deep Learning</b>
                <br>
                Muhammad Hadir Khan, Bugra Onal, <i>Eren Dogan</i>, Matthew R. Guthaus
                <br>
                <i>As Work-in-Progress at International Symposium on Machine Learning for CAD (MLCAD), 2024</i>
                <br>
                <a class="horizlink" href="https://arxiv.org/abs/2407.01440">arXiv</a>
                <a class="horizlink" href="https://scholar.google.com/citations?view_op=view_citation&hl=en&citation_for_view=w3pdIrkAAAAJ:qjMakFHDy7sC">scholar</a>
            </p>

            <p style="position: relative;">
                <span class="paper-year" style="">2022</span>
                <b>Deep Compression for PyTorch Model Deployment on Microcontrollers</b>
                <br>
                <i>Eren Dogan</i>, H. Fatih Ugurdag, Hasan Unlu
                <br>
                <i>As Poster at International Conference on VLSI Design held jointly with International Conference
                    on Embedded Systems Design (VLSID), 2022</i>
                <br>
                <a class="horizlink" href="https://arxiv.org/abs/2103.15972">arXiv</a>
                <a class="horizlink" href="https://scholar.google.com/citations?view_op=view_citation&hl=en&citation_for_view=w3pdIrkAAAAJ:u-x6o8ySG0sC">scholar</a>
                <a class="horizlink" href="https://github.com/erendn/pytorch-compression-for-mcu">github</a>
            </p>

            <p style="position: relative;">
                <span class="paper-year" style="">2021</span>
                <b>OpenCache: An Open-Source OpenRAM Based Cache Generator</b>
                <br>
                <i>Eren Dogan</i>, H. Fatih Ugurdag, Matthew R. Guthaus
                <br>
                <i>Workshop on Open-Source EDA Technology (WOSET), at International Conference on
                    Computer-Aided Design (ICCAD), 2021</i>
                <br>
                <a class="horizlink" href="https://woset-workshop.github.io/PDFs/2021/a21.pdf">pdf</a>
                <a class="horizlink" href="https://scholar.google.com/citations?view_op=view_citation&hl=en&citation_for_view=w3pdIrkAAAAJ:d1gkVwhDpl0C">scholar</a>
                <a class="horizlink" href="https://github.com/VLSIDA/OpenCache">github</a>
            </p>

            <hr>

            <!-- CONTRIBUTED PROJECTS -->
            <h3>Contributed Projects</h3>
            <div class="content">
                <b>OpenRAM</b>
                <br>
                OpenRAM is an award winning open-source Python framework to create the layout, netlists,
                timing and power models, placement and routing models, and other views necessary to use
                SRAMs in ASIC design.
                <br>
                <a class="horizlink" href="https://github.com/VLSIDA/OpenRAM">github</a>
            </div>
            <div class="content">
                <b>vlsida-eda</b>
                <br>
                vlsida-eda is the Anaconda channel for OpenRAM and other VLSIDA lab projects.
                <br>
                <a class="horizlink" href="https://anaconda.org/vlsida-eda">anaconda</a>
                <a class="horizlink" href="https://github.com/VLSIDA/vlsida-eda">github</a>
            </div>

            <hr>

            <h3>Service</h3>
            <p>
                Reviewer at <b class="regular-font-size"><a href="https://www.dac.com/Conference/2025-Call-for-Contributions/">DAC 2025</a></b>, <b class="regular-font-size"><a href="https://mlcad.org/symposium/2024/">MLCAD 2024</a></b>, and <b class="regular-font-size"><a href="https://vlsisoc2024.nl/">VLSI-SoC 2024</a></b>.
            </p>

            <hr>

            <h3>Personal</h3>
            <p>
                I am a German-Turk (<a href="https://en.wikipedia.org/wiki/Turks_in_Germany">Deutscht√ºrke</a>),
                born in <a href="https://en.wikipedia.org/wiki/Nordenham">Nordenham</a> and
                raised in <a href="https://en.wikipedia.org/wiki/Mersin">Mersin</a>.
            </p>

            <hr>

            <p id="update" style="text-align: center; color: rgb(114, 114, 114);"></p>

        </div>
    </div>

</body>

</html>
