Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../regs.v" in library work
Compiling verilog file "../lcd.v" in library work
Module <regs> compiled
Compiling verilog file "../alu.v" in library work
Module <lcd> compiled
Compiling verilog file "../reg_wrapper.v" in library work
Module <alu> compiled
Compiling verilog file "../pcm.v" in library work
Module <reg_wrapper> compiled
Compiling verilog file "../pbdebounce.v" in library work
Module <pcm> compiled
Compiling verilog file "../mem.v" in library work
Module <pbdebounce> compiled
Compiling verilog file "../display.v" in library work
Module <mem> compiled
Module <display> compiled
Compiling verilog file "../ctrl.v" in library work
Module <genlcd> compiled
Compiling verilog file "../clock.v" in library work
Module <ctrl> compiled
Compiling verilog file "../alu_wrapper.v" in library work
Module <clock> compiled
Compiling verilog file "../top.v" in library work
Module <alu_wrapper> compiled
Module <top> compiled
WARNING:HDLCompilers:258 - "../regs.v" line 24 Range on redeclaration of 'r6out' overrides range on output declaration at "../regs.v" line 15 
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <ctrl> in library <work> with parameters.
	ADD = "00"
	AND = "11"
	BR_BEQ = "1100"
	EX_BEQ = "1010"
	EX_J = "1011"
	EX_LD = "0011"
	EX_R = "0010"
	EX_ST = "0100"
	ID = "0001"
	IF = "0000"
	LED_AD = "0011"
	LED_AN = "0101"
	LED_EX = "0011"
	LED_I = "0011"
	LED_ID = "0010"
	LED_IF = "0001"
	LED_J = "0010"
	LED_JP = "0111"
	LED_LD = "0001"
	LED_MEM = "0100"
	LED_N = "0000"
	LED_NI = "0000"
	LED_NO = "0110"
	LED_R = "0001"
	LED_ST = "0010"
	LED_SU = "0100"
	LED_WB = "0101"
	MEM_RD = "0101"
	MEM_ST = "0111"
	NOR = "10"
	OTHER = "1111"
	STAGE_EXE = "010"
	STAGE_ID = "001"
	STAGE_IF = "000"
	STAGE_MEM = "011"
	STAGE_WB = "100"
	SUB = "01"
	WB_LS = "1001"
	WB_R = "1000"

Analyzing hierarchy for module <pcm> in library <work>.

Analyzing hierarchy for module <reg_wrapper> in library <work>.

Analyzing hierarchy for module <alu_wrapper> in library <work>.

Analyzing hierarchy for module <lcd> in library <work>.

Analyzing hierarchy for module <genlcd> in library <work>.

Analyzing hierarchy for module <regs> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:905 - "../top.v" line 82: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <BTN3>, <mem_data>, <mem_data_old>, <pc>, <pc_old>, <raddr>, <raddr_old>, <waddr>, <waddr_old>, <state_out>, <insn_type>, <insn_code>, <rcontent>
WARNING:Xst:905 - "../top.v" line 141: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_data>
WARNING:Xst:905 - "../top.v" line 146: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_data>
WARNING:Xst:905 - "../top.v" line 154: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rdata_A>
WARNING:Xst:905 - "../top.v" line 159: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rdata_B>
WARNING:Xst:905 - "../top.v" line 168: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alu_out>
Module <top> is correct for synthesis.
 
Analyzing module <clock> in library <work>.
Module <clock> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 
Analyzing module <lcd> in library <work>.
Module <lcd> is correct for synthesis.
 
Analyzing module <genlcd> in library <work>.
WARNING:Xst:790 - "../display.v" line 122: Index value(s) does not match array range, simulation mismatch.
Module <genlcd> is correct for synthesis.
 
Analyzing module <ctrl> in library <work>.
	ADD = 2'b00
	AND = 2'b11
	BR_BEQ = 4'b1100
	EX_BEQ = 4'b1010
	EX_J = 4'b1011
	EX_LD = 4'b0011
	EX_R = 4'b0010
	EX_ST = 4'b0100
	ID = 4'b0001
	IF = 4'b0000
	LED_AD = 4'b0011
	LED_AN = 4'b0101
	LED_EX = 4'b0011
	LED_I = 4'b0011
	LED_ID = 4'b0010
	LED_IF = 4'b0001
	LED_J = 4'b0010
	LED_JP = 4'b0111
	LED_LD = 4'b0001
	LED_MEM = 4'b0100
	LED_N = 4'b0000
	LED_NI = 4'b0000
	LED_NO = 4'b0110
	LED_R = 4'b0001
	LED_ST = 4'b0010
	LED_SU = 4'b0100
	LED_WB = 4'b0101
	MEM_RD = 4'b0101
	MEM_ST = 4'b0111
	NOR = 2'b10
	OTHER = 4'b1111
	STAGE_EXE = 3'b010
	STAGE_ID = 3'b001
	STAGE_IF = 3'b000
	STAGE_MEM = 3'b011
	STAGE_WB = 3'b100
	SUB = 2'b01
	WB_LS = 4'b1001
	WB_R = 4'b1000
Module <ctrl> is correct for synthesis.
 
Analyzing module <pcm> in library <work>.
Module <pcm> is correct for synthesis.
 
Analyzing module <reg_wrapper> in library <work>.
Module <reg_wrapper> is correct for synthesis.
 
Analyzing module <regs> in library <work>.
Module <regs> is correct for synthesis.
 
Analyzing module <alu_wrapper> in library <work>.
Module <alu_wrapper> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
WARNING:Xst:905 - "../alu.v" line 30: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <a>, <b>
Module <alu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <strdata<255>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<247>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<239>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<231>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<223>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<215>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<207>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<199>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<183>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<175>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<159>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<151>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<127>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<111>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<95>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<79>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<71>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<55>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<54>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<52>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<51>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<50>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<49>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<48>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<47>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<46>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<44>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<43>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<42>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <strdata<41>> in unit <top> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rwlcd> in unit <lcd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <homelcd> in unit <genlcd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r0> in unit <regs> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clock>.
    Related source file is "../clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit comparator greatequal for signal <clk$cmp_ge0000> created at line 11.
    Found 32-bit up counter for signal <clkq>.
    Found 32-bit comparator greatequal for signal <clkq$cmp_ge0000> created at line 11.
    Found 32-bit adder for signal <old_clkq_5$add0000> created at line 10.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clock> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "../pbdebounce.v".
WARNING:Xst:646 - Signal <pbshift<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "../ctrl.v".
WARNING:Xst:647 - Input <ir_data<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <write_b> equivalent to <write_a> has been removed
    Found 16x3-bit ROM for signal <insn_stage$mux0000> created at line 97.
    Found 1-bit register for signal <write_pc>.
    Found 1-bit register for signal <write_mem>.
    Found 2-bit register for signal <alu_ctrl>.
    Found 4-bit register for signal <state>.
    Found 2-bit register for signal <pcsource>.
    Found 3-bit register for signal <insn_stage>.
    Found 1-bit register for signal <regdst>.
    Found 1-bit register for signal <write_a>.
    Found 1-bit register for signal <write_c>.
    Found 1-bit register for signal <write_reg>.
    Found 1-bit register for signal <alu_srcA>.
    Found 1-bit register for signal <write_dr>.
    Found 2-bit register for signal <alu_srcB>.
    Found 1-bit register for signal <write_ir>.
    Found 1-bit register for signal <memtoreg>.
    Found 1-bit register for signal <iord>.
    Summary:
	inferred   1 ROM(s).
	inferred  24 D-type flip-flop(s).
Unit <ctrl> synthesized.


Synthesizing Unit <pcm>.
    Related source file is "../pcm.v".
WARNING:Xst:647 - Input <ir_data<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pc>.
    Found 32-bit 4-to-1 multiplexer for signal <npc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <pcm> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "../lcd.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_lcdstate_7> of Case statement line 41 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_lcdstate_7> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <$old_lcdstate_7>.
    Using one-hot encoding for signal <$old_lcdstate_10>.
    Using one-hot encoding for signal <$old_lcdstate_14>.
    Using one-hot encoding for signal <$old_lcdstate_18>.
    Using one-hot encoding for signal <$old_lcdstate_22>.
    Found 4-bit register for signal <lcdd>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <elcd>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdaddr>.
    Found 19-bit register for signal <lcdcount>.
    Found 41-bit register for signal <lcdstate>.
    Found 19-bit adder for signal <old_lcdcount_8$addsub0000> created at line 32.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lcd> synthesized.


Synthesizing Unit <genlcd>.
    Related source file is "../display.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <gstate> of Case statement line 58 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <gstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 16                                             |
    | Clock              | CCLK                      (rising_edge)        |
    | Reset              | debpb0                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <datalcd>.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found 8-bit register for signal <lcddatin>.
    Found 33-bit comparator less for signal <gstate$cmp_lt0000> created at line 140.
    Found 32-bit register for signal <i>.
    Found 33-bit comparator greater for signal <lcddatin$cmp_gt0000> created at line 101.
    Found 32-bit subtractor for signal <old_i_25$sub0000> created at line 139.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <genlcd> synthesized.


Synthesizing Unit <regs>.
    Related source file is "../regs.v".
    Found 32-bit 16-to-1 multiplexer for signal <strdata>.
    Found 32-bit register for signal <rdata_A>.
    Found 32-bit register for signal <rdata_B>.
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 32-bit register for signal <r12>.
    Found 32-bit register for signal <r13>.
    Found 32-bit register for signal <r14>.
    Found 32-bit register for signal <r15>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <r9>.
    Summary:
	inferred 544 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <regs> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../alu.v".
    Found 32-bit 4-to-1 multiplexer for signal <display_num>.
    Found 32-bit addsub for signal <display_num$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <display>.
    Related source file is "../display.v".
Unit <display> synthesized.


Synthesizing Unit <reg_wrapper>.
    Related source file is "../reg_wrapper.v".
WARNING:Xst:647 - Input <ir_data<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ir_data<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reg_wrapper> synthesized.


Synthesizing Unit <alu_wrapper>.
    Related source file is "../alu_wrapper.v".
WARNING:Xst:647 - Input <ir_data<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <in_B>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <alu_wrapper> synthesized.


Synthesizing Unit <top>.
    Related source file is "../top.v".
WARNING:Xst:653 - Signal <strdata<191:184>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<167:160>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<143:128>> is used but never assigned. This sourceless signal will be automatically connected to value 0010000000100000.
WARNING:Xst:653 - Signal <strdata<119:112>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<103:96>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<87:80>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<63:56>> is used but never assigned. This sourceless signal will be automatically connected to value 00100000.
WARNING:Xst:653 - Signal <strdata<23:0>> is used but never assigned. This sourceless signal will be automatically connected to value 001000000010000000100000.
WARNING:Xst:646 - Signal <insn_stage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_1ms> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <strdata<53>> equivalent to <strdata<45>> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_254>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_253>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_252>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_251>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_250>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_249>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_248>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_246>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_245>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_244>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_243>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_242>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_241>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_240>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_238>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_237>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_236>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_235>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_234>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_233>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_232>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_230>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_229>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_228>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_227>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_226>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_225>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_224>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_222>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_221>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_220>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_219>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_218>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_217>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_216>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_214>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_213>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_212>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_211>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_210>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_209>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_208>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_206>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_205>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_204>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_203>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_202>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_201>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_200>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_198>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_197>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_196>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_195>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_194>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_193>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_192>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_182>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_181>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_180>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_179>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_178>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_177>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_176>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_174>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_173>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_172>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_171>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_170>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_169>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_168>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_158>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_157>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_156>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_155>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_154>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_153>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_152>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_150>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_149>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_148>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_147>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_146>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_145>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_144>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_126>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_125>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_124>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_123>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_122>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_121>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_120>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_110>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_109>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_108>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_107>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_106>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_105>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_104>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_94>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_93>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_92>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_91>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_90>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_89>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_88>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_78>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_77>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_76>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_75>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_74>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_73>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_72>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_70>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_69>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_68>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_67>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_66>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_65>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_64>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_45>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_40>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <strdata_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <pc_old>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <mem_data_old>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <raddr_old>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <waddr_old>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <ir_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <dr_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <a_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <b_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <c_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator not equal for signal <cls$cmp_ne0000> created at line 83.
    Found 32-bit comparator not equal for signal <cls$cmp_ne0001> created at line 83.
    Found 32-bit comparator not equal for signal <cls$cmp_ne0002> created at line 83.
    Found 32-bit comparator not equal for signal <cls$cmp_ne0003> created at line 83.
    Found 4-bit comparator less for signal <strdata_110$cmp_lt0000> created at line 104.
    Found 6-bit adder for signal <strdata_111_104$add0000> created at line 104.
    Found 6-bit adder carry out for signal <strdata_111_104$addsub0000> created at line 104.
    Found 4-bit comparator less for signal <strdata_126$cmp_lt0000> created at line 103.
    Found 6-bit adder for signal <strdata_127_120$add0000> created at line 103.
    Found 6-bit adder carry out for signal <strdata_127_120$addsub0000> created at line 103.
    Found 4-bit comparator less for signal <strdata_150$cmp_lt0000> created at line 100.
    Found 6-bit adder for signal <strdata_151_144$add0000> created at line 100.
    Found 6-bit adder carry out for signal <strdata_151_144$addsub0000> created at line 100.
    Found 4-bit comparator less for signal <strdata_158$cmp_lt0000> created at line 99.
    Found 6-bit adder for signal <strdata_159_152$add0000> created at line 99.
    Found 6-bit adder carry out for signal <strdata_159_152$addsub0000> created at line 99.
    Found 4-bit comparator less for signal <strdata_174$cmp_lt0000> created at line 96.
    Found 6-bit adder for signal <strdata_175_168$add0000> created at line 96.
    Found 6-bit adder carry out for signal <strdata_175_168$addsub0000> created at line 96.
    Found 4-bit comparator less for signal <strdata_182$cmp_lt0000> created at line 95.
    Found 6-bit adder for signal <strdata_183_176$add0000> created at line 95.
    Found 6-bit adder carry out for signal <strdata_183_176$addsub0000> created at line 95.
    Found 4-bit comparator less for signal <strdata_198$cmp_lt0000> created at line 92.
    Found 6-bit adder for signal <strdata_199_192$add0000> created at line 92.
    Found 6-bit adder carry out for signal <strdata_199_192$addsub0000> created at line 92.
    Found 4-bit comparator less for signal <strdata_206$cmp_lt0000> created at line 91.
    Found 6-bit adder for signal <strdata_207_200$add0000> created at line 91.
    Found 6-bit adder carry out for signal <strdata_207_200$addsub0000> created at line 91.
    Found 4-bit comparator less for signal <strdata_214$cmp_lt0000> created at line 90.
    Found 6-bit adder for signal <strdata_215_208$add0000> created at line 90.
    Found 6-bit adder carry out for signal <strdata_215_208$addsub0000> created at line 90.
    Found 4-bit comparator less for signal <strdata_222$cmp_lt0000> created at line 89.
    Found 6-bit adder for signal <strdata_223_216$add0000> created at line 89.
    Found 6-bit adder carry out for signal <strdata_223_216$addsub0000> created at line 89.
    Found 4-bit comparator less for signal <strdata_230$cmp_lt0000> created at line 88.
    Found 6-bit adder for signal <strdata_231_224$add0000> created at line 88.
    Found 6-bit adder carry out for signal <strdata_231_224$addsub0000> created at line 88.
    Found 4-bit comparator less for signal <strdata_238$cmp_lt0000> created at line 87.
    Found 6-bit adder for signal <strdata_239_232$add0000> created at line 87.
    Found 6-bit adder carry out for signal <strdata_239_232$addsub0000> created at line 87.
    Found 4-bit comparator less for signal <strdata_246$cmp_lt0000> created at line 86.
    Found 6-bit adder for signal <strdata_247_240$add0000> created at line 86.
    Found 6-bit adder carry out for signal <strdata_247_240$addsub0000> created at line 86.
    Found 4-bit comparator less for signal <strdata_254$cmp_lt0000> created at line 85.
    Found 6-bit adder for signal <strdata_255_248$add0000> created at line 85.
    Found 6-bit adder carry out for signal <strdata_255_248$addsub0000> created at line 85.
    Found 16-bit comparator less for signal <strdata_40$cmp_lt0000> created at line 112.
    Found 16-bit adder carry out for signal <strdata_55_24$addsub0000> created at line 112.
    Found 16-bit adder carry out for signal <strdata_55_24$addsub0001> created at line 112.
    Found 4-bit comparator less for signal <strdata_70$cmp_lt0000> created at line 109.
    Found 6-bit adder for signal <strdata_71_64$add0000> created at line 109.
    Found 6-bit adder carry out for signal <strdata_71_64$addsub0000> created at line 109.
    Found 4-bit comparator less for signal <strdata_78$cmp_lt0000> created at line 108.
    Found 6-bit adder for signal <strdata_79_72$add0000> created at line 108.
    Found 6-bit adder carry out for signal <strdata_79_72$addsub0000> created at line 108.
    Found 4-bit comparator less for signal <strdata_94$cmp_lt0000> created at line 105.
    Found 6-bit adder for signal <strdata_95_88$add0000> created at line 105.
    Found 6-bit adder carry out for signal <strdata_95_88$addsub0000> created at line 105.
    Summary:
	inferred  36 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 40
 16-bit adder carry out                                : 2
 19-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 6-bit adder                                           : 17
 6-bit adder carry out                                 : 17
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 67
 1-bit register                                        : 40
 19-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 19
 4-bit register                                        : 1
 41-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 146
 1-bit latch                                           : 137
 32-bit latch                                          : 9
# Comparators                                          : 26
 16-bit comparator less                                : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator not equal                           : 4
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 4-bit comparator less                                 : 17
# Multiplexers                                         : 4
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <M0/M1/gstate/FSM> on signal <gstate[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------
Reading core <mem.ngc>.
Loading core <mem> for timing and area information for instance <x_memory>.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block strdata_45.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <lcdstate_40> of sequential type is unconnected in block <M0>.
WARNING:Xst:2677 - Node <lcdstate_40> of sequential type is unconnected in block <lcd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 40
 16-bit adder carry out                                : 2
 19-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 6-bit adder                                           : 17
 6-bit adder carry out                                 : 17
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 728
 Flip-Flops                                            : 728
# Latches                                              : 146
 1-bit latch                                           : 137
 32-bit latch                                          : 9
# Comparators                                          : 26
 16-bit comparator less                                : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator not equal                           : 4
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 4-bit comparator less                                 : 17
# Multiplexers                                         : 4
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch strdata_45 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <strdata_124> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_125> 
INFO:Xst:2261 - The FF/Latch <strdata_228> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_229> 
INFO:Xst:2261 - The FF/Latch <strdata_180> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_181> 
INFO:Xst:2261 - The FF/Latch <strdata_172> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_173> 
INFO:Xst:2261 - The FF/Latch <strdata_156> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_157> 
INFO:Xst:2261 - The FF/Latch <strdata_148> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_149> 
INFO:Xst:2261 - The FF/Latch <strdata_76> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_77> 
INFO:Xst:2261 - The FF/Latch <strdata_68> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_69> 
INFO:Xst:2261 - The FF/Latch <strdata_196> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_197> 
INFO:Xst:2261 - The FF/Latch <strdata_220> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_221> 
INFO:Xst:2261 - The FF/Latch <strdata_212> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_213> 
INFO:Xst:2261 - The FF/Latch <strdata_204> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_205> 
INFO:Xst:2261 - The FF/Latch <strdata_252> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_253> 
INFO:Xst:2261 - The FF/Latch <strdata_244> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_245> 
INFO:Xst:2261 - The FF/Latch <strdata_236> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_237> 
INFO:Xst:2261 - The FF/Latch <strdata_92> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_93> 
INFO:Xst:2261 - The FF/Latch <strdata_108> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <strdata_109> 

Optimizing unit <top> ...

Optimizing unit <ctrl> ...

Optimizing unit <pcm> ...

Optimizing unit <lcd> ...

Optimizing unit <genlcd> ...
WARNING:Xst:1710 - FF/Latch <i_0> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_1> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_2> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <regs> ...

Optimizing unit <alu> ...

Optimizing unit <reg_wrapper> ...

Optimizing unit <alu_wrapper> ...
WARNING:Xst:1293 - FF/Latch <strdata_91> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_92> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_94> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_106> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_107> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_108> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <strdata_110> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M0/M0/lcdhome> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <x_ctrl/insn_stage_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <x_ctrl/insn_stage_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <x_ctrl/insn_stage_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 28.
FlipFlop M1/pbreg has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 769
 Flip-Flops                                            : 769

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 3062
#      GND                         : 2
#      INV                         : 51
#      LUT1                        : 105
#      LUT2                        : 113
#      LUT2_D                      : 4
#      LUT2_L                      : 6
#      LUT3                        : 739
#      LUT3_D                      : 7
#      LUT3_L                      : 9
#      LUT4                        : 1270
#      LUT4_D                      : 80
#      LUT4_L                      : 44
#      MUXCY                       : 270
#      MUXF5                       : 143
#      MUXF6                       : 32
#      MUXF7                       : 16
#      VCC                         : 2
#      XORCY                       : 169
# FlipFlops/Latches                : 1170
#      FD                          : 70
#      FDC                         : 4
#      FDCE                        : 480
#      FDE                         : 121
#      FDR                         : 43
#      FDRE                        : 35
#      FDRS                        : 3
#      FDRSE                       : 3
#      FDS                         : 10
#      LD                          : 401
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 7
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1316  out of   4656    28%  
 Number of Slice Flip Flops:           1170  out of   9312    12%  
 Number of 4 input LUTs:               2428  out of   9312    26%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
M2/pbreg1                          | BUFG                   | 598   |
cls1(strdata_254_or0000:O)         | BUFG(*)(strdata_24)    | 241   |
CCLK                               | BUFGP                  | 159   |
x_ctrl/write_c1                    | BUFG                   | 32    |
x_ctrl/write_a1                    | BUFG                   | 64    |
x_ctrl/write_dr1                   | BUFG                   | 32    |
x_ctrl/write_ir1                   | BUFG                   | 32    |
C1/clk                             | NONE(M3/pbshift_2)     | 13    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------------+-------+
Control Signal                     | Buffer(FF name)                | Load  |
-----------------------------------+--------------------------------+-------+
M1/pbreg_1(M1/pbreg_1:Q)           | NONE(x_reg_wrapper/x_regs/r1_7)| 259   |
M1/pbreg(M1/pbreg:Q)               | NONE(x_ctrl/state_0)           | 225   |
-----------------------------------+--------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.278ns (Maximum Frequency: 49.315MHz)
   Minimum input arrival time before clock: 9.560ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/pbreg1'
  Clock period: 14.519ns (frequency: 68.878MHz)
  Total number of paths / destination ports: 15027 / 1183
-------------------------------------------------------------------------
Delay:               14.519ns (Levels of Logic = 30)
  Source:            x_ctrl/alu_srcA (FF)
  Destination:       x_ctrl/write_pc (FF)
  Source Clock:      M2/pbreg1 rising
  Destination Clock: M2/pbreg1 rising

  Data Path: x_ctrl/alu_srcA to x_ctrl/write_pc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.591   1.438  x_ctrl/alu_srcA (x_ctrl/alu_srcA)
     LUT3:I0->O            2   0.704   0.622  x_alu_wrapper/in_A<0>1 (x_alu_wrapper/in_A<0>)
     LUT4:I0->O            1   0.704   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_lut<0> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<0> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<1> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<2> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<3> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<4> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<5> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<6> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<7> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<8> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<9> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<10> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<11> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<12> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<13> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<14> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<15> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<16> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<17> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<18> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<19> (x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_cy<19>)
     XORCY:CI->O           1   0.804   0.499  x_alu_wrapper/x_alu/Maddsub_display_num_addsub0000_xor<20> (x_alu_wrapper/x_alu/display_num_addsub0000<20>)
     LUT3:I1->O            3   0.704   0.535  x_alu_wrapper/x_alu/Mmux_display_num26 (alu_out<20>)
     LUT4:I3->O            1   0.704   0.499  x_ctrl/write_pc_mux0000231 (x_ctrl/write_pc_mux0000231)
     LUT4_L:I1->LO         1   0.704   0.275  x_ctrl/write_pc_mux0000270 (x_ctrl/write_pc_mux0000270)
     LUT3:I0->O            1   0.704   0.424  x_ctrl/write_pc_mux0000320 (x_ctrl/write_pc_mux0000320)
     LUT4:I3->O            1   0.704   0.424  x_ctrl/write_pc_mux0000379_SW0 (N920)
     LUT4_L:I3->LO         1   0.704   0.179  x_ctrl/write_pc_mux0000379 (x_ctrl/write_pc_mux0000379)
     LUT2:I1->O            1   0.704   0.000  x_ctrl/write_pc_mux0000391 (x_ctrl/write_pc_mux0000)
     FDE:D                     0.308          x_ctrl/write_pc
    ----------------------------------------
    Total                     14.519ns (9.624ns logic, 4.895ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCLK'
  Clock period: 20.278ns (frequency: 49.315MHz)
  Total number of paths / destination ports: 9246067 / 213
-------------------------------------------------------------------------
Delay:               20.278ns (Levels of Logic = 28)
  Source:            M0/M0/lcdcount_1 (FF)
  Destination:       M0/M0/lcdstate_4 (FF)
  Source Clock:      CCLK rising
  Destination Clock: CCLK rising

  Data Path: M0/M0/lcdcount_1 to M0/M0/lcdstate_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  M0/M0/lcdcount_1 (M0/M0/lcdcount_1)
     LUT1:I0->O            1   0.704   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<1>_rt (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<1> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<2> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<3> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<4> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<5> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<6> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<7> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<8> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<9> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<10> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<11> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<12> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<13> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<14> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<15> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_8_addsub0000_cy<16> (M0/M0/Madd_old_lcdcount_8_addsub0000_cy<16>)
     XORCY:CI->O           8   0.804   0.761  M0/M0/Madd_old_lcdcount_8_addsub0000_xor<17> (M0/M0/old_lcdcount_8_addsub0000<17>)
     LUT4:I3->O           12   0.704   1.040  M0/M0/old_lcdstate_10_cmp_eq0000140 (M0/M0/old_lcdstate_10_cmp_eq0000140)
     LUT4_D:I1->O         18   0.704   1.072  M0/M0/old_lcdstate_10_cmp_eq000221 (M0/M0/N741)
     LUT4_D:I3->O          3   0.704   0.535  M0/M0/_old_lcdcount_11<11>11 (M0/M0/N100)
     LUT4_D:I3->O         14   0.704   1.079  M0/M0/_old_lcdcount_11<11>79 (M0/M0/_old_lcdcount_11<11>)
     LUT2:I1->O            1   0.704   0.455  M0/M0/lcdstate_mux0000<32>3_SW3_SW0 (N734)
     LUT4:I2->O           10   0.704   1.057  M0/M0/_mux0013111 (M0/M0/N351)
     LUT4:I0->O            3   0.704   0.706  M0/M0/lcdstate_mux0000<32>71 (M0/M0/N118)
     LUT4:I0->O           17   0.704   1.055  M0/M0/_old_lcdcount_23<4>34 (M0/M0/_old_lcdcount_23<4>)
     LUT4_L:I3->LO         1   0.704   0.104  M0/M0/lcdstate_mux0000<36>15_SW0_SW0 (N612)
     LUT4:I3->O            1   0.704   0.420  M0/M0/lcdstate_mux0000<36>16 (M0/M0/lcdstate_mux0000<36>16)
     FDS:S                     0.911          M0/M0/lcdstate_4
    ----------------------------------------
    Total                     20.278ns (11.399ns logic, 8.879ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C1/clk'
  Clock period: 3.337ns (frequency: 299.651MHz)
  Total number of paths / destination ports: 34 / 10
-------------------------------------------------------------------------
Delay:               3.337ns (Levels of Logic = 2)
  Source:            M1/pbreg (FF)
  Destination:       M1/pbreg (FF)
  Source Clock:      C1/clk rising
  Destination Clock: C1/clk rising

  Data Path: M1/pbreg to M1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             260   0.591   1.413  M1/pbreg (M1/pbreg)
     LUT4:I1->O            1   0.704   0.000  M1/pbreg_mux0000_F (N1022)
     MUXF5:I0->O           2   0.321   0.000  M1/pbreg_mux0000 (M1/pbreg_mux0000)
     FD:D                      0.308          M1/pbreg
    ----------------------------------------
    Total                      3.337ns (1.924ns logic, 1.413ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cls1'
  Total number of paths / destination ports: 7515 / 17
-------------------------------------------------------------------------
Offset:              9.560ns (Levels of Logic = 13)
  Source:            SW<0> (PAD)
  Destination:       strdata_24 (LATCH)
  Destination Clock: cls1 falling

  Data Path: SW<0> to strdata_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.218   1.468  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  x_reg_wrapper/x_regs/Mmux_strdata_57 (x_reg_wrapper/x_regs/Mmux_strdata_57)
     MUXF5:I1->O           1   0.321   0.000  x_reg_wrapper/x_regs/Mmux_strdata_4_f5_6 (x_reg_wrapper/x_regs/Mmux_strdata_4_f57)
     MUXF6:I1->O           1   0.521   0.000  x_reg_wrapper/x_regs/Mmux_strdata_3_f6_6 (x_reg_wrapper/x_regs/Mmux_strdata_3_f67)
     MUXF7:I1->O           3   0.521   0.706  x_reg_wrapper/x_regs/Mmux_strdata_2_f7_6 (rcontent<1>)
     LUT1:I0->O            1   0.704   0.000  Mcompar_strdata_40_cmp_lt0000_cy<0>_rt (Mcompar_strdata_40_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_strdata_40_cmp_lt0000_cy<0> (Mcompar_strdata_40_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_strdata_40_cmp_lt0000_cy<1> (Mcompar_strdata_40_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_strdata_40_cmp_lt0000_cy<2> (Mcompar_strdata_40_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_strdata_40_cmp_lt0000_cy<3> (Mcompar_strdata_40_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_strdata_40_cmp_lt0000_cy<4> (Mcompar_strdata_40_cmp_lt0000_cy<4>)
     MUXCY:CI->O          17   0.459   1.226  Mcompar_strdata_40_cmp_lt0000_cy<5> (Mcompar_strdata_40_cmp_lt0000_cy<5>)
     LUT3:I0->O            1   0.704   0.000  strdata_40_mux00001 (strdata_40_mux0000)
     LD:D                      0.308          strdata_40
    ----------------------------------------
    Total                      9.560ns (6.160ns logic, 3.400ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C1/clk'
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Offset:              3.117ns (Levels of Logic = 3)
  Source:            BTN1_IN (PAD)
  Destination:       M3/pbreg (FF)
  Destination Clock: C1/clk rising

  Data Path: BTN1_IN to M3/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  BTN1_IN_IBUF (BTN1_IN_IBUF)
     LUT4:I2->O            1   0.704   0.000  M3/pbreg_mux0000_F (N1018)
     MUXF5:I0->O           1   0.321   0.000  M3/pbreg_mux0000 (M3/pbreg_mux0000)
     FD:D                      0.308          M3/pbreg
    ----------------------------------------
    Total                      3.117ns (2.551ns logic, 0.566ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            M0/M0/elcd (FF)
  Destination:       LCDE (PAD)
  Source Clock:      CCLK rising

  Data Path: M0/M0/elcd to LCDE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  M0/M0/elcd (M0/M0/elcd)
     OBUF:I->O                 3.272          LCDE_OBUF (LCDE)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/pbreg1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            x_reg_wrapper/x_regs/r6_6 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      M2/pbreg1 rising

  Data Path: x_reg_wrapper/x_regs/r6_6 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  x_reg_wrapper/x_regs/r6_6 (x_reg_wrapper/x_regs/r6_6)
     OBUF:I->O                 3.272          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 45.39 secs
 
--> 

Total memory usage is 368476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  196 (   0 filtered)
Number of infos    :   54 (   0 filtered)

