Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ControllerTopmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControllerTopmodule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControllerTopmodule"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ControllerTopmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/opencores/ps2.v" in library work
Compiling verilog file "src/opencores/PS2MouseInterfaceAdapter.v" in library work
Module <ps2_mouse_interface> compiled
Compiling verilog file "src/opencores/PS2MouseRegisters.v" in library work
Module <PS2MouseInterfaceAdapter> compiled
Compiling verilog file "src/opencores/PS2ControllerAmba.v" in library work
Compiling verilog include file "src/opencores/global.inc"
Module <PS2MouseRegisters> compiled
Compiling verilog file "src/opencores/AmbaMaster.v" in library work
Compiling verilog include file "src/opencores/global.inc"
Module <PS2ControllerAmba> compiled
Compiling verilog file "src/opencores/MasterSlave.v" in library work
Module <AmbaMaster> compiled
Compiling verilog file "src/ControllerTopmodule.v" in library work
Module <MasterSlave> compiled
Module <ControllerTopmodule> compiled
No errors in compilation
Analysis of file <"ControllerTopmodule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ControllerTopmodule> in library <work> with parameters.
	read_add = "00000010"
	w_data = "0"

Analyzing hierarchy for module <MasterSlave> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <AmbaMaster> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000100000"
	READY = "00000000000000000000000000000010"
	RESET = "00000000000000000000000000000000"
	RESP = "00000000000000000000000000000011"
	VALID = "00000000000000000000000000000001"

Analyzing hierarchy for module <PS2ControllerAmba> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000100000"
	READY = "00000000000000000000000000000001"
	RESET = "00000000000000000000000000000000"
	RESP = "00000000000000000000000000000011"
	VALID = "00000000000000000000000000000010"

Analyzing hierarchy for module <PS2MouseRegisters> in library <work> with parameters.
	a_pos_x = "00000000"
	a_pos_y = "00000001"
	a_scale_x = "00000011"
	a_scale_y = "00000100"
	a_state = "00000010"
	m_read = "1"

Analyzing hierarchy for module <PS2MouseInterfaceAdapter> in library <work>.

Analyzing hierarchy for module <ps2_mouse_interface> in library <work> with parameters.
	DEBOUNCE_TIMER_BITS_PP = "00000000000000000000000000001000"
	DEBOUNCE_TIMER_VALUE_PP = "00000000000000000000000010111010"
	WATCHDOG_TIMER_BITS_PP = "00000000000000000000000000001111"
	WATCHDOG_TIMER_VALUE_PP = "00000000000000000100111000100000"
	m1_clk_h = "00000000000000000000000000000000"
	m1_clk_l = "00000000000000000000000000000010"
	m1_falling_edge = "00000000000000000000000000000001"
	m1_falling_wait = "00000000000000000000000000000011"
	m1_rising_edge = "00000000000000000000000000000110"
	m1_rising_wait = "00000000000000000000000000000100"
	m2_await_response = "00000000000000000000000000001010"
	m2_data_high_1 = "00000000000000000000000000000101"
	m2_data_high_2 = "00000000000000000000000000001000"
	m2_data_high_3 = "00000000000000000000000000001011"
	m2_data_low_1 = "00000000000000000000000000000100"
	m2_data_low_2 = "00000000000000000000000000000111"
	m2_data_low_3 = "00000000000000000000000000001001"
	m2_error_no_ack = "00000000000000000000000000001111"
	m2_gather = "00000000000000000000000000000001"
	m2_hold_clk_l = "00000000000000000000000000000110"
	m2_reset = "00000000000000000000000000001110"
	m2_use = "00000000000000000000000000000010"
	m2_verify = "00000000000000000000000000000011"
	m2_wait = "00000000000000000000000000000000"
	m3_data_ready = "00000000000000000000000000000001"
	m3_data_ready_ack = "00000000000000000000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ControllerTopmodule>.
	read_add = 8'b00000010
	w_data = 1'b0
Module <ControllerTopmodule> is correct for synthesis.
 
Analyzing module <MasterSlave> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000100000
Module <MasterSlave> is correct for synthesis.
 
Analyzing module <AmbaMaster> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000100000
	READY = 32'sb00000000000000000000000000000010
	RESET = 32'sb00000000000000000000000000000000
	RESP = 32'sb00000000000000000000000000000011
	VALID = 32'sb00000000000000000000000000000001
Module <AmbaMaster> is correct for synthesis.
 
Analyzing module <PS2ControllerAmba> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000100000
	READY = 32'sb00000000000000000000000000000001
	RESET = 32'sb00000000000000000000000000000000
	RESP = 32'sb00000000000000000000000000000011
	VALID = 32'sb00000000000000000000000000000010
WARNING:Xst:905 - "src/opencores/PS2ControllerAmba.v" line 170: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <AWREADY>, <RDATA>, <RRESP>, <RVALID>, <e_no_ack>, <e_no_read_reg>, <data_out>
Module <PS2ControllerAmba> is correct for synthesis.
 
Analyzing module <PS2MouseRegisters> in library <work>.
	a_pos_x = 8'b00000000
	a_pos_y = 8'b00000001
	a_scale_x = 8'b00000011
	a_scale_y = 8'b00000100
	a_state = 8'b00000010
	m_read = 1'b1
WARNING:Xst:1467 - "src/opencores/PS2MouseRegisters.v" line 117: Reset or set value is not constant in <r_status>. It could involve simulation mismatches
WARNING:Xst:1467 - "src/opencores/PS2MouseRegisters.v" line 118: Reset or set value is not constant in <r_pos_x>. It could involve simulation mismatches
WARNING:Xst:1467 - "src/opencores/PS2MouseRegisters.v" line 119: Reset or set value is not constant in <r_pos_y>. It could involve simulation mismatches
WARNING:Xst:1467 - "src/opencores/PS2MouseRegisters.v" line 121: Reset or set value is not constant in <r_scale_x>. It could involve simulation mismatches
WARNING:Xst:1467 - "src/opencores/PS2MouseRegisters.v" line 122: Reset or set value is not constant in <r_scale_y>. It could involve simulation mismatches
Module <PS2MouseRegisters> is correct for synthesis.
 
Analyzing module <PS2MouseInterfaceAdapter> in library <work>.
Module <PS2MouseInterfaceAdapter> is correct for synthesis.
 
Analyzing module <ps2_mouse_interface> in library <work>.
	DEBOUNCE_TIMER_BITS_PP = 32'sb00000000000000000000000000001000
	DEBOUNCE_TIMER_VALUE_PP = 32'sb00000000000000000000000010111010
	WATCHDOG_TIMER_BITS_PP = 32'sb00000000000000000000000000001111
	WATCHDOG_TIMER_VALUE_PP = 32'sb00000000000000000100111000100000
	m1_clk_h = 32'sb00000000000000000000000000000000
	m1_clk_l = 32'sb00000000000000000000000000000010
	m1_falling_edge = 32'sb00000000000000000000000000000001
	m1_falling_wait = 32'sb00000000000000000000000000000011
	m1_rising_edge = 32'sb00000000000000000000000000000110
	m1_rising_wait = 32'sb00000000000000000000000000000100
	m2_await_response = 32'sb00000000000000000000000000001010
	m2_data_high_1 = 32'sb00000000000000000000000000000101
	m2_data_high_2 = 32'sb00000000000000000000000000001000
	m2_data_high_3 = 32'sb00000000000000000000000000001011
	m2_data_low_1 = 32'sb00000000000000000000000000000100
	m2_data_low_2 = 32'sb00000000000000000000000000000111
	m2_data_low_3 = 32'sb00000000000000000000000000001001
	m2_error_no_ack = 32'sb00000000000000000000000000001111
	m2_gather = 32'sb00000000000000000000000000000001
	m2_hold_clk_l = 32'sb00000000000000000000000000000110
	m2_reset = 32'sb00000000000000000000000000001110
	m2_use = 32'sb00000000000000000000000000000010
	m2_verify = 32'sb00000000000000000000000000000011
	m2_wait = 32'sb00000000000000000000000000000000
	m3_data_ready = 32'sb00000000000000000000000000000001
	m3_data_ready_ack = 32'sb00000000000000000000000000000000
Module <ps2_mouse_interface> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AmbaMaster>.
    Related source file is "src/opencores/AmbaMaster.v".
WARNING:Xst:1305 - Output <AWPROT> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AWADDR> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <WVALID> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <BREADY> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AWVALID> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <WDATA> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <WSTRB> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wstate_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wstate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WVALID_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WSTRB_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WDATA_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BREADY_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AWVALID_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AWPROT_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AWADDR_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 2-bit latch for signal <rstate_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <ARADDR>.
    Found 1-bit register for signal <RREADY>.
    Found 1-bit register for signal <ARVALID>.
    Found 3-bit register for signal <ARPROT>.
    Found 2-bit register for signal <rstate>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <AmbaMaster> synthesized.


Synthesizing Unit <ps2_mouse_interface>.
    Related source file is "src/opencores/ps2.v".
WARNING:Xst:737 - Found 1-bit latch for signal <data_ready>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 1-bit register for signal <right_button>.
    Found 1-bit register for signal <left_button>.
    Found 1-bit register for signal <middle_button>.
    Found 9-bit register for signal <x_increment>.
    Found 9-bit register for signal <y_increment>.
    Found 6-bit up counter for signal <bit_count>.
    Found 8-bit up counter for signal <debounce_timer_count>.
    Found 3-bit register for signal <m1_state>.
    Found 6-bit comparator less for signal <m2_next_state$cmp_lt0000> created at line 226.
    Found 4-bit register for signal <m2_state>.
    Found 1-bit register for signal <m3_state>.
    Found 1-bit xor8 for signal <packet_good$xor0000>.
    Found 1-bit xor2 for signal <packet_good$xor0001> created at line 403.
    Found 1-bit xor8 for signal <packet_good$xor0002>.
    Found 1-bit xor2 for signal <packet_good$xor0003> created at line 403.
    Found 1-bit xor8 for signal <packet_good$xor0004>.
    Found 1-bit xor2 for signal <packet_good$xor0005> created at line 403.
    Found 33-bit register for signal <q>.
    Found 15-bit up counter for signal <watchdog_timer_count>.
    Summary:
	inferred   3 Counter(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Xor(s).
	inferred   2 Tristate(s).
Unit <ps2_mouse_interface> synthesized.


Synthesizing Unit <PS2MouseInterfaceAdapter>.
    Related source file is "src/opencores/PS2MouseInterfaceAdapter.v".
Unit <PS2MouseInterfaceAdapter> synthesized.


Synthesizing Unit <PS2MouseRegisters>.
    Related source file is "src/opencores/PS2MouseRegisters.v".
WARNING:Xst:653 - Signal <m_error_no_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 32-bit latch for signal <r_status>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:2110 - Clock of register <r_scale_x> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_scale_y> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_31> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_30> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_29> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_28> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_27> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_26> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_25> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_24> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_23> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_22> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_21> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_20> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_19> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_18> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_17> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_16> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_15> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_14> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_x_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_31> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_30> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_29> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_28> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_27> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_26> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_25> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_24> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_23> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_22> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_21> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_20> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_19> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_18> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_17> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_16> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_15> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_14> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <r_pos_y_0> seems to be also used in the data or control logic of that element.
    Found 8-bit comparator greater for signal <ENoReadReg>.
    Found 32-bit adder for signal <$add0000> created at line 129.
    Found 32-bit adder for signal <$add0001> created at line 130.
    Found 32-bit register for signal <r_pos_x>.
    Found 32-bit register for signal <r_pos_y>.
    Found 32-bit register for signal <r_scale_x>.
    Found 32-bit register for signal <r_scale_y>.
    Found 32-bit shifter logical right for signal <scaled_pos_x$shift0000> created at line 84.
    Found 32-bit shifter logical left for signal <scaled_pos_x$shift0001> created at line 84.
    Found 32-bit shifter logical right for signal <scaled_pos_y$shift0000> created at line 90.
    Found 32-bit shifter logical left for signal <scaled_pos_y$shift0001> created at line 90.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Combinational logic shifter(s).
Unit <PS2MouseRegisters> synthesized.


Synthesizing Unit <PS2ControllerAmba>.
    Related source file is "src/opencores/PS2ControllerAmba.v".
WARNING:Xst:647 - Input <AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 2-bit latch for signal <rstate_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit register for signal <RRESP>.
    Found 1-bit register for signal <BVALID>.
    Found 2-bit register for signal <BRESP>.
    Found 1-bit register for signal <RVALID>.
    Found 32-bit register for signal <RDATA>.
    Found 1-bit register for signal <WREADY>.
    Found 1-bit register for signal <AWREADY>.
    Found 1-bit register for signal <ARREADY>.
    Found 2-bit register for signal <rstate>.
    Found 2-bit register for signal <wstate>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <PS2ControllerAmba> synthesized.


Synthesizing Unit <MasterSlave>.
    Related source file is "src/opencores/MasterSlave.v".
Unit <MasterSlave> synthesized.


Synthesizing Unit <ControllerTopmodule>.
    Related source file is "src/ControllerTopmodule.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mstate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mckl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit up counter for signal <clkc>.
    Summary:
	inferred   1 Counter(s).
Unit <ControllerTopmodule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 90
 1-bit register                                        : 75
 2-bit register                                        : 5
 3-bit register                                        : 2
 32-bit register                                       : 3
 33-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 2
 32-bit latch                                          : 1
# Comparators                                          : 2
 6-bit comparator less                                 : 1
 8-bit comparator greater                              : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 6
 1-bit xor2                                            : 3
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_scale_x_2> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_2> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_25> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_25> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_30> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_30> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_3> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_3> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_26> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_26> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_31> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_31> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_4> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_4> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_27> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_27> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_5> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_5> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_28> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_28> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_6> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_6> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_29> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_29> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_7> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_7> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_8> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_8> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_9> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_9> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_10> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_10> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_11> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_11> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_12> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_12> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_13> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_13> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_14> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_14> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_15> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_15> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_20> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_20> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_16> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_16> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_21> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_21> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_17> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_17> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_22> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_22> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_0> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_0> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_18> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_18> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_23> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_23> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_1> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_1> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_19> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_19> 
INFO:Xst:2261 - The FF/Latch <r_scale_x_24> in Unit <ps2r> is equivalent to the following FF/Latch, which will be removed : <r_scale_y_24> 
WARNING:Xst:1710 - FF/Latch <r_scale_x_7> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_6> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_5> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_4> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_3> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_2> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_1> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_scale_x_0> (without init value) has a constant value of 0 in block <ps2r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_7> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_6> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_5> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_4> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_3> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_2> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARADDR_0> (without init value) has a constant value of 0 in block <master_dev>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_scale_x_8> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_9> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_10> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_11> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_12> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_13> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_14> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_15> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_16> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_17> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_18> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_19> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_20> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_21> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_22> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_23> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_24> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_25> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_26> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_27> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_28> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_29> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_30> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <r_scale_x_31> of sequential type is unconnected in block <ps2r>.
WARNING:Xst:2677 - Node <RDATA_8> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_9> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_10> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_11> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_12> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_13> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_14> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_15> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_16> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_17> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_18> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_19> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_20> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_21> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_22> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_23> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_24> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_25> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_26> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_27> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_28> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_29> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_30> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:2677 - Node <RDATA_31> of sequential type is unconnected in block <slave_dev>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <data_ready>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 250
 Flip-Flops                                            : 250
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 2
 32-bit latch                                          : 1
# Comparators                                          : 2
 6-bit comparator less                                 : 1
 8-bit comparator greater                              : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 6
 1-bit xor2                                            : 3
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ARADDR_0> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_2> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_3> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_4> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_5> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_6> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARADDR_7> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARPROT_0> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ARPROT_2> (without init value) has a constant value of 0 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BRESP_0> (without init value) has a constant value of 0 in block <PS2ControllerAmba>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RRESP_0> (without init value) has a constant value of 0 in block <PS2ControllerAmba>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_3> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
WARNING:Xst:1710 - FF/Latch <31> (without init value) has a constant value of 0 in block <LPM_LATCH_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <data_ready> is equivalent to a wire in block <ps2_mouse_interface>.

Optimizing unit <ControllerTopmodule> ...

Optimizing unit <AmbaMaster> ...
WARNING:Xst:1710 - FF/Latch <ARPROT_1> (without init value) has a constant value of 1 in block <AmbaMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc/slave_dev/AWREADY> (without init value) has a constant value of 1 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_7> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_6> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_5> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_4> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_3> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_2> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_1> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_y_0> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_7> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_6> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_5> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_4> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_3> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_2> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_1> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc/slave_dev/ps2r/r_scale_x_0> (without init value) has a constant value of 0 in block <ControllerTopmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_8> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_9> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_10> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_11> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_12> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_13> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_14> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_15> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_16> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_17> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_18> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_19> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_20> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_21> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_22> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_23> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_24> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_25> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_26> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_27> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_28> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_29> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_30> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_x_31> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_8> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_9> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_10> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_11> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_12> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_13> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_14> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_15> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_16> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_17> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_18> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_19> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_20> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_21> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_22> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_23> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_24> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_25> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_26> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_27> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_28> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_29> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_30> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_scale_y_31> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RRESP_1> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_31> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_30> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_29> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_28> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_27> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_26> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_25> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_24> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_23> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_22> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_21> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_20> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_19> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_18> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_17> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_16> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_15> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_14> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_13> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_12> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_11> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_10> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_9> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/RDATA_8> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/WREADY> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/BRESP_1> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/BVALID> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_31> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_28> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_30> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_29> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_27> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_26> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_23> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_25> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_24> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_22> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_21> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_20> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_19> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_18> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_17> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_14> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_16> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_15> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_13> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_12> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_9> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_11> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_10> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_x_8> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_31> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_30> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_27> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_29> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_28> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_26> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_25> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_22> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_24> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_23> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_21> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_20> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_17> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_19> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_18> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_16> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_15> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_14> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_13> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_12> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_11> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_8> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_10> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_9> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_7> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_6> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_5> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_4> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_3> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_2> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_1> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/r_pos_y_0> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_7> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_6> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_5> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_4> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_3> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_2> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_1> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/ps2r/ps2ia/ps2/y_increment_0> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/wstate_1> of sequential type is unconnected in block <ControllerTopmodule>.
WARNING:Xst:2677 - Node <mc/slave_dev/wstate_0> of sequential type is unconnected in block <ControllerTopmodule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControllerTopmodule, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ControllerTopmodule.ngr
Top Level Output File Name         : ControllerTopmodule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 224
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 21
#      LUT2                        : 26
#      LUT3                        : 36
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 52
#      LUT4_D                      : 7
#      LUT4_L                      : 12
#      MUXCY                       : 28
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 117
#      FDC                         : 6
#      FDCE                        : 1
#      FDCPE                       : 8
#      FDE                         : 10
#      FDR                         : 12
#      FDRE                        : 67
#      FDRS                        : 1
#      FDS                         : 3
#      LD                          : 4
#      LDC                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      IOBUF                       : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       99  out of   5888     1%  
 Number of Slice Flip Flops:            117  out of  11776     0%  
 Number of 4 input LUTs:                160  out of  11776     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  12  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)               | Load  |
-----------------------------------------------------------------------+-------------------------------------+-------+
N0                                                                     | NONE(mc/slave_dev/ps2r/r_pos_x_7)   | 8     |
mc/slave_dev/ps2r/ps2ia/ps2/m3_state                                   | NONE(mc/slave_dev/ps2r/r_status_0)  | 5     |
CLK_50MHZ                                                              | BUFGP                               | 100   |
mc/slave_dev/rstate_next_not0001(mc/slave_dev/rstate_next_not00011:O)  | NONE(*)(mc/slave_dev/rstate_next_1) | 2     |
mc/master_dev/rstate_next_not0001(mc/master_dev/rstate_next_not00011:O)| NONE(*)(mc/master_dev/rstate_next_1)| 2     |
-----------------------------------------------------------------------+-------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                             | Buffer(FF name)                  | Load  |
---------------------------------------------------------------------------+----------------------------------+-------+
BTN_WEST                                                                   | IBUF                             | 12    |
mc/slave_dev/ps2r/r_pos_x_0_and0000(mc/slave_dev/ps2r/r_pos_x_0_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_0)| 1     |
mc/slave_dev/ps2r/r_pos_x_0_or0000(mc/slave_dev/ps2r/r_pos_x_0_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_0)| 1     |
mc/slave_dev/ps2r/r_pos_x_1_and0000(mc/slave_dev/ps2r/r_pos_x_1_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_1)| 1     |
mc/slave_dev/ps2r/r_pos_x_1_or0000(mc/slave_dev/ps2r/r_pos_x_1_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_1)| 1     |
mc/slave_dev/ps2r/r_pos_x_2_and0000(mc/slave_dev/ps2r/r_pos_x_2_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_2)| 1     |
mc/slave_dev/ps2r/r_pos_x_2_or0000(mc/slave_dev/ps2r/r_pos_x_2_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_2)| 1     |
mc/slave_dev/ps2r/r_pos_x_3_and0000(mc/slave_dev/ps2r/r_pos_x_3_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_3)| 1     |
mc/slave_dev/ps2r/r_pos_x_3_or0000(mc/slave_dev/ps2r/r_pos_x_3_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_3)| 1     |
mc/slave_dev/ps2r/r_pos_x_4_and0000(mc/slave_dev/ps2r/r_pos_x_4_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_4)| 1     |
mc/slave_dev/ps2r/r_pos_x_4_or0000(mc/slave_dev/ps2r/r_pos_x_4_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_4)| 1     |
mc/slave_dev/ps2r/r_pos_x_5_and0000(mc/slave_dev/ps2r/r_pos_x_5_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_5)| 1     |
mc/slave_dev/ps2r/r_pos_x_5_or0000(mc/slave_dev/ps2r/r_pos_x_5_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_5)| 1     |
mc/slave_dev/ps2r/r_pos_x_6_and0000(mc/slave_dev/ps2r/r_pos_x_6_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_6)| 1     |
mc/slave_dev/ps2r/r_pos_x_6_or0000(mc/slave_dev/ps2r/r_pos_x_6_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_6)| 1     |
mc/slave_dev/ps2r/r_pos_x_7_and0000(mc/slave_dev/ps2r/r_pos_x_7_and00001:O)| NONE(mc/slave_dev/ps2r/r_pos_x_7)| 1     |
mc/slave_dev/ps2r/r_pos_x_7_or0000(mc/slave_dev/ps2r/r_pos_x_7_or00001:O)  | NONE(mc/slave_dev/ps2r/r_pos_x_7)| 1     |
---------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.677ns (Maximum Frequency: 149.774MHz)
   Minimum input arrival time before clock: 4.996ns
   Maximum output required time after clock: 7.148ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 6.677ns (frequency: 149.774MHz)
  Total number of paths / destination ports: 1198 / 196
-------------------------------------------------------------------------
Delay:               6.677ns (Levels of Logic = 3)
  Source:            mc/slave_dev/ps2r/ps2ia/ps2/m1_state_2 (FF)
  Destination:       mc/slave_dev/ps2r/ps2ia/ps2/m2_state_0 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: mc/slave_dev/ps2r/ps2ia/ps2/m1_state_2 to mc/slave_dev/ps2r/ps2ia/ps2/m2_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.104  mc/slave_dev/ps2r/ps2ia/ps2/m1_state_2 (mc/slave_dev/ps2r/ps2ia/ps2/m1_state_2)
     LUT3:I0->O           40   0.648   1.297  mc/slave_dev/ps2r/ps2ia/ps2/falling_edge_cmp_eq00001_1 (mc/slave_dev/ps2r/ps2ia/ps2/falling_edge_cmp_eq00001)
     LUT3:I2->O            1   0.648   0.452  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<0>1101 (mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<0>1101)
     LUT4:I2->O            1   0.648   0.420  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<0>1103 (mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<0>1103)
     FDRS:S                    0.869          mc/slave_dev/ps2r/ps2ia/ps2/m2_state_0
    ----------------------------------------
    Total                      6.677ns (3.404ns logic, 3.273ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50MHZ'
  Total number of paths / destination ports: 98 / 97
-------------------------------------------------------------------------
Offset:              4.996ns (Levels of Logic = 5)
  Source:            PS2_DATA (PAD)
  Destination:       mc/slave_dev/ps2r/ps2ia/ps2/m2_state_2 (FF)
  Destination Clock: CLK_50MHZ rising

  Data Path: PS2_DATA to mc/slave_dev/ps2r/ps2ia/ps2/m2_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.849   0.674  PS2_DATA_IOBUF (N31)
     LUT4_L:I0->LO         1   0.648   0.103  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>114_SW0 (N80)
     LUT4:I3->O            1   0.648   0.423  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>119_SW0 (N84)
     LUT4_L:I3->LO         1   0.648   0.103  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>119 (mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>119)
     LUT4:I3->O            1   0.648   0.000  mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>1441 (mc/slave_dev/ps2r/ps2ia/ps2/m2_next_state<2>144)
     FDS:D                     0.252          mc/slave_dev/ps2r/ps2ia/ps2/m2_state_2
    ----------------------------------------
    Total                      4.996ns (3.693ns logic, 1.303ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50MHZ'
  Total number of paths / destination ports: 16 / 10
-------------------------------------------------------------------------
Offset:              7.148ns (Levels of Logic = 2)
  Source:            mc/slave_dev/ps2r/ps2ia/ps2/m2_state_1 (FF)
  Destination:       PS2_DATA (PAD)
  Source Clock:      CLK_50MHZ rising

  Data Path: mc/slave_dev/ps2r/ps2ia/ps2/m2_state_1 to PS2_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             17   0.591   1.194  mc/slave_dev/ps2r/ps2ia/ps2/m2_state_1 (mc/slave_dev/ps2r/ps2ia/ps2/m2_state_1)
     LUT4:I0->O            1   0.648   0.420  mc/slave_dev/ps2r/ps2ia/ps2/ps2_data_hi_z_or0000_inv (mc/slave_dev/ps2r/ps2ia/ps2/ps2_data_hi_z_or0000_inv)
     IOBUF:T->IO               4.295          PS2_DATA_IOBUF (PS2_DATA)
    ----------------------------------------
    Total                      7.148ns (5.534ns logic, 1.614ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.08 secs
 
--> 

Total memory usage is 285092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  346 (   0 filtered)
Number of infos    :   37 (   0 filtered)

