// Seed: 2035897883
module module_0 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    output wor id_6,
    output supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input logic id_4,
    output logic id_5,
    input supply1 id_6,
    output logic id_7,
    output wor id_8
    , id_18,
    output tri id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    output tri0 id_16
);
  always id_5 <= 1;
  initial begin
    id_5 <= id_4;
    disable id_19;
  end
  module_0(
      id_15, id_16, id_0, id_2, id_8, id_16, id_9, id_14
  );
  assign id_7 = id_4;
endmodule
