{"vcs1":{"timestamp_begin":1746701496.176169292, "rt":7.39, "ut":7.04, "st":0.27}}
{"vcselab":{"timestamp_begin":1746701503.650628964, "rt":0.80, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746701504.509681534, "rt":0.91, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746701495.857008758}
{"VCS_COMP_START_TIME": 1746701495.857008758}
{"VCS_COMP_END_TIME": 1746701505.493254536}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 375132}}
{"vcselab": {"peak_mem": 174920}}
