
<!--
This XML file (created on Wed Oct 04 21:31:32 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>0013d4851278</host_id>
	<nic_id>0013d4851278</nic_id>
	<cdrive_id>7413850f</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Oct 04 21:31:32 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1802</cpu_freq>
	</cpu>
	<ram units="MB">1024</ram>
</machine>
<project>C:/altera/FPGA_course/ex19/ex19</project>
<revision>ex19</revision>
<compilation_summary>
	<flow_status>Successful - Wed Oct 04 21:31:32 2006</flow_status>
	<quartus_ii_version>6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</quartus_ii_version>
	<revision_name>ex19</revision_name>
	<top_level_entity_name>ex19</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>Yes</met_timing_requirements>
	<total_logic_elements>132 / 12,060 ( 1 % )</total_logic_elements>
	<total_pins>10 / 185 ( 5 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>0 / 239,616 ( 0 % )</total_memory_bits>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex19 -c ex19 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings</info>
	<info>Info: Elapsed time: 00:00:01</info>
	<info>Info: Processing ended: Wed Oct 04 21:31:32 2006</info>
	<info>Info: All timing requirements were met. See Report window for more details.</info>
	<info>Info: tco from clock &quot;clk&quot; to destination pin &quot;VgaRd0&quot; through register &quot;q[9]&quot; is 12.613 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>clk</clock_node_name>
		<clock_setting_name units="MHz">50</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">50.0</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>12.613 ns</actual>
	</nonclk>
	<clk>
		<name>clk</name>
		<slack>14.205 ns</slack>
		<required>50.00 MHz ( period = 20.000 ns )</required>
		<actual>172.56 MHz ( period = 5.795 ns )</actual>
	</clk>
</performance>
</talkback>
