// Seed: 551549624
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always_ff @(negedge 1 or posedge id_9 & (-1)) id_8[id_7 : 1] = id_4;
  module_0 modCall_1 (
      id_9,
      id_1
  );
  wire  id_10;
  logic id_11;
  ;
endmodule
