


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           Generic ARM 
                       Port
    9 00000000         ;
   10 00000000         ; File          : OS_CPU_A.S
   11 00000000         ; Version       : V1.70
   12 00000000         ; By            : Jean J. Labrosse
   13 00000000         ;
   14 00000000         ; For           : ARM7 or ARM9
   15 00000000         ; Mode          : ARM or Thumb
   16 00000000         ; Modified by   : shen cheng
   17 00000000         ; Modified date : 2006-7-4
   18 00000000         ;*******************************************************
                       *************************************************
   19 00000000                 INCLUDE          wm_config.inc
    1 00000000 00000001 
                       __TLS_OS_UCOS
                               EQU              1           ;ถักาป
    2 00000000         ;__TLS_OS_FREERTOS EQU 1
    3 00000000                 END
   20 00000000                 PRESERVE8
   21 00000000                 AREA             UCOS_ARM, CODE, READONLY
   22 00000000                 IF               :DEF: __TLS_OS_UCOS
   23 00000000                 IMPORT           OSRunning   ; External referenc
                                                            es
   24 00000000                 IMPORT           OSPrioCur
   25 00000000                 IMPORT           OSPrioHighRdy
   26 00000000                 IMPORT           OSTCBCur
   27 00000000                 IMPORT           OSTCBHighRdy
   28 00000000                 IMPORT           OSIntNesting
   29 00000000                 IMPORT           OSIntExit
   30 00000000                 IMPORT           OSTaskSwHook
   31 00000000                 IMPORT           OS_CPU_IRQ_ISR_Handler
   32 00000000         ;      IMPORT  OS_CPU_FIQ_ISR_Handler
   33 00000000         
   34 00000000         
   35 00000000                 EXPORT           OSCPUSaveSR ; Functions declare
                                                            d in this file
   36 00000000                 EXPORT           OSCPURestoreSR
   37 00000000                 EXPORT           OSStartHighRdy
   38 00000000                 EXPORT           OSCtxSw
   39 00000000                 EXPORT           OSIntCtxSw
   40 00000000                 EXPORT           OS_CPU_IRQ_ISR
   41 00000000                 EXPORT           OS_CPU_Tick_ISR
   42 00000000         
   43 00000000         
   44 00000000 000000C0 
                       NO_INT  EQU              0xC0        ; Mask used to disa



ARM Macro Assembler    Page 2 


                                                            ble interrupts (Bot
                                                            h FIR and IRQ)
   45 00000000 00000080 
                       NO_IRQ  EQU              0x80        ; Mask used to disa
                                                            ble interrupts (Bot
                                                            h FIR and IRQ)
   46 00000000 00000040 
                       NO_FIQ  EQU              0x40        ; Mask used to disa
                                                            ble interrupts (Bot
                                                            h FIR and IRQ)
   47 00000000 00000013 
                       SVC32_MODE
                               EQU              0x13
   48 00000000 00000011 
                       FIQ32_MODE
                               EQU              0x11
   49 00000000 00000012 
                       IRQ32_MODE
                               EQU              0x12
   50 00000000         
   51 00000000         
   52 00000000         ;*******************************************************
                       **************************************************
   53 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   54 00000000         ;
   55 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   56 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   57 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   58 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   59 00000000         ;              into the CPU's status register.
   60 00000000         ;
   61 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   62 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   63 00000000         ;
   64 00000000         ;
   65 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:
   66 00000000         ;
   67 00000000         ;                 void Task (void *p_arg)
   68 00000000         ;                 {
   69 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   70 00000000         ;                     OS_CPU_SR  cpu_sr;
   71 00000000         ;                 #endif
   72 00000000         ;
   73 00000000         ;                          :
   74 00000000         ;                          :
   75 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   76 00000000         ;                          :
   77 00000000         ;                          :
   78 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */



ARM Macro Assembler    Page 3 


   79 00000000         ;                          :
   80 00000000         ;                          :
   81 00000000         ;                 }
   82 00000000         ;
   83 00000000         ;              2) OS_CPU_SaveSR() is implemented as reco
                       mmended by Atmel's application note:
   84 00000000         ;
   85 00000000         ;                    "Disabling Interrupts at Processor 
                       Level"
   86 00000000         ;*******************************************************
                       **************************************************
   87 00000000         
   88 00000000         
   89 00000000         OSCPUSaveSR
   90 00000000 E10F0000        MRS              R0,CPSR     ; Set IRQ and FIQ b
                                                            its in CPSR to disa
                                                            ble all interrupts
   91 00000004 E38010C0        ORR              R1,R0,#NO_INT
   92 00000008 E121F001        MSR              CPSR_c,R1
   93 0000000C E10F1000        MRS              R1,CPSR     ; Confirm that CPSR
                                                             contains the prope
                                                            r interrupt disable
                                                             flags
   94 00000010 E20110C0        AND              R1,R1,#NO_INT
   95 00000014 E35100C0        CMP              R1,#NO_INT
   96 00000018 1AFFFFFE        BNE              OSCPUSaveSR ; Not properly disa
                                                            bled (try again)
   97 0000001C E12FFF1E        BX               LR          ; Disabled, return 
                                                            the original CPSR c
                                                            ontents in R0
   98 00000020         
   99 00000020         
  100 00000020         OSCPURestoreSR
  101 00000020 E121F000        MSR              CPSR_c,R0
  102 00000024 E12FFF1E        BX               LR
  103 00000028         
  104 00000028         
  105 00000028         ;*******************************************************
                       **************************************************
  106 00000028         ;                                          START MULTITA
                       SKING
  107 00000028         ;                                       void OSStartHigh
                       Rdy(void)
  108 00000028         ;
  109 00000028         ; Note(s) : 1) OSStartHighRdy() MUST:
  110 00000028         ;              a) Call OSTaskSwHook() then,
  111 00000028         ;              b) Set OSRunning to TRUE,
  112 00000028         ;              c) Switch to the highest priority task.
  113 00000028         ;*******************************************************
                       **************************************************
  114 00000028         
  115 00000028         OSStartHighRdy
  116 00000028         
  117 00000028 EBFFFFFE        BL               OSTaskSwHook ; OSTaskSwHook();
  118 0000002C         
  119 0000002C         
  120 0000002C E32FF0D3        MSR              CPSR_cxsf, #0xD3 ; Switch to SV
                                                            C mode with IRQ and
                                                             FIQ disabled



ARM Macro Assembler    Page 4 


  121 00000030         
  122 00000030 E59F41B0        LDR              R4, =OSRunning 
                                                            ; OSRunning = TRUE
  123 00000034 E3A05001        MOV              R5, #1
  124 00000038 E5C45000        STRB             R5, [R4]
  125 0000003C         
  126 0000003C         ; SWITCH TO HIGHEST PRIORITY TASK
  127 0000003C E59F41A8        LDR              R4, =OSTCBHighRdy ;    Get high
                                                            est priority task T
                                                            CB address
  128 00000040 E5944000        LDR              R4, [R4]    ;    get stack poin
                                                            ter
  129 00000044 E594D000        LDR              SP, [R4]    ;    switch to the 
                                                            new stack
  130 00000048         
  131 00000048 E49D4004        LDR              R4,  [SP], #4 ;    pop new task
                                                            's CPSR
  132 0000004C E16FF004        MSR              SPSR_cxsf,R4
  133 00000050 E8FDDFFF        LDMFD            SP!, {R0-R12,LR,PC}^ ;    pop n
                                                            ew task's context 
  134 00000054         
  135 00000054         
  136 00000054         ;*******************************************************
                       **************************************************
  137 00000054         ;                         PERFORM A CONTEXT SWITCH (From
                        task level) - OSCtxSw()
  138 00000054         ;
  139 00000054         ; Note(s) : 1) OSCtxSw() is called in SYS mode with BOTH
                        FIQ and IRQ interrupts DISABLED
  140 00000054         ;
  141 00000054         ;           2) The pseudo-code for OSCtxSw() is:
  142 00000054         ;              a) Save the current task's context onto t
                       he current task's stack
  143 00000054         ;              b) OSTCBCur->OSTCBStkPtr = SP;
  144 00000054         ;              c) OSTaskSwHook();
  145 00000054         ;              d) OSPrioCur             = OSPrioHighRdy;
                       
  146 00000054         ;              e) OSTCBCur              = OSTCBHighRdy;
  147 00000054         ;              f) SP                    = OSTCBHighRdy->
                       OSTCBStkPtr;
  148 00000054         ;              g) Restore the new task's context from th
                       e new task's stack
  149 00000054         ;              h) Return to new task's code
  150 00000054         ;
  151 00000054         ;           3) Upon entry:
  152 00000054         ;              OSTCBCur      points to the OS_TCB of the
                        task to suspend
  153 00000054         ;              OSTCBHighRdy  points to the OS_TCB of the
                        task to resume
  154 00000054         ;*******************************************************
                       **************************************************
  155 00000054         
  156 00000054         OSCtxSw
  157 00000054         ; SAVE CURRENT TASK'S CONTEXT
  158 00000054 E92D4000        STMFD            SP!, {LR}   ;     Push return a
                                                            ddress
  159 00000058 E92D4000        STMFD            SP!, {LR}
  160 0000005C E92D1FFF        STMFD            SP!, {R0-R12} ;     Push regist
                                                            ers



ARM Macro Assembler    Page 5 


  161 00000060 E10F4000        MRS              R4,  CPSR   ;     Push current 
                                                            CPSR
  162 00000064 E31E0001        TST              LR, #1      ;     See if called
                                                             from Thumb mode
  163 00000068 13844020        ORRNE            R4,  R4, #0x20 ;     If yes, Se
                                                            t the T-bit
  164 0000006C E92D0010        STMFD            SP!, {R4}
  165 00000070         
  166 00000070 E59F4178        LDR              R4, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  167 00000074 E5945000        LDR              R5, [R4]
  168 00000078 E585D000        STR              SP, [R5]
  169 0000007C         
  170 0000007C EBFFFFFE        BL               OSTaskSwHook ; OSTaskSwHook();
  171 00000080         
  172 00000080         
  173 00000080 E59F416C        LDR              R4, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy
  174 00000084 E59F516C        LDR              R5, =OSPrioHighRdy
  175 00000088 E5D56000        LDRB             R6, [R5]
  176 0000008C E5C46000        STRB             R6, [R4]
  177 00000090         
  178 00000090 E59F4158        LDR              R4, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  179 00000094 E59F6150        LDR              R6, =OSTCBHighRdy
  180 00000098 E5966000        LDR              R6, [R6]
  181 0000009C E5846000        STR              R6, [R4]
  182 000000A0         
  183 000000A0 E596D000        LDR              SP, [R6]    ; SP = OSTCBHighRdy
                                                            ->OSTCBStkPtr;
  184 000000A4         
  185 000000A4         ; RESTORE NEW TASK'S CONTEXT
  186 000000A4 E8BD0010        LDMFD            SP!, {R4}   ;    Pop new task's
                                                             CPSR
  187 000000A8 E16FF004        MSR              SPSR_cxsf, R4
  188 000000AC         
  189 000000AC E8FDDFFF        LDMFD            SP!, {R0-R12,LR,PC}^ ;    Pop n
                                                            ew task's context
  190 000000B0         
  191 000000B0         
  192 000000B0         ;*******************************************************
                       **************************************************
  193 000000B0         ;                   PERFORM A CONTEXT SWITCH (From inter
                       rupt level) - OSIntCtxSw()
  194 000000B0         ;
  195 000000B0         ; Note(s) : 1) OSIntCtxSw() is called in SYS mode with B
                       OTH FIQ and IRQ interrupts DISABLED
  196 000000B0         ;
  197 000000B0         ;           2) The pseudo-code for OSCtxSw() is:
  198 000000B0         ;              a) OSTaskSwHook();
  199 000000B0         ;              b) OSPrioCur             = OSPrioHighRdy;
                       
  200 000000B0         ;              c) OSTCBCur              = OSTCBHighRdy;
  201 000000B0         ;              d) SP                    = OSTCBHighRdy->
                       OSTCBStkPtr;
  202 000000B0         ;              e) Restore the new task's context from th
                       e new task's stack
  203 000000B0         ;              f) Return to new task's code
  204 000000B0         ;



ARM Macro Assembler    Page 6 


  205 000000B0         ;           3) Upon entry:
  206 000000B0         ;              OSTCBCur      points to the OS_TCB of the
                        task to suspend
  207 000000B0         ;              OSTCBHighRdy  points to the OS_TCB of the
                        task to resume
  208 000000B0         ;*******************************************************
                       **************************************************
  209 000000B0         
  210 000000B0         OSIntCtxSw
  211 000000B0 EBFFFFFE        BL               OSTaskSwHook ; OSTaskSwHook();
  212 000000B4         
  213 000000B4         
  214 000000B4 E59F4138        LDR              R4,=OSPrioCur ; OSPrioCur = OSP
                                                            rioHighRdy
  215 000000B8 E59F5138        LDR              R5,=OSPrioHighRdy
  216 000000BC E5D56000        LDRB             R6,[R5]
  217 000000C0 E5C46000        STRB             R6,[R4]
  218 000000C4         
  219 000000C4 E59F4124        LDR              R4,=OSTCBCur ; OSTCBCur  = OSTC
                                                            BHighRdy;
  220 000000C8 E59F611C        LDR              R6,=OSTCBHighRdy
  221 000000CC E5966000        LDR              R6,[R6]
  222 000000D0 E5846000        STR              R6,[R4]
  223 000000D4         
  224 000000D4 E596D000        LDR              SP,[R6]     ; SP = OSTCBHighRdy
                                                            ->OSTCBStkPtr;
  225 000000D8         
  226 000000D8         ; RESTORE NEW TASK'S CONTEXT
  227 000000D8 E8BD0010        LDMFD            SP!, {R4}   ;    Pop new task's
                                                             CPSR
  228 000000DC E16FF004        MSR              SPSR_cxsf, R4
  229 000000E0         
  230 000000E0 E8FDDFFF        LDMFD            SP!, {R0-R12,LR,PC}^ ;    Pop n
                                                            ew task's context
  231 000000E4         
  232 000000E4         ;*******************************************************
                       **************************************************
  233 000000E4         ;                                      IRQ Interrupt Ser
                       vice Routine
  234 000000E4         ;*******************************************************
                       **************************************************
  235 000000E4         OS_CPU_Tick_ISR
  236 000000E4         ; ---- SAVE CONTEXT OF CURRENT TASK ----
  237 000000E4         ; IRQ Mode:
  238 000000E4 E92D500F        STMFD            SP!,{R0-R3,R12,LR} ;   Push wor
                                                            king registers on t
                                                            he IRQ stack
  239 000000E8         
  240 000000E8 E1A0100D        MOV              R1,SP       ;   Save IRQ SP
  241 000000EC E28DD018        ADD              SP,SP,#(6*4) ;   Clean up IRQ s
                                                            tack
  242 000000F0         
  243 000000F0 E24E2004        SUB              R2,LR,#4    ;   Correct return 
                                                            address and save
  244 000000F4         
  245 000000F4 E14F3000        MRS              R3,SPSR     ;   Save SPSR of in
                                                            terrupted task
  246 000000F8         
  247 000000F8 E3A000D3        MOV              R0,#0xD3    ;   Disable interru



ARM Macro Assembler    Page 7 


                                                            pts for when we go 
                                                            back to SVC mode
  248 000000FC E161F000        MSR              SPSR_c,R0   ;   Prepare to swit
                                                            ch to SVC mode
  249 00000100         
  250 00000100 E59F00F4        LDR              R0,=.+8     ;   Setup PC for SV
                                                            C mode code (see be
                                                            low), current locat
                                                            ion + 2 instruction
                                                            s
  251 00000104 E1B0F000        MOVS             PC,R0       ;   Restore PC and 
                                                            CPSR
  252 00000108         
  253 00000108         ; SVC Mode:
  254 00000108 E92D0004        STMFD            SP!,{R2}    ;   Push task's ret
                                                            urns address
  255 0000010C E92D4000        STMFD            SP!,{LR}    ;   Push task's LR
  256 00000110 E92D1FF0        STMFD            SP!,{R4-R12} ;   Push task's R1
                                                            2-R4
  257 00000114 E1A04001        MOV              R4,R1       ;   Move R0-R3 from
                                                             IRQ stack to SVC s
                                                            tack
  258 00000118 E1A05003        MOV              R5,R3
  259 0000011C E8B4000F        LDMFD            R4!,{R0-R3} ;   Load R0-R3 from
                                                             IRQ stack
  260 00000120 E92D000F        STMFD            SP!,{R0-R3} ;   Push R0-R3
  261 00000124 E92D0020        STMFD            SP!,{R5}    ;   Push task's SPS
                                                            R
  262 00000128         
  263 00000128         ; ---- HANDLE NESTING COUNTER ----
  264 00000128 E59F00D0        LDR              R0,=OSIntNesting 
                                                            ; OSIntNesting++;
  265 0000012C E5D01000        LDRB             R1,[R0]
  266 00000130 E2811001        ADD              R1,R1,#1
  267 00000134 E5C01000        STRB             R1,[R0]
  268 00000138         
  269 00000138 E3510001        CMP              R1,#1       ; if (OSIntNesting 
                                                            == 1) {
  270 0000013C 1A000002        BNE              OS_CPU_Tick_ISR_1
  271 00000140         
  272 00000140 E59F40A8        LDR              R4,=OSTCBCur ;     OSTCBCur->OS
                                                            TCBStkPtr = SP
  273 00000144 E5945000        LDR              R5,[R4]
  274 00000148 E585D000        STR              SP,[R5]
  275 0000014C         
  276 0000014C         OS_CPU_Tick_ISR_1                    ; }
  277 0000014C         
  278 0000014C E59F30B0        LDR              R3,=OS_CPU_IRQ_ISR_Handler ; Ha
                                                            ndle timer interrup
                                                            t (see BSP.C)
  279 00000150 E1A0E00F        MOV              LR,PC
  280 00000154 E12FFF13        BX               R3
  281 00000158         
  282 00000158         ; ---- EXIT INTERRUPT ----
  283 00000158 E59F30A8        LDR              R3,=OSIntExit ; OSIntExit()
  284 0000015C E1A0E00F        MOV              LR,PC
  285 00000160 E12FFF13        BX               R3
  286 00000164         ; ---- RESTORE CONTEXT OF HIGH PRIORITY TASK ----
  287 00000164 E8BD0010        LDMFD            SP!,{R4}    ; Pop new task's SP



ARM Macro Assembler    Page 8 


                                                            SR
  288 00000168 E16FF004        MSR              SPSR_cxsf,R4
  289 0000016C         
  290 0000016C E8FDDFFF        LDMFD            SP!,{R0-R12,LR,PC}^ ; Pop new t
                                                            ask's R0-R12,LR and
                                                             PC
  291 00000170         
  292 00000170         ;*******************************************************
                       **************************************************
  293 00000170         ;                                      IRQ Interrupt Ser
                       vice Routine
  294 00000170         ;*******************************************************
                       **************************************************
  295 00000170         
  296 00000170         OS_CPU_IRQ_ISR
  297 00000170         ; Disable FIQ for a moment
  298 00000170 E321F0D2        MSR              CPSR_c, #(NO_INT :OR: IRQ32_MOD
E) 
                                                            ; Change to IRQ mod
                                                            e (to use the IRQ s
                                                            tack to handle inte
                                                            rrupt)
  299 00000174 E92D000E        STMFD            SP!, {R1-R3} ; PUSH WORKING REG
                                                            ISTERS ONTO IRQ STA
                                                            CK
  300 00000178 E1A0100D        MOV              R1, SP      ; Save   IRQ stack 
                                                            pointer
  301 0000017C E28DD00C        ADD              SP, SP,#12  ; Adjust IRQ stack 
                                                            pointer
  302 00000180 E24E2004        SUB              R2, LR,#4   ; Adjust PC for ret
                                                            urn address to task
                                                            
  303 00000184 E14F3000        MRS              R3, SPSR    ; Copy SPSR (i.e. i
                                                            nterrupted task's C
                                                            PSR) to R3
  304 00000188 E321F0D3        MSR              CPSR_c, #(NO_INT :OR: SVC32_MOD
E) 
                                                            ; Change to SVC mod
                                                            e
  305 0000018C         
  306 0000018C         ; SAVE TASK'S CONTEXT ONTO TASK'S STACK
  307 0000018C E92D0004        STMFD            SP!, {R2}   ;    Push task's Re
                                                            turn PC
  308 00000190 E92D4000        STMFD            SP!, {LR}   ;    Push task's LR
                                                            
  309 00000194 E92D1FF0        STMFD            SP!, {R4-R12} ;    Push task's 
                                                            R12-R4
  310 00000198         
  311 00000198 E8B10070        LDMFD            R1!, {R4-R6} ;    Move task's R
                                                            1-R3 from IRQ stack
                                                             to SVC stack
  312 0000019C E92D0070        STMFD            SP!, {R4-R6}
  313 000001A0 E92D0001        STMFD            SP!, {R0}   ;    Push task's R0
                                                                onto task's sta
                                                            ck
  314 000001A4 E92D0008        STMFD            SP!, {R3}   ;    Push task's CP
                                                            SR (i.e. IRQ's SPSR
                                                            )
  315 000001A8         



ARM Macro Assembler    Page 9 


  316 000001A8         ; HANDLE NESTING COUNTER
  317 000001A8 E59F0050        LDR              R0, =OSIntNesting 
                                                            ; OSIntNesting++;
  318 000001AC E5D01000        LDRB             R1, [R0]
  319 000001B0 E2811001        ADD              R1, R1,#1
  320 000001B4 E5C01000        STRB             R1, [R0]
  321 000001B8         
  322 000001B8 E3510001        CMP              R1, #1      ; if (OSIntNesting 
                                                            == 1) {
  323 000001BC 1A000002        BNE              OS_CPU_IRQ_ISR_1
  324 000001C0         
  325 000001C0 E59F4028        LDR              R4, =OSTCBCur ;     OSTCBCur->O
                                                            STCBStkPtr = SP
  326 000001C4 E5945000        LDR              R5, [R4]
  327 000001C8 E585D000        STR              SP, [R5]    ; }
  328 000001CC         
  329 000001CC         OS_CPU_IRQ_ISR_1
  330 000001CC E321F092        MSR              CPSR_c, #(NO_IRQ :OR: IRQ32_MOD
E) 
                                                            ; Re-enable FIQ, Ch
                                                            ange to IRQ mode (t
                                                            o use the IRQ stack
                                                             to handle interrup
                                                            t)
  331 000001D0         
  332 000001D0 EBFFFFFE        BL               OS_CPU_IRQ_ISR_Handler ; OS_CPU
                                                            _IRQ_ISR_Handler();
                                                            
  333 000001D4         
  334 000001D4         
  335 000001D4 E321F0D3        MSR              CPSR_c, #(NO_INT :OR: SVC32_MOD
E) 
                                                            ; Change to SVC mod
                                                            e
  336 000001D8         
  337 000001D8 EBFFFFFE        BL               OSIntExit   ; OSIntExit();
  338 000001DC         
  339 000001DC         
  340 000001DC         ; RESTORE NEW TASK'S CONTEXT
  341 000001DC E8BD0010        LDMFD            SP!, {R4}   ;    Pop new task's
                                                             CPSR
  342 000001E0 E16FF004        MSR              SPSR_cxsf, R4
  343 000001E4         
  344 000001E4 E8FDDFFF        LDMFD            SP!, {R0-R12,LR,PC}^ ;    Pop n
                                                            ew task's context
  345 000001E8                 ENDIF
  346 000001E8         
  347 000001E8                 END
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --xref --cpu=ARM966E-S --apcs=interwork --depend=.\objs\os_cpu_a.
d -o.\objs\os_cpu_a.o -I..\..\..\Include -I..\..\..\Src\OS\RTOS\include -I"D:\P



ARM Macro Assembler    Page 10 


rogram Files (x86)\keil4\ARM\RV31\INC" -I"D:\Program Files (x86)\keil4\ARM\CMSI
S\Include" --list=.\os_cpu_a.lst ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

OSCPURestoreSR 00000020

Symbol: OSCPURestoreSR
   Definitions
      At line 100 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 36 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OSCPURestoreSR used once
OSCPUSaveSR 00000000

Symbol: OSCPUSaveSR
   Definitions
      At line 89 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 35 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 96 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSCtxSw 00000054

Symbol: OSCtxSw
   Definitions
      At line 156 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 38 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OSCtxSw used once
OSIntCtxSw 000000B0

Symbol: OSIntCtxSw
   Definitions
      At line 210 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 39 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OSIntCtxSw used once
OSStartHighRdy 00000028

Symbol: OSStartHighRdy
   Definitions
      At line 115 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 37 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OSStartHighRdy used once
OS_CPU_IRQ_ISR 00000170

Symbol: OS_CPU_IRQ_ISR
   Definitions
      At line 296 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 40 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OS_CPU_IRQ_ISR used once
OS_CPU_IRQ_ISR_1 000001CC

Symbol: OS_CPU_IRQ_ISR_1
   Definitions
      At line 329 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 323 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OS_CPU_IRQ_ISR_1 used once
OS_CPU_Tick_ISR 000000E4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: OS_CPU_Tick_ISR
   Definitions
      At line 235 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 41 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OS_CPU_Tick_ISR used once
OS_CPU_Tick_ISR_1 0000014C

Symbol: OS_CPU_Tick_ISR_1
   Definitions
      At line 276 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 270 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OS_CPU_Tick_ISR_1 used once
UCOS_ARM 00000000

Symbol: UCOS_ARM
   Definitions
      At line 21 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      None
Comment: UCOS_ARM unused
|UCOS_ARM$$1fc| 00000108

Symbol: |UCOS_ARM$$1fc|
   Definitions
      None
   Uses
      None
Warning: |UCOS_ARM$$1fc| undefinedComment: |UCOS_ARM$$1fc| unused
11 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FIQ32_MODE 00000011

Symbol: FIQ32_MODE
   Definitions
      At line 48 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      None
Comment: FIQ32_MODE unused
IRQ32_MODE 00000012

Symbol: IRQ32_MODE
   Definitions
      At line 49 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 298 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 330 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

NO_FIQ 00000040

Symbol: NO_FIQ
   Definitions
      At line 46 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      None
Comment: NO_FIQ unused
NO_INT 000000C0

Symbol: NO_INT
   Definitions
      At line 44 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 91 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 94 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 95 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 298 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 304 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 335 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

NO_IRQ 00000080

Symbol: NO_IRQ
   Definitions
      At line 45 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 330 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: NO_IRQ used once
SVC32_MODE 00000013

Symbol: SVC32_MODE
   Definitions
      At line 47 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 304 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 335 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

__TLS_OS_UCOS 00000001

Symbol: __TLS_OS_UCOS
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 1 in file ..\..\..\Include\wm_config.inc
   Uses
      None
Comment: __TLS_OS_UCOS unused
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 29 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 283 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 337 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 28 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 264 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 317 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 24 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 173 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 214 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 25 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 174 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 215 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 23 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 122 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 26 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 166 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 178 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 219 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 272 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 325 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

   Definitions
      At line 27 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 127 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 179 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 220 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions
      At line 30 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 117 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 170 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 211 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

OS_CPU_IRQ_ISR_Handler 00000000

Symbol: OS_CPU_IRQ_ISR_Handler
   Definitions
      At line 31 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
   Uses
      At line 278 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s
      At line 332 in file ..\..\..\Src\OS\uCOS-II\ports\os_cpu_a.s

9 symbols
359 symbols in table
