
SoundTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009908  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007bc  08009ad8  08009ad8  0000aad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a294  0800a294  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a294  0800a294  0000b294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a29c  0800a29c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a29c  0800a29c  0000b29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2a0  0800a2a0  0000b2a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a2a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200001d4  0800a478  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  0800a478  0000c63c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001233c  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000271a  00000000  00000000  0001e540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00020c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000df7  00000000  00000000  00021df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000331f  00000000  00000000  00022bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016223  00000000  00000000  00025f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d69d4  00000000  00000000  0003c131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00112b05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e9c  00000000  00000000  00112b48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  001189e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ac0 	.word	0x08009ac0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009ac0 	.word	0x08009ac0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <store_char>:
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f24:	3301      	adds	r3, #1
 8000f26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d007      	beq.n	8000f46 <store_char+0x32>
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	79f9      	ldrb	r1, [r7, #7]
 8000f3e:	54d1      	strb	r1, [r2, r3]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <Uart_isr>:
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	f003 0320 	and.w	r3, r3, #32
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d023      	beq.n	8000fbe <Uart_isr+0x6a>
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	f003 0320 	and.w	r3, r3, #32
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d01e      	beq.n	8000fbe <Uart_isr+0x6a>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	73fb      	strb	r3, [r7, #15]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <Uart_isr+0x128>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d107      	bne.n	8000fa6 <Uart_isr+0x52>
 8000f96:	4b3a      	ldr	r3, [pc, #232]	@ (8001080 <Uart_isr+0x12c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4611      	mov	r1, r2
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffb8 	bl	8000f14 <store_char>
 8000fa4:	e063      	b.n	800106e <Uart_isr+0x11a>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a36      	ldr	r2, [pc, #216]	@ (8001084 <Uart_isr+0x130>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d15f      	bne.n	800106e <Uart_isr+0x11a>
 8000fae:	4b36      	ldr	r3, [pc, #216]	@ (8001088 <Uart_isr+0x134>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff ffac 	bl	8000f14 <store_char>
 8000fbc:	e057      	b.n	800106e <Uart_isr+0x11a>
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d055      	beq.n	8001074 <Uart_isr+0x120>
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d050      	beq.n	8001074 <Uart_isr+0x120>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a29      	ldr	r2, [pc, #164]	@ (800107c <Uart_isr+0x128>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d122      	bne.n	8001020 <Uart_isr+0xcc>
 8000fda:	4b2c      	ldr	r3, [pc, #176]	@ (800108c <Uart_isr+0x138>)
 8000fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fde:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <Uart_isr+0x138>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d108      	bne.n	8000ff8 <Uart_isr+0xa4>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68da      	ldr	r2, [r3, #12]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	e03c      	b.n	8001072 <Uart_isr+0x11e>
 8000ff8:	4b24      	ldr	r3, [pc, #144]	@ (800108c <Uart_isr+0x138>)
 8000ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffc:	4a23      	ldr	r2, [pc, #140]	@ (800108c <Uart_isr+0x138>)
 8000ffe:	5cd3      	ldrb	r3, [r2, r3]
 8001000:	737b      	strb	r3, [r7, #13]
 8001002:	4b22      	ldr	r3, [pc, #136]	@ (800108c <Uart_isr+0x138>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	3301      	adds	r3, #1
 8001008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800100c:	4a1f      	ldr	r2, [pc, #124]	@ (800108c <Uart_isr+0x138>)
 800100e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	7b7a      	ldrb	r2, [r7, #13]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	e028      	b.n	8001072 <Uart_isr+0x11e>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a18      	ldr	r2, [pc, #96]	@ (8001084 <Uart_isr+0x130>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d124      	bne.n	8001072 <Uart_isr+0x11e>
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <Uart_isr+0x13c>)
 800102a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <Uart_isr+0x13c>)
 800102e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001030:	429a      	cmp	r2, r3
 8001032:	d108      	bne.n	8001046 <Uart_isr+0xf2>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68da      	ldr	r2, [r3, #12]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	e015      	b.n	8001072 <Uart_isr+0x11e>
 8001046:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <Uart_isr+0x13c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	4a11      	ldr	r2, [pc, #68]	@ (8001090 <Uart_isr+0x13c>)
 800104c:	5cd3      	ldrb	r3, [r2, r3]
 800104e:	73bb      	strb	r3, [r7, #14]
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <Uart_isr+0x13c>)
 8001052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001054:	3301      	adds	r3, #1
 8001056:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800105a:	4a0d      	ldr	r2, [pc, #52]	@ (8001090 <Uart_isr+0x13c>)
 800105c:	6453      	str	r3, [r2, #68]	@ 0x44
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	7bba      	ldrb	r2, [r7, #14]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	e001      	b.n	8001072 <Uart_isr+0x11e>
 800106e:	bf00      	nop
 8001070:	e000      	b.n	8001074 <Uart_isr+0x120>
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000048c 	.word	0x2000048c
 8001080:	20000280 	.word	0x20000280
 8001084:	20000444 	.word	0x20000444
 8001088:	20000284 	.word	0x20000284
 800108c:	200001f0 	.word	0x200001f0
 8001090:	20000238 	.word	0x20000238

08001094 <DWT_Init>:

/**
  * @brief DWT (Data Watchpoint and Trace)  
  * @retval None
  */
void DWT_Init(void) {
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
    // TRCENA  (DWT )
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <DWT_Init+0x2c>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	4a08      	ldr	r2, [pc, #32]	@ (80010c0 <DWT_Init+0x2c>)
 800109e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010a2:	60d3      	str	r3, [r2, #12]
    // CYCCNT  
    DWT->CYCCNT = 0;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <DWT_Init+0x30>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
    // CYCCNT  
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <DWT_Init+0x30>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <DWT_Init+0x30>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6013      	str	r3, [r2, #0]
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000edf0 	.word	0xe000edf0
 80010c4:	e0001000 	.word	0xe0001000

080010c8 <UART_Printf>:
/**
  * @brief UART2  printf 
  * @param format:   
  * @retval None
  */
void UART_Printf(const char *format, ...) {
 80010c8:	b40f      	push	{r0, r1, r2, r3}
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b09a      	sub	sp, #104	@ 0x68
 80010ce:	af00      	add	r7, sp, #0
    char str[100];
    va_list args;
    va_start(args, format);
 80010d0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010d4:	603b      	str	r3, [r7, #0]
    vsprintf(str, format, args);
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80010dc:	4618      	mov	r0, r3
 80010de:	f005 fea5 	bl	8006e2c <vsiprintf>
    va_end(args);
    // UART  (Blocking )
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff f8e3 	bl	80002b0 <strlen>
 80010ea:	4603      	mov	r3, r0
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	1d39      	adds	r1, r7, #4
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <UART_Printf+0x40>)
 80010f6:	f004 f93d 	bl	8005374 <HAL_UART_Transmit>
}
 80010fa:	bf00      	nop
 80010fc:	3768      	adds	r7, #104	@ 0x68
 80010fe:	46bd      	mov	sp, r7
 8001100:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001104:	b004      	add	sp, #16
 8001106:	4770      	bx	lr
 8001108:	20000444 	.word	0x20000444

0800110c <set_motor_direction>:
    return distance;
}

/*     */
void set_motor_direction(uint8_t motor_id, uint8_t direction)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	460a      	mov	r2, r1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	4613      	mov	r3, r2
 800111a:	71bb      	strb	r3, [r7, #6]
    GPIO_TypeDef *in1_port = NULL, *in2_port = NULL;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
    uint16_t in1_pin = 0, in2_pin = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	81fb      	strh	r3, [r7, #14]
 8001128:	2300      	movs	r3, #0
 800112a:	81bb      	strh	r3, [r7, #12]

    if (motor_id == MOTOR_A) {
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d108      	bne.n	8001144 <set_motor_direction+0x38>
        in1_port = M1_IN1_PORT;
 8001132:	4b31      	ldr	r3, [pc, #196]	@ (80011f8 <set_motor_direction+0xec>)
 8001134:	617b      	str	r3, [r7, #20]
        in2_port = M1_IN2_PORT;
 8001136:	4b30      	ldr	r3, [pc, #192]	@ (80011f8 <set_motor_direction+0xec>)
 8001138:	613b      	str	r3, [r7, #16]
        in1_pin  = M1_IN1_PIN;
 800113a:	2301      	movs	r3, #1
 800113c:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M1_IN2_PIN;
 800113e:	2302      	movs	r3, #2
 8001140:	81bb      	strh	r3, [r7, #12]
 8001142:	e017      	b.n	8001174 <set_motor_direction+0x68>
    } else if (motor_id == MOTOR_B) {
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b02      	cmp	r3, #2
 8001148:	d109      	bne.n	800115e <set_motor_direction+0x52>
        in1_port = M2_IN1_PORT;
 800114a:	4b2b      	ldr	r3, [pc, #172]	@ (80011f8 <set_motor_direction+0xec>)
 800114c:	617b      	str	r3, [r7, #20]
        in2_port = M2_IN2_PORT;
 800114e:	4b2a      	ldr	r3, [pc, #168]	@ (80011f8 <set_motor_direction+0xec>)
 8001150:	613b      	str	r3, [r7, #16]
        in1_pin  = M2_IN1_PIN;
 8001152:	2304      	movs	r3, #4
 8001154:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M2_IN2_PIN;
 8001156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115a:	81bb      	strh	r3, [r7, #12]
 800115c:	e00a      	b.n	8001174 <set_motor_direction+0x68>
    }else if (motor_id == MOTOR_C) {
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	2b03      	cmp	r3, #3
 8001162:	d144      	bne.n	80011ee <set_motor_direction+0xe2>
        in1_port = M3_IN1_PORT;
 8001164:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <set_motor_direction+0xf0>)
 8001166:	617b      	str	r3, [r7, #20]
        in2_port = M3_IN2_PORT;
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <set_motor_direction+0xf0>)
 800116a:	613b      	str	r3, [r7, #16]
        in1_pin  = M3_IN1_PIN;
 800116c:	2308      	movs	r3, #8
 800116e:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M3_IN2_PIN;
 8001170:	2310      	movs	r3, #16
 8001172:	81bb      	strh	r3, [r7, #12]
    }
    else {
        return;
    }

    if (direction == FORWARD) {
 8001174:	79bb      	ldrb	r3, [r7, #6]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d10c      	bne.n	8001194 <set_motor_direction+0x88>
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_SET);
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	2201      	movs	r2, #1
 800117e:	4619      	mov	r1, r3
 8001180:	6978      	ldr	r0, [r7, #20]
 8001182:	f001 fe03 	bl	8002d8c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_RESET);
 8001186:	89bb      	ldrh	r3, [r7, #12]
 8001188:	2200      	movs	r2, #0
 800118a:	4619      	mov	r1, r3
 800118c:	6938      	ldr	r0, [r7, #16]
 800118e:	f001 fdfd 	bl	8002d8c <HAL_GPIO_WritePin>
 8001192:	e02d      	b.n	80011f0 <set_motor_direction+0xe4>

    } else if (direction == BACKWARD) {
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	2b02      	cmp	r3, #2
 8001198:	d10c      	bne.n	80011b4 <set_motor_direction+0xa8>
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	2200      	movs	r2, #0
 800119e:	4619      	mov	r1, r3
 80011a0:	6978      	ldr	r0, [r7, #20]
 80011a2:	f001 fdf3 	bl	8002d8c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_SET);
 80011a6:	89bb      	ldrh	r3, [r7, #12]
 80011a8:	2201      	movs	r2, #1
 80011aa:	4619      	mov	r1, r3
 80011ac:	6938      	ldr	r0, [r7, #16]
 80011ae:	f001 fded 	bl	8002d8c <HAL_GPIO_WritePin>
 80011b2:	e01d      	b.n	80011f0 <set_motor_direction+0xe4>
    }
    else if (direction == BACKWARD) {
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d10c      	bne.n	80011d4 <set_motor_direction+0xc8>
           HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 80011ba:	89fb      	ldrh	r3, [r7, #14]
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	6978      	ldr	r0, [r7, #20]
 80011c2:	f001 fde3 	bl	8002d8c <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_SET);
 80011c6:	89bb      	ldrh	r3, [r7, #12]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4619      	mov	r1, r3
 80011cc:	6938      	ldr	r0, [r7, #16]
 80011ce:	f001 fddd 	bl	8002d8c <HAL_GPIO_WritePin>
 80011d2:	e00d      	b.n	80011f0 <set_motor_direction+0xe4>
       }
    else { // STOP (coast)
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 80011d4:	89fb      	ldrh	r3, [r7, #14]
 80011d6:	2200      	movs	r2, #0
 80011d8:	4619      	mov	r1, r3
 80011da:	6978      	ldr	r0, [r7, #20]
 80011dc:	f001 fdd6 	bl	8002d8c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_RESET);
 80011e0:	89bb      	ldrh	r3, [r7, #12]
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	6938      	ldr	r0, [r7, #16]
 80011e8:	f001 fdd0 	bl	8002d8c <HAL_GPIO_WritePin>
 80011ec:	e000      	b.n	80011f0 <set_motor_direction+0xe4>
        return;
 80011ee:	bf00      	nop
    }
}
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40020400 	.word	0x40020400
 80011fc:	40020800 	.word	0x40020800

08001200 <set_motor_speed>:


/*     PWM_MAX TIM1 ARR    */
void set_motor_speed(uint8_t motor_id, uint16_t speed)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	80bb      	strh	r3, [r7, #4]
    if (speed > PWM_MAX_VALUE) speed = PWM_MAX_VALUE;
 8001210:	88bb      	ldrh	r3, [r7, #4]
 8001212:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001216:	d902      	bls.n	800121e <set_motor_speed+0x1e>
 8001218:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800121c:	80bb      	strh	r3, [r7, #4]

    if (motor_id == MOTOR_A) {
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d104      	bne.n	800122e <set_motor_speed+0x2e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <set_motor_speed+0x58>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	88ba      	ldrh	r2, [r7, #4]
 800122a:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
    } else if (motor_id == MOTOR_C) {
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, speed);
    }

}
 800122c:	e00e      	b.n	800124c <set_motor_speed+0x4c>
    } else if (motor_id == MOTOR_B) {
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b02      	cmp	r3, #2
 8001232:	d104      	bne.n	800123e <set_motor_speed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <set_motor_speed+0x58>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	88ba      	ldrh	r2, [r7, #4]
 800123a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800123c:	e006      	b.n	800124c <set_motor_speed+0x4c>
    } else if (motor_id == MOTOR_C) {
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d103      	bne.n	800124c <set_motor_speed+0x4c>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, speed);
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <set_motor_speed+0x5c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	88ba      	ldrh	r2, [r7, #4]
 800124a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	200002dc 	.word	0x200002dc
 800125c:	200003b4 	.word	0x200003b4

08001260 <motor_control_init>:
/**
  * @brief       .
  * @retval None
  */
void motor_control_init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    // 1. PWM   (PA8: ENA, PA9: ENB)
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001264:	2100      	movs	r1, #0
 8001266:	4812      	ldr	r0, [pc, #72]	@ (80012b0 <motor_control_init+0x50>)
 8001268:	f002 fd74 	bl	8003d54 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800126c:	2104      	movs	r1, #4
 800126e:	4810      	ldr	r0, [pc, #64]	@ (80012b0 <motor_control_init+0x50>)
 8001270:	f002 fd70 	bl	8003d54 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001274:	2100      	movs	r1, #0
 8001276:	480f      	ldr	r0, [pc, #60]	@ (80012b4 <motor_control_init+0x54>)
 8001278:	f002 fd6c 	bl	8003d54 <HAL_TIM_PWM_Start>



    // 2.     ()
    set_motor_direction(MOTOR_A, STOP);
 800127c:	2100      	movs	r1, #0
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ff44 	bl	800110c <set_motor_direction>
    set_motor_direction(MOTOR_B, STOP);
 8001284:	2100      	movs	r1, #0
 8001286:	2002      	movs	r0, #2
 8001288:	f7ff ff40 	bl	800110c <set_motor_direction>
    set_motor_direction(MOTOR_C, STOP);
 800128c:	2100      	movs	r1, #0
 800128e:	2003      	movs	r0, #3
 8001290:	f7ff ff3c 	bl	800110c <set_motor_direction>

    // 3.     (0)
    set_motor_speed(MOTOR_A, 0);
 8001294:	2100      	movs	r1, #0
 8001296:	2001      	movs	r0, #1
 8001298:	f7ff ffb2 	bl	8001200 <set_motor_speed>
    set_motor_speed(MOTOR_B, 0);
 800129c:	2100      	movs	r1, #0
 800129e:	2002      	movs	r0, #2
 80012a0:	f7ff ffae 	bl	8001200 <set_motor_speed>
    set_motor_speed(MOTOR_C, 0);
 80012a4:	2100      	movs	r1, #0
 80012a6:	2003      	movs	r0, #3
 80012a8:	f7ff ffaa 	bl	8001200 <set_motor_speed>

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200002dc 	.word	0x200002dc
 80012b4:	200003b4 	.word	0x200003b4

080012b8 <update_odometry>:

/**
  *   IMU    (x, y, yaw)   .
  */
void update_odometry(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b090      	sub	sp, #64	@ 0x40
 80012bc:	af00      	add	r7, sp, #0
	const float PI = 3.1415926535f;
 80012be:	4b8d      	ldr	r3, [pc, #564]	@ (80014f4 <update_odometry+0x23c>)
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
	    const int PERIOD = TIMER_PERIOD; // 65536
 80012c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012c6:	633b      	str	r3, [r7, #48]	@ 0x30

	    // 1.    
	    int current_enc_L = (int)__HAL_TIM_GET_COUNTER(&htim3);
 80012c8:	4b8b      	ldr	r3, [pc, #556]	@ (80014f8 <update_odometry+0x240>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    int current_enc_R = (int)__HAL_TIM_GET_COUNTER(&htim8);
 80012d0:	4b8a      	ldr	r3, [pc, #552]	@ (80014fc <update_odometry+0x244>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	    // 2.    (Delta Pulse) -   
	    int delta_L_pulse = current_enc_L - prev_enc_L;
 80012d8:	4b89      	ldr	r3, [pc, #548]	@ (8001500 <update_odometry+0x248>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	    int delta_R_pulse = current_enc_R - prev_enc_R;
 80012e2:	4b88      	ldr	r3, [pc, #544]	@ (8001504 <update_odometry+0x24c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	63bb      	str	r3, [r7, #56]	@ 0x38

	    //   
	    if (delta_L_pulse > (PERIOD / 2)) {
 80012ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ee:	0fda      	lsrs	r2, r3, #31
 80012f0:	4413      	add	r3, r2
 80012f2:	105b      	asrs	r3, r3, #1
 80012f4:	461a      	mov	r2, r3
 80012f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012f8:	4293      	cmp	r3, r2
 80012fa:	dd04      	ble.n	8001306 <update_odometry+0x4e>
	        delta_L_pulse -= PERIOD; //   
 80012fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001304:	e00c      	b.n	8001320 <update_odometry+0x68>
	    } else if (delta_L_pulse < -(PERIOD / 2)) {
 8001306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001308:	0fda      	lsrs	r2, r3, #31
 800130a:	4413      	add	r3, r2
 800130c:	105b      	asrs	r3, r3, #1
 800130e:	425b      	negs	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001314:	4293      	cmp	r3, r2
 8001316:	da03      	bge.n	8001320 <update_odometry+0x68>
	        delta_L_pulse += PERIOD; //   
 8001318:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800131a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131c:	4413      	add	r3, r2
 800131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	    }

	    if (delta_R_pulse > (PERIOD / 2)) {
 8001320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001322:	0fda      	lsrs	r2, r3, #31
 8001324:	4413      	add	r3, r2
 8001326:	105b      	asrs	r3, r3, #1
 8001328:	461a      	mov	r2, r3
 800132a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800132c:	4293      	cmp	r3, r2
 800132e:	dd04      	ble.n	800133a <update_odometry+0x82>
	        delta_R_pulse -= PERIOD;
 8001330:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001338:	e00c      	b.n	8001354 <update_odometry+0x9c>
	    } else if (delta_R_pulse < -(PERIOD / 2)) {
 800133a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800133c:	0fda      	lsrs	r2, r3, #31
 800133e:	4413      	add	r3, r2
 8001340:	105b      	asrs	r3, r3, #1
 8001342:	425b      	negs	r3, r3
 8001344:	461a      	mov	r2, r3
 8001346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001348:	4293      	cmp	r3, r2
 800134a:	da03      	bge.n	8001354 <update_odometry+0x9c>
	        delta_R_pulse += PERIOD;
 800134c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800134e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001350:	4413      	add	r3, r2
 8001352:	63bb      	str	r3, [r7, #56]	@ 0x38
	    }

	    prev_enc_L = current_enc_L;
 8001354:	4a6a      	ldr	r2, [pc, #424]	@ (8001500 <update_odometry+0x248>)
 8001356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001358:	6013      	str	r3, [r2, #0]
	    prev_enc_R = current_enc_R;
 800135a:	4a6a      	ldr	r2, [pc, #424]	@ (8001504 <update_odometry+0x24c>)
 800135c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800135e:	6013      	str	r3, [r2, #0]

	    // 3.     (mm) 
	    float distance_L_mm = (float)delta_L_pulse / ENCODER_RESOLUTION * (2.0f * PI * WHEEL_RADIUS_MM);
 8001360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136a:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8001508 <update_odometry+0x250>
 800136e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001372:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001376:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800137a:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 800137e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001386:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	    float distance_R_mm = (float)delta_R_pulse / ENCODER_RESOLUTION * (2.0f * PI * WHEEL_RADIUS_MM);
 800138a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001394:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001508 <update_odometry+0x250>
 8001398:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800139c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013a4:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 80013a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80013ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b0:	edc7 7a08 	vstr	s15, [r7, #32]

	    //       
	    float distance_center_mm = (distance_R_mm + distance_L_mm) / 2.0f;
 80013b4:	ed97 7a08 	vldr	s14, [r7, #32]
 80013b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013c0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c8:	edc7 7a07 	vstr	s15, [r7, #28]
	    float delta_theta_rad = (distance_R_mm - distance_L_mm) / ROBOT_AXLE_LENGTH_MM; //  ()
 80013cc:	ed97 7a08 	vldr	s14, [r7, #32]
 80013d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013d8:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 800150c <update_odometry+0x254>
 80013dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e0:	edc7 7a06 	vstr	s15, [r7, #24]


	    // 4.  (X, Y)   (Yaw)  (Middle Point   )

	    // 4-1.  Yaw  
	    float current_yaw_rad = g_robot_yaw * PI / 180.0f;
 80013e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001510 <update_odometry+0x258>)
 80013e6:	ed93 7a00 	vldr	s14, [r3]
 80013ea:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013f2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001514 <update_odometry+0x25c>
 80013f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fa:	edc7 7a05 	vstr	s15, [r7, #20]

	    // 4-2.   (Average Yaw) : X, Y   ( )
	    float avg_yaw_rad = current_yaw_rad + delta_theta_rad / 2.0f;
 80013fe:	ed97 7a06 	vldr	s14, [r7, #24]
 8001402:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140a:	ed97 7a05 	vldr	s14, [r7, #20]
 800140e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001412:	edc7 7a04 	vstr	s15, [r7, #16]

	    // 4-3. X, Y  
	    float delta_x = distance_center_mm * cosf(avg_yaw_rad);
 8001416:	ed97 0a04 	vldr	s0, [r7, #16]
 800141a:	f007 fddd 	bl	8008fd8 <cosf>
 800141e:	eeb0 7a40 	vmov.f32	s14, s0
 8001422:	edd7 7a07 	vldr	s15, [r7, #28]
 8001426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142a:	edc7 7a03 	vstr	s15, [r7, #12]
	    float delta_y = distance_center_mm * sinf(avg_yaw_rad);
 800142e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001432:	f007 fe15 	bl	8009060 <sinf>
 8001436:	eeb0 7a40 	vmov.f32	s14, s0
 800143a:	edd7 7a07 	vldr	s15, [r7, #28]
 800143e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001442:	edc7 7a02 	vstr	s15, [r7, #8]

	    g_robot_x += delta_x;
 8001446:	4b34      	ldr	r3, [pc, #208]	@ (8001518 <update_odometry+0x260>)
 8001448:	ed93 7a00 	vldr	s14, [r3]
 800144c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001454:	4b30      	ldr	r3, [pc, #192]	@ (8001518 <update_odometry+0x260>)
 8001456:	edc3 7a00 	vstr	s15, [r3]
	    g_robot_y += delta_y;
 800145a:	4b30      	ldr	r3, [pc, #192]	@ (800151c <update_odometry+0x264>)
 800145c:	ed93 7a00 	vldr	s14, [r3]
 8001460:	edd7 7a02 	vldr	s15, [r7, #8]
 8001464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001468:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <update_odometry+0x264>)
 800146a:	edc3 7a00 	vstr	s15, [r3]

	    // 4-4. Yaw    
	    float next_yaw_rad = current_yaw_rad + delta_theta_rad;
 800146e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001472:	edd7 7a06 	vldr	s15, [r7, #24]
 8001476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147a:	edc7 7a01 	vstr	s15, [r7, #4]
	    g_robot_yaw = next_yaw_rad * 180.0f / PI;
 800147e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001482:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001514 <update_odometry+0x25c>
 8001486:	ee67 6a87 	vmul.f32	s13, s15, s14
 800148a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800148e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001492:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <update_odometry+0x258>)
 8001494:	edc3 7a00 	vstr	s15, [r3]

	    // Yaw   (0~359.999)
	    while (g_robot_yaw >= 360.0f) g_robot_yaw -= 360.0f;
 8001498:	e009      	b.n	80014ae <update_odometry+0x1f6>
 800149a:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <update_odometry+0x258>)
 800149c:	edd3 7a00 	vldr	s15, [r3]
 80014a0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001520 <update_odometry+0x268>
 80014a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <update_odometry+0x258>)
 80014aa:	edc3 7a00 	vstr	s15, [r3]
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <update_odometry+0x258>)
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001520 <update_odometry+0x268>
 80014b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	daeb      	bge.n	800149a <update_odometry+0x1e2>
	    while (g_robot_yaw < 0.0f) g_robot_yaw += 360.0f;
 80014c2:	e009      	b.n	80014d8 <update_odometry+0x220>
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <update_odometry+0x258>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001520 <update_odometry+0x268>
 80014ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <update_odometry+0x258>)
 80014d4:	edc3 7a00 	vstr	s15, [r3]
 80014d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <update_odometry+0x258>)
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d4ed      	bmi.n	80014c4 <update_odometry+0x20c>
}
 80014e8:	bf00      	nop
 80014ea:	bf00      	nop
 80014ec:	3740      	adds	r7, #64	@ 0x40
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40490fdb 	.word	0x40490fdb
 80014f8:	2000036c 	.word	0x2000036c
 80014fc:	200003fc 	.word	0x200003fc
 8001500:	200004e0 	.word	0x200004e0
 8001504:	200004e4 	.word	0x200004e4
 8001508:	447a0000 	.word	0x447a0000
 800150c:	43200000 	.word	0x43200000
 8001510:	200004dc 	.word	0x200004dc
 8001514:	43340000 	.word	0x43340000
 8001518:	200004d4 	.word	0x200004d4
 800151c:	200004d8 	.word	0x200004d8
 8001520:	43b40000 	.word	0x43b40000

08001524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001524:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001528:	b0c6      	sub	sp, #280	@ 0x118
 800152a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800152c:	f001 f860 	bl	80025f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001530:	f000 f868 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001534:	f000 fb8c 	bl	8001c50 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001538:	f000 fb36 	bl	8001ba8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800153c:	f000 f9a8 	bl	8001890 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001540:	f000 f8fa 	bl	8001738 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001544:	f000 fa7e 	bl	8001a44 <MX_TIM4_Init>
  MX_I2C1_Init();
 8001548:	f000 f8c8 	bl	80016dc <MX_I2C1_Init>
  MX_USART3_UART_Init();
 800154c:	f000 fb56 	bl	8001bfc <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001550:	f000 fa24 	bl	800199c <MX_TIM3_Init>
  MX_TIM8_Init();
 8001554:	f000 fad0 	bl	8001af8 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  // DWT  (   )
  DWT_Init();
 8001558:	f7ff fd9c 	bl	8001094 <DWT_Init>
  UART_Printf("STM32 HC-SR04 Measurement Ready (Trig: PA0, Echo: PA1)\r\n");
 800155c:	4821      	ldr	r0, [pc, #132]	@ (80015e4 <main+0xc0>)
 800155e:	f7ff fdb3 	bl	80010c8 <UART_Printf>


  motor_control_init(); // <-   (PWM Start + )
 8001562:	f7ff fe7d 	bl	8001260 <motor_control_init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001566:	2100      	movs	r1, #0
 8001568:	481f      	ldr	r0, [pc, #124]	@ (80015e8 <main+0xc4>)
 800156a:	f002 fbf3 	bl	8003d54 <HAL_TIM_PWM_Start>

  //  
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800156e:	213c      	movs	r1, #60	@ 0x3c
 8001570:	481e      	ldr	r0, [pc, #120]	@ (80015ec <main+0xc8>)
 8001572:	f002 fdb6 	bl	80040e2 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001576:	213c      	movs	r1, #60	@ 0x3c
 8001578:	481d      	ldr	r0, [pc, #116]	@ (80015f0 <main+0xcc>)
 800157a:	f002 fdb2 	bl	80040e2 <HAL_TIM_Encoder_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int failCount = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  int tempAovoid = 0; // 0 = right, 1 = left
 8001584:	2300      	movs	r3, #0
 8001586:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

  while (1)
  {
//***	  //x,y    
	      // 1.   ( X, Y, Yaw )
	      update_odometry();
 800158a:	f7ff fe95 	bl	80012b8 <update_odometry>

	      // 2.   X, Y   ()
	      // float       .
	      sprintf(debug_msg, "X: %.2f | Y: %.2f | Yaw: %.1f\r\n",
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <main+0xd0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe fff8 	bl	8000588 <__aeabi_f2d>
 8001598:	4680      	mov	r8, r0
 800159a:	4689      	mov	r9, r1
 800159c:	4b16      	ldr	r3, [pc, #88]	@ (80015f8 <main+0xd4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe fff1 	bl	8000588 <__aeabi_f2d>
 80015a6:	4604      	mov	r4, r0
 80015a8:	460d      	mov	r5, r1
 80015aa:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <main+0xd8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ffea 	bl	8000588 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	f107 009c 	add.w	r0, r7, #156	@ 0x9c
 80015bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015c0:	e9cd 4500 	strd	r4, r5, [sp]
 80015c4:	4642      	mov	r2, r8
 80015c6:	464b      	mov	r3, r9
 80015c8:	490d      	ldr	r1, [pc, #52]	@ (8001600 <main+0xdc>)
 80015ca:	f005 fbb3 	bl	8006d34 <siprintf>
	              g_robot_x, g_robot_y, g_robot_yaw);
	      UART_Printf(debug_msg);
 80015ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff fd78 	bl	80010c8 <UART_Printf>
	      HAL_Delay(5000); // ms  
 80015d8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80015dc:	f001 f87a 	bl	80026d4 <HAL_Delay>
	      update_odometry();
 80015e0:	bf00      	nop
 80015e2:	e7d2      	b.n	800158a <main+0x66>
 80015e4:	08009ad8 	.word	0x08009ad8
 80015e8:	200003b4 	.word	0x200003b4
 80015ec:	2000036c 	.word	0x2000036c
 80015f0:	200003fc 	.word	0x200003fc
 80015f4:	200004d4 	.word	0x200004d4
 80015f8:	200004d8 	.word	0x200004d8
 80015fc:	200004dc 	.word	0x200004dc
 8001600:	08009b14 	.word	0x08009b14

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b094      	sub	sp, #80	@ 0x50
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	2234      	movs	r2, #52	@ 0x34
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f005 fc14 	bl	8006e40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001628:	2300      	movs	r3, #0
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	4b29      	ldr	r3, [pc, #164]	@ (80016d4 <SystemClock_Config+0xd0>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001630:	4a28      	ldr	r2, [pc, #160]	@ (80016d4 <SystemClock_Config+0xd0>)
 8001632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001636:	6413      	str	r3, [r2, #64]	@ 0x40
 8001638:	4b26      	ldr	r3, [pc, #152]	@ (80016d4 <SystemClock_Config+0xd0>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001644:	2300      	movs	r3, #0
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <SystemClock_Config+0xd4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001650:	4a21      	ldr	r2, [pc, #132]	@ (80016d8 <SystemClock_Config+0xd4>)
 8001652:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <SystemClock_Config+0xd4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001660:	603b      	str	r3, [r7, #0]
 8001662:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001664:	2302      	movs	r3, #2
 8001666:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001668:	2301      	movs	r3, #1
 800166a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800166c:	2310      	movs	r3, #16
 800166e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001670:	2302      	movs	r3, #2
 8001672:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001674:	2300      	movs	r3, #0
 8001676:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001678:	2308      	movs	r3, #8
 800167a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 800167c:	2332      	movs	r3, #50	@ 0x32
 800167e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001680:	2302      	movs	r3, #2
 8001682:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001684:	2302      	movs	r3, #2
 8001686:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001688:	2302      	movs	r3, #2
 800168a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168c:	f107 031c 	add.w	r3, r7, #28
 8001690:	4618      	mov	r0, r3
 8001692:	f002 f823 	bl	80036dc <HAL_RCC_OscConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800169c:	f000 fba6 	bl	8001dec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a0:	230f      	movs	r3, #15
 80016a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a4:	2302      	movs	r3, #2
 80016a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2101      	movs	r1, #1
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 fcc3 	bl	8003048 <HAL_RCC_ClockConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80016c8:	f000 fb90 	bl	8001dec <Error_Handler>
  }
}
 80016cc:	bf00      	nop
 80016ce:	3750      	adds	r7, #80	@ 0x50
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40007000 	.word	0x40007000

080016dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <MX_I2C1_Init+0x50>)
 80016e2:	4a13      	ldr	r2, [pc, #76]	@ (8001730 <MX_I2C1_Init+0x54>)
 80016e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <MX_I2C1_Init+0x50>)
 80016e8:	4a12      	ldr	r2, [pc, #72]	@ (8001734 <MX_I2C1_Init+0x58>)
 80016ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <MX_I2C1_Init+0x50>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <MX_I2C1_Init+0x50>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <MX_I2C1_Init+0x50>)
 80016fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <MX_I2C1_Init+0x50>)
 8001702:	2200      	movs	r2, #0
 8001704:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <MX_I2C1_Init+0x50>)
 8001708:	2200      	movs	r2, #0
 800170a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170c:	4b07      	ldr	r3, [pc, #28]	@ (800172c <MX_I2C1_Init+0x50>)
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001712:	4b06      	ldr	r3, [pc, #24]	@ (800172c <MX_I2C1_Init+0x50>)
 8001714:	2200      	movs	r2, #0
 8001716:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <MX_I2C1_Init+0x50>)
 800171a:	f001 fb51 	bl	8002dc0 <HAL_I2C_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001724:	f000 fb62 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000288 	.word	0x20000288
 8001730:	40005400 	.word	0x40005400
 8001734:	000186a0 	.word	0x000186a0

08001738 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b096      	sub	sp, #88	@ 0x58
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]
 8001764:	611a      	str	r2, [r3, #16]
 8001766:	615a      	str	r2, [r3, #20]
 8001768:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	2220      	movs	r2, #32
 800176e:	2100      	movs	r1, #0
 8001770:	4618      	mov	r0, r3
 8001772:	f005 fb65 	bl	8006e40 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001776:	4b44      	ldr	r3, [pc, #272]	@ (8001888 <MX_TIM1_Init+0x150>)
 8001778:	4a44      	ldr	r2, [pc, #272]	@ (800188c <MX_TIM1_Init+0x154>)
 800177a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800177c:	4b42      	ldr	r3, [pc, #264]	@ (8001888 <MX_TIM1_Init+0x150>)
 800177e:	2253      	movs	r2, #83	@ 0x53
 8001780:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001782:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <MX_TIM1_Init+0x150>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001788:	4b3f      	ldr	r3, [pc, #252]	@ (8001888 <MX_TIM1_Init+0x150>)
 800178a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800178e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001790:	4b3d      	ldr	r3, [pc, #244]	@ (8001888 <MX_TIM1_Init+0x150>)
 8001792:	2200      	movs	r2, #0
 8001794:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001796:	4b3c      	ldr	r3, [pc, #240]	@ (8001888 <MX_TIM1_Init+0x150>)
 8001798:	2200      	movs	r2, #0
 800179a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179c:	4b3a      	ldr	r3, [pc, #232]	@ (8001888 <MX_TIM1_Init+0x150>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017a2:	4839      	ldr	r0, [pc, #228]	@ (8001888 <MX_TIM1_Init+0x150>)
 80017a4:	f002 fa38 	bl	8003c18 <HAL_TIM_Base_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80017ae:	f000 fb1d 	bl	8001dec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017bc:	4619      	mov	r1, r3
 80017be:	4832      	ldr	r0, [pc, #200]	@ (8001888 <MX_TIM1_Init+0x150>)
 80017c0:	f002 ff6c 	bl	800469c <HAL_TIM_ConfigClockSource>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017ca:	f000 fb0f 	bl	8001dec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017ce:	482e      	ldr	r0, [pc, #184]	@ (8001888 <MX_TIM1_Init+0x150>)
 80017d0:	f002 fa71 	bl	8003cb6 <HAL_TIM_PWM_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80017da:	f000 fb07 	bl	8001dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017ea:	4619      	mov	r1, r3
 80017ec:	4826      	ldr	r0, [pc, #152]	@ (8001888 <MX_TIM1_Init+0x150>)
 80017ee:	f003 fc8f 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017f8:	f000 faf8 	bl	8001dec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017fc:	2360      	movs	r3, #96	@ 0x60
 80017fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001808:	2300      	movs	r3, #0
 800180a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001814:	2300      	movs	r3, #0
 8001816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181c:	2200      	movs	r2, #0
 800181e:	4619      	mov	r1, r3
 8001820:	4819      	ldr	r0, [pc, #100]	@ (8001888 <MX_TIM1_Init+0x150>)
 8001822:	f002 fe79 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800182c:	f000 fade 	bl	8001dec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001834:	2204      	movs	r2, #4
 8001836:	4619      	mov	r1, r3
 8001838:	4813      	ldr	r0, [pc, #76]	@ (8001888 <MX_TIM1_Init+0x150>)
 800183a:	f002 fe6d 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001844:	f000 fad2 	bl	8001dec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800185c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001860:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	4619      	mov	r1, r3
 800186a:	4807      	ldr	r0, [pc, #28]	@ (8001888 <MX_TIM1_Init+0x150>)
 800186c:	f003 fccc 	bl	8005208 <HAL_TIMEx_ConfigBreakDeadTime>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001876:	f000 fab9 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800187a:	4803      	ldr	r0, [pc, #12]	@ (8001888 <MX_TIM1_Init+0x150>)
 800187c:	f000 fc60 	bl	8002140 <HAL_TIM_MspPostInit>

}
 8001880:	bf00      	nop
 8001882:	3758      	adds	r7, #88	@ 0x58
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200002dc 	.word	0x200002dc
 800188c:	40010000 	.word	0x40010000

08001890 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	@ 0x28
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0318 	add.w	r3, r7, #24
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018ae:	463b      	mov	r3, r7
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018ba:	4b37      	ldr	r3, [pc, #220]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80018c2:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018c4:	2253      	movs	r2, #83	@ 0x53
 80018c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c8:	4b33      	ldr	r3, [pc, #204]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80018ce:	4b32      	ldr	r3, [pc, #200]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d6:	4b30      	ldr	r3, [pc, #192]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018de:	2200      	movs	r2, #0
 80018e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018e2:	482d      	ldr	r0, [pc, #180]	@ (8001998 <MX_TIM2_Init+0x108>)
 80018e4:	f002 f998 	bl	8003c18 <HAL_TIM_Base_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80018ee:	f000 fa7d 	bl	8001dec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018f8:	f107 0318 	add.w	r3, r7, #24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4826      	ldr	r0, [pc, #152]	@ (8001998 <MX_TIM2_Init+0x108>)
 8001900:	f002 fecc 	bl	800469c <HAL_TIM_ConfigClockSource>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800190a:	f000 fa6f 	bl	8001dec <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800190e:	4822      	ldr	r0, [pc, #136]	@ (8001998 <MX_TIM2_Init+0x108>)
 8001910:	f002 fae8 	bl	8003ee4 <HAL_TIM_IC_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800191a:	f000 fa67 	bl	8001dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001922:	2300      	movs	r3, #0
 8001924:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	481a      	ldr	r0, [pc, #104]	@ (8001998 <MX_TIM2_Init+0x108>)
 800192e:	f003 fbef 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001938:	f000 fa58 	bl	8001dec <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800193c:	2300      	movs	r3, #0
 800193e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001940:	2301      	movs	r3, #1
 8001942:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001944:	2300      	movs	r3, #0
 8001946:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800194c:	463b      	mov	r3, r7
 800194e:	2200      	movs	r2, #0
 8001950:	4619      	mov	r1, r3
 8001952:	4811      	ldr	r0, [pc, #68]	@ (8001998 <MX_TIM2_Init+0x108>)
 8001954:	f002 fd43 	bl	80043de <HAL_TIM_IC_ConfigChannel>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800195e:	f000 fa45 	bl	8001dec <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001962:	463b      	mov	r3, r7
 8001964:	2204      	movs	r2, #4
 8001966:	4619      	mov	r1, r3
 8001968:	480b      	ldr	r0, [pc, #44]	@ (8001998 <MX_TIM2_Init+0x108>)
 800196a:	f002 fd38 	bl	80043de <HAL_TIM_IC_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001974:	f000 fa3a 	bl	8001dec <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	2208      	movs	r2, #8
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	@ (8001998 <MX_TIM2_Init+0x108>)
 8001980:	f002 fd2d 	bl	80043de <HAL_TIM_IC_ConfigChannel>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 800198a:	f000 fa2f 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	3728      	adds	r7, #40	@ 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000324 	.word	0x20000324

0800199c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08c      	sub	sp, #48	@ 0x30
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2224      	movs	r2, #36	@ 0x24
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f005 fa48 	bl	8006e40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019b8:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019ba:	4a21      	ldr	r2, [pc, #132]	@ (8001a40 <MX_TIM3_Init+0xa4>)
 80019bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019be:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b18      	ldr	r3, [pc, #96]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019de:	2301      	movs	r3, #1
 80019e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019e6:	2301      	movs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019f2:	2300      	movs	r3, #0
 80019f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019f6:	2301      	movs	r3, #1
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a02:	f107 030c 	add.w	r3, r7, #12
 8001a06:	4619      	mov	r1, r3
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 8001a0a:	f002 fac4 	bl	8003f96 <HAL_TIM_Encoder_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001a14:	f000 f9ea 	bl	8001dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <MX_TIM3_Init+0xa0>)
 8001a26:	f003 fb73 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001a30:	f000 f9dc 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a34:	bf00      	nop
 8001a36:	3730      	adds	r7, #48	@ 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	2000036c 	.word	0x2000036c
 8001a40:	40000400 	.word	0x40000400

08001a44 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
 8001a60:	611a      	str	r2, [r3, #16]
 8001a62:	615a      	str	r2, [r3, #20]
 8001a64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <MX_TIM4_Init+0xb0>)
 8001a6a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a6e:	2253      	movs	r2, #83	@ 0x53
 8001a70:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a72:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a7e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a80:	4b1b      	ldr	r3, [pc, #108]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a8c:	4818      	ldr	r0, [pc, #96]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001a8e:	f002 f912 	bl	8003cb6 <HAL_TIM_PWM_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001a98:	f000 f9a8 	bl	8001dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4811      	ldr	r0, [pc, #68]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001aac:	f003 fb30 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001ab6:	f000 f999 	bl	8001dec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aba:	2360      	movs	r3, #96	@ 0x60
 8001abc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2204      	movs	r2, #4
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001ad2:	f002 fd21 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001adc:	f000 f986 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <MX_TIM4_Init+0xac>)
 8001ae2:	f000 fb2d 	bl	8002140 <HAL_TIM_MspPostInit>

}
 8001ae6:	bf00      	nop
 8001ae8:	3728      	adds	r7, #40	@ 0x28
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200003b4 	.word	0x200003b4
 8001af4:	40000800 	.word	0x40000800

08001af8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08c      	sub	sp, #48	@ 0x30
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	2224      	movs	r2, #36	@ 0x24
 8001b04:	2100      	movs	r1, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f005 f99a 	bl	8006e40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b14:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b16:	4a23      	ldr	r2, [pc, #140]	@ (8001ba4 <MX_TIM8_Init+0xac>)
 8001b18:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001b26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b34:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b40:	2301      	movs	r3, #1
 8001b42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b54:	2300      	movs	r3, #0
 8001b56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	4619      	mov	r1, r3
 8001b6a:	480d      	ldr	r0, [pc, #52]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b6c:	f002 fa13 	bl	8003f96 <HAL_TIM_Encoder_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001b76:	f000 f939 	bl	8001dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	4806      	ldr	r0, [pc, #24]	@ (8001ba0 <MX_TIM8_Init+0xa8>)
 8001b88:	f003 fac2 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8001b92:	f000 f92b 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b96:	bf00      	nop
 8001b98:	3730      	adds	r7, #48	@ 0x30
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200003fc 	.word	0x200003fc
 8001ba4:	40010400 	.word	0x40010400

08001ba8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	@ (8001bf8 <MX_USART2_UART_Init+0x50>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001be0:	f003 fb78 	bl	80052d4 <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bea:	f000 f8ff 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000444 	.word	0x20000444
 8001bf8:	40004400 	.word	0x40004400

08001bfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <MX_USART3_UART_Init+0x50>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c32:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c34:	f003 fb4e 	bl	80052d4 <HAL_UART_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c3e:	f000 f8d5 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	2000048c 	.word	0x2000048c
 8001c4c:	40004800 	.word	0x40004800

08001c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	@ 0x28
 8001c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
 8001c64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	613b      	str	r3, [r7, #16]
 8001c6a:	4b5c      	ldr	r3, [pc, #368]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c70:	f043 0304 	orr.w	r3, r3, #4
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b59      	ldr	r3, [pc, #356]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	613b      	str	r3, [r7, #16]
 8001c80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b55      	ldr	r3, [pc, #340]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a54      	ldr	r2, [pc, #336]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b52      	ldr	r3, [pc, #328]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	4b4e      	ldr	r3, [pc, #312]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a4d      	ldr	r2, [pc, #308]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b4b      	ldr	r3, [pc, #300]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	4b47      	ldr	r3, [pc, #284]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a46      	ldr	r2, [pc, #280]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001cc4:	f043 0302 	orr.w	r3, r3, #2
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b44      	ldr	r3, [pc, #272]	@ (8001ddc <MX_GPIO_Init+0x18c>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	213f      	movs	r1, #63	@ 0x3f
 8001cda:	4841      	ldr	r0, [pc, #260]	@ (8001de0 <MX_GPIO_Init+0x190>)
 8001cdc:	f001 f856 	bl	8002d8c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	483f      	ldr	r0, [pc, #252]	@ (8001de4 <MX_GPIO_Init+0x194>)
 8001ce6:	f001 f851 	bl	8002d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12, GPIO_PIN_RESET);
 8001cea:	2200      	movs	r2, #0
 8001cec:	f241 0107 	movw	r1, #4103	@ 0x1007
 8001cf0:	483d      	ldr	r0, [pc, #244]	@ (8001de8 <MX_GPIO_Init+0x198>)
 8001cf2:	f001 f84b 	bl	8002d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cf6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cfc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4834      	ldr	r0, [pc, #208]	@ (8001de0 <MX_GPIO_Init+0x190>)
 8001d0e:	f000 fea9 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001d12:	233f      	movs	r3, #63	@ 0x3f
 8001d14:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d16:	2301      	movs	r3, #1
 8001d18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	482d      	ldr	r0, [pc, #180]	@ (8001de0 <MX_GPIO_Init+0x190>)
 8001d2a:	f000 fe9b 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	4827      	ldr	r0, [pc, #156]	@ (8001de4 <MX_GPIO_Init+0x194>)
 8001d46:	f000 fe8d 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12;
 8001d4a:	f241 0307 	movw	r3, #4103	@ 0x1007
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4821      	ldr	r0, [pc, #132]	@ (8001de8 <MX_GPIO_Init+0x198>)
 8001d64:	f000 fe7e 	bl	8002a64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // PA0 (Trig) Output 
  GPIO_InitStruct.Pin = TRIG_PIN; // PA0
 8001d68:	2301      	movs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d74:	2302      	movs	r3, #2
 8001d76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_PORT, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4818      	ldr	r0, [pc, #96]	@ (8001de0 <MX_GPIO_Init+0x190>)
 8001d80:	f000 fe70 	bl	8002a64 <HAL_GPIO_Init>

  // PA1 (Echo) Input 
  GPIO_InitStruct.Pin = ECHO_PIN; // PA1
 8001d84:	2302      	movs	r3, #2
 8001d86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL; // HC-SR04  / 
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_PORT, &GPIO_InitStruct);
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	4619      	mov	r1, r3
 8001d96:	4813      	ldr	r0, [pc, #76]	@ (8001de4 <MX_GPIO_Init+0x194>)
 8001d98:	f000 fe64 	bl	8002a64 <HAL_GPIO_Init>


  // S2: PC1 (TRIG), PA15 (ECHO)
  GPIO_InitStruct.Pin = TRIG_PIN1; // PC1
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da8:	2302      	movs	r3, #2
 8001daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_PORT1, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	480b      	ldr	r0, [pc, #44]	@ (8001de0 <MX_GPIO_Init+0x190>)
 8001db4:	f000 fe56 	bl	8002a64 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ECHO_PIN1; // PA15
 8001db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_PORT1, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4806      	ldr	r0, [pc, #24]	@ (8001de8 <MX_GPIO_Init+0x198>)
 8001dce:	f000 fe49 	bl	8002a64 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	@ 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020800 	.word	0x40020800
 8001de4:	40020000 	.word	0x40020000
 8001de8:	40020400 	.word	0x40020400

08001dec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df0:	b672      	cpsid	i
}
 8001df2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <Error_Handler+0x8>

08001df8 <HAL_MspInit>:
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e06:	4a0f      	ldr	r2, [pc, #60]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	4b09      	ldr	r3, [pc, #36]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	4a08      	ldr	r2, [pc, #32]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_MspInit+0x4c>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	2007      	movs	r0, #7
 8001e38:	f000 fd40 	bl	80028bc <HAL_NVIC_SetPriorityGrouping>
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40023800 	.word	0x40023800

08001e48 <HAL_I2C_MspInit>:
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08a      	sub	sp, #40	@ 0x28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	f107 0314 	add.w	r3, r7, #20
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
 8001e5e:	611a      	str	r2, [r3, #16]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_I2C_MspInit+0x84>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d12c      	bne.n	8001ec4 <HAL_I2C_MspInit+0x7c>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	2312      	movs	r3, #18
 8001e8e:	61bb      	str	r3, [r7, #24]
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	2303      	movs	r3, #3
 8001e96:	623b      	str	r3, [r7, #32]
 8001e98:	2304      	movs	r3, #4
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480c      	ldr	r0, [pc, #48]	@ (8001ed4 <HAL_I2C_MspInit+0x8c>)
 8001ea4:	f000 fdde 	bl	8002a64 <HAL_GPIO_Init>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	4a07      	ldr	r2, [pc, #28]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001eb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb8:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <HAL_I2C_MspInit+0x88>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	bf00      	nop
 8001ec6:	3728      	adds	r7, #40	@ 0x28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40005400 	.word	0x40005400
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40020400 	.word	0x40020400

08001ed8 <HAL_TIM_Base_MspInit>:
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08c      	sub	sp, #48	@ 0x30
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	f107 031c 	add.w	r3, r7, #28
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a3e      	ldr	r2, [pc, #248]	@ (8001ff0 <HAL_TIM_Base_MspInit+0x118>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d11e      	bne.n	8001f38 <HAL_TIM_Base_MspInit+0x60>
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
 8001efe:	4b3d      	ldr	r3, [pc, #244]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f02:	4a3c      	ldr	r2, [pc, #240]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2018      	movs	r0, #24
 8001f1c:	f000 fcd9 	bl	80028d2 <HAL_NVIC_SetPriority>
 8001f20:	2018      	movs	r0, #24
 8001f22:	f000 fcf2 	bl	800290a <HAL_NVIC_EnableIRQ>
 8001f26:	2200      	movs	r2, #0
 8001f28:	2100      	movs	r1, #0
 8001f2a:	2019      	movs	r0, #25
 8001f2c:	f000 fcd1 	bl	80028d2 <HAL_NVIC_SetPriority>
 8001f30:	2019      	movs	r0, #25
 8001f32:	f000 fcea 	bl	800290a <HAL_NVIC_EnableIRQ>
 8001f36:	e057      	b.n	8001fe8 <HAL_TIM_Base_MspInit+0x110>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f40:	d152      	bne.n	8001fe8 <HAL_TIM_Base_MspInit+0x110>
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	4a2a      	ldr	r2, [pc, #168]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f52:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4a23      	ldr	r2, [pc, #140]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4b21      	ldr	r3, [pc, #132]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x11c>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2302      	movs	r3, #2
 8001f98:	61fb      	str	r3, [r7, #28]
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	623b      	str	r3, [r7, #32]
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001faa:	f107 031c 	add.w	r3, r7, #28
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4811      	ldr	r0, [pc, #68]	@ (8001ff8 <HAL_TIM_Base_MspInit+0x120>)
 8001fb2:	f000 fd57 	bl	8002a64 <HAL_GPIO_Init>
 8001fb6:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001fba:	61fb      	str	r3, [r7, #28]
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	623b      	str	r3, [r7, #32]
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fc8:	2301      	movs	r3, #1
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	480a      	ldr	r0, [pc, #40]	@ (8001ffc <HAL_TIM_Base_MspInit+0x124>)
 8001fd4:	f000 fd46 	bl	8002a64 <HAL_GPIO_Init>
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2100      	movs	r1, #0
 8001fdc:	201c      	movs	r0, #28
 8001fde:	f000 fc78 	bl	80028d2 <HAL_NVIC_SetPriority>
 8001fe2:	201c      	movs	r0, #28
 8001fe4:	f000 fc91 	bl	800290a <HAL_NVIC_EnableIRQ>
 8001fe8:	bf00      	nop
 8001fea:	3730      	adds	r7, #48	@ 0x30
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40010000 	.word	0x40010000
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020000 	.word	0x40020000
 8001ffc:	40020400 	.word	0x40020400

08002000 <HAL_TIM_Encoder_MspInit>:
 8002000:	b580      	push	{r7, lr}
 8002002:	b08c      	sub	sp, #48	@ 0x30
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	f107 031c 	add.w	r3, r7, #28
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a32      	ldr	r2, [pc, #200]	@ (80020e8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d12c      	bne.n	800207c <HAL_TIM_Encoder_MspInit+0x7c>
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
 8002026:	4b31      	ldr	r3, [pc, #196]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	4a30      	ldr	r2, [pc, #192]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	6413      	str	r3, [r2, #64]	@ 0x40
 8002032:	4b2e      	ldr	r3, [pc, #184]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	61bb      	str	r3, [r7, #24]
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
 8002042:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a29      	ldr	r2, [pc, #164]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b27      	ldr	r3, [pc, #156]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	23c0      	movs	r3, #192	@ 0xc0
 800205c:	61fb      	str	r3, [r7, #28]
 800205e:	2302      	movs	r3, #2
 8002060:	623b      	str	r3, [r7, #32]
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
 8002066:	2300      	movs	r3, #0
 8002068:	62bb      	str	r3, [r7, #40]	@ 0x28
 800206a:	2302      	movs	r3, #2
 800206c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	481e      	ldr	r0, [pc, #120]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002076:	f000 fcf5 	bl	8002a64 <HAL_GPIO_Init>
 800207a:	e030      	b.n	80020de <HAL_TIM_Encoder_MspInit+0xde>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1c      	ldr	r2, [pc, #112]	@ (80020f4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d12b      	bne.n	80020de <HAL_TIM_Encoder_MspInit+0xde>
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6453      	str	r3, [r2, #68]	@ 0x44
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a10      	ldr	r2, [pc, #64]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xec>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	23c0      	movs	r3, #192	@ 0xc0
 80020c0:	61fb      	str	r3, [r7, #28]
 80020c2:	2302      	movs	r3, #2
 80020c4:	623b      	str	r3, [r7, #32]
 80020c6:	2300      	movs	r3, #0
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ca:	2300      	movs	r3, #0
 80020cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020ce:	2303      	movs	r3, #3
 80020d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020d2:	f107 031c 	add.w	r3, r7, #28
 80020d6:	4619      	mov	r1, r3
 80020d8:	4807      	ldr	r0, [pc, #28]	@ (80020f8 <HAL_TIM_Encoder_MspInit+0xf8>)
 80020da:	f000 fcc3 	bl	8002a64 <HAL_GPIO_Init>
 80020de:	bf00      	nop
 80020e0:	3730      	adds	r7, #48	@ 0x30
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40000400 	.word	0x40000400
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000
 80020f4:	40010400 	.word	0x40010400
 80020f8:	40020800 	.word	0x40020800

080020fc <HAL_TIM_PWM_MspInit>:
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0b      	ldr	r2, [pc, #44]	@ (8002138 <HAL_TIM_PWM_MspInit+0x3c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d10d      	bne.n	800212a <HAL_TIM_PWM_MspInit+0x2e>
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <HAL_TIM_PWM_MspInit+0x40>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	4a09      	ldr	r2, [pc, #36]	@ (800213c <HAL_TIM_PWM_MspInit+0x40>)
 8002118:	f043 0304 	orr.w	r3, r3, #4
 800211c:	6413      	str	r3, [r2, #64]	@ 0x40
 800211e:	4b07      	ldr	r3, [pc, #28]	@ (800213c <HAL_TIM_PWM_MspInit+0x40>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40000800 	.word	0x40000800
 800213c:	40023800 	.word	0x40023800

08002140 <HAL_TIM_MspPostInit>:
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a24      	ldr	r2, [pc, #144]	@ (80021f0 <HAL_TIM_MspPostInit+0xb0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d11f      	bne.n	80021a2 <HAL_TIM_MspPostInit+0x62>
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a22      	ldr	r2, [pc, #136]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	2302      	movs	r3, #2
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
 8002190:	2301      	movs	r3, #1
 8002192:	627b      	str	r3, [r7, #36]	@ 0x24
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	4817      	ldr	r0, [pc, #92]	@ (80021f8 <HAL_TIM_MspPostInit+0xb8>)
 800219c:	f000 fc62 	bl	8002a64 <HAL_GPIO_Init>
 80021a0:	e022      	b.n	80021e8 <HAL_TIM_MspPostInit+0xa8>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a15      	ldr	r2, [pc, #84]	@ (80021fc <HAL_TIM_MspPostInit+0xbc>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d11d      	bne.n	80021e8 <HAL_TIM_MspPostInit+0xa8>
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b4:	4a0f      	ldr	r2, [pc, #60]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 80021b6:	f043 0302 	orr.w	r3, r3, #2
 80021ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80021bc:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <HAL_TIM_MspPostInit+0xb4>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	2302      	movs	r3, #2
 80021ce:	61bb      	str	r3, [r7, #24]
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	2300      	movs	r3, #0
 80021d6:	623b      	str	r3, [r7, #32]
 80021d8:	2302      	movs	r3, #2
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4619      	mov	r1, r3
 80021e2:	4807      	ldr	r0, [pc, #28]	@ (8002200 <HAL_TIM_MspPostInit+0xc0>)
 80021e4:	f000 fc3e 	bl	8002a64 <HAL_GPIO_Init>
 80021e8:	bf00      	nop
 80021ea:	3728      	adds	r7, #40	@ 0x28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020000 	.word	0x40020000
 80021fc:	40000800 	.word	0x40000800
 8002200:	40020400 	.word	0x40020400

08002204 <HAL_UART_MspInit>:
 8002204:	b580      	push	{r7, lr}
 8002206:	b08c      	sub	sp, #48	@ 0x30
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a3a      	ldr	r2, [pc, #232]	@ (800230c <HAL_UART_MspInit+0x108>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d134      	bne.n	8002290 <HAL_UART_MspInit+0x8c>
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
 800222a:	4b39      	ldr	r3, [pc, #228]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	4a38      	ldr	r2, [pc, #224]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 8002230:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002234:	6413      	str	r3, [r2, #64]	@ 0x40
 8002236:	4b36      	ldr	r3, [pc, #216]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223e:	61bb      	str	r3, [r7, #24]
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2300      	movs	r3, #0
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	4b32      	ldr	r3, [pc, #200]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	4a31      	ldr	r2, [pc, #196]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	4b2f      	ldr	r3, [pc, #188]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	230c      	movs	r3, #12
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	2302      	movs	r3, #2
 8002264:	623b      	str	r3, [r7, #32]
 8002266:	2300      	movs	r3, #0
 8002268:	627b      	str	r3, [r7, #36]	@ 0x24
 800226a:	2303      	movs	r3, #3
 800226c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800226e:	2307      	movs	r3, #7
 8002270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	4619      	mov	r1, r3
 8002278:	4826      	ldr	r0, [pc, #152]	@ (8002314 <HAL_UART_MspInit+0x110>)
 800227a:	f000 fbf3 	bl	8002a64 <HAL_GPIO_Init>
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	2026      	movs	r0, #38	@ 0x26
 8002284:	f000 fb25 	bl	80028d2 <HAL_NVIC_SetPriority>
 8002288:	2026      	movs	r0, #38	@ 0x26
 800228a:	f000 fb3e 	bl	800290a <HAL_NVIC_EnableIRQ>
 800228e:	e039      	b.n	8002304 <HAL_UART_MspInit+0x100>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a20      	ldr	r2, [pc, #128]	@ (8002318 <HAL_UART_MspInit+0x114>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d134      	bne.n	8002304 <HAL_UART_MspInit+0x100>
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	4b1c      	ldr	r3, [pc, #112]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022aa:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a14      	ldr	r2, [pc, #80]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_UART_MspInit+0x10c>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022d6:	61fb      	str	r3, [r7, #28]
 80022d8:	2302      	movs	r3, #2
 80022da:	623b      	str	r3, [r7, #32]
 80022dc:	2300      	movs	r3, #0
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e0:	2303      	movs	r3, #3
 80022e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022e4:	2307      	movs	r3, #7
 80022e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	4619      	mov	r1, r3
 80022ee:	480b      	ldr	r0, [pc, #44]	@ (800231c <HAL_UART_MspInit+0x118>)
 80022f0:	f000 fbb8 	bl	8002a64 <HAL_GPIO_Init>
 80022f4:	2200      	movs	r2, #0
 80022f6:	2100      	movs	r1, #0
 80022f8:	2027      	movs	r0, #39	@ 0x27
 80022fa:	f000 faea 	bl	80028d2 <HAL_NVIC_SetPriority>
 80022fe:	2027      	movs	r0, #39	@ 0x27
 8002300:	f000 fb03 	bl	800290a <HAL_NVIC_EnableIRQ>
 8002304:	bf00      	nop
 8002306:	3730      	adds	r7, #48	@ 0x30
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40004400 	.word	0x40004400
 8002310:	40023800 	.word	0x40023800
 8002314:	40020000 	.word	0x40020000
 8002318:	40004800 	.word	0x40004800
 800231c:	40020800 	.word	0x40020800

08002320 <NMI_Handler>:
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <NMI_Handler+0x4>

08002328 <HardFault_Handler>:
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <HardFault_Handler+0x4>

08002330 <MemManage_Handler>:
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
 8002334:	bf00      	nop
 8002336:	e7fd      	b.n	8002334 <MemManage_Handler+0x4>

08002338 <BusFault_Handler>:
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
 800233c:	bf00      	nop
 800233e:	e7fd      	b.n	800233c <BusFault_Handler+0x4>

08002340 <UsageFault_Handler>:
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <UsageFault_Handler+0x4>

08002348 <SVC_Handler>:
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <DebugMon_Handler>:
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <PendSV_Handler>:
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <SysTick_Handler>:
 8002372:	b580      	push	{r7, lr}
 8002374:	af00      	add	r7, sp, #0
 8002376:	f000 f98d 	bl	8002694 <HAL_IncTick>
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <TIM1_BRK_TIM9_IRQHandler>:
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
 8002384:	4802      	ldr	r0, [pc, #8]	@ (8002390 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002386:	f001 ff3a 	bl	80041fe <HAL_TIM_IRQHandler>
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	200002dc 	.word	0x200002dc

08002394 <TIM1_UP_TIM10_IRQHandler>:
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
 8002398:	4802      	ldr	r0, [pc, #8]	@ (80023a4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800239a:	f001 ff30 	bl	80041fe <HAL_TIM_IRQHandler>
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200002dc 	.word	0x200002dc

080023a8 <TIM2_IRQHandler>:
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <TIM2_IRQHandler+0x10>)
 80023ae:	f001 ff26 	bl	80041fe <HAL_TIM_IRQHandler>
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000324 	.word	0x20000324

080023bc <USART2_IRQHandler>:
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4803      	ldr	r0, [pc, #12]	@ (80023d0 <USART2_IRQHandler+0x14>)
 80023c2:	f7fe fdc7 	bl	8000f54 <Uart_isr>
 80023c6:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <USART2_IRQHandler+0x14>)
 80023c8:	f003 f860 	bl	800548c <HAL_UART_IRQHandler>
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000444 	.word	0x20000444

080023d4 <USART3_IRQHandler>:
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4803      	ldr	r0, [pc, #12]	@ (80023e8 <USART3_IRQHandler+0x14>)
 80023da:	f7fe fdbb 	bl	8000f54 <Uart_isr>
 80023de:	4802      	ldr	r0, [pc, #8]	@ (80023e8 <USART3_IRQHandler+0x14>)
 80023e0:	f003 f854 	bl	800548c <HAL_UART_IRQHandler>
 80023e4:	bf00      	nop
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2000048c 	.word	0x2000048c

080023ec <_getpid>:
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	2301      	movs	r3, #1
 80023f2:	4618      	mov	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <_kill>:
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
 8002406:	f004 fd6d 	bl	8006ee4 <__errno>
 800240a:	4603      	mov	r3, r0
 800240c:	2216      	movs	r2, #22
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	f04f 33ff 	mov.w	r3, #4294967295
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <_exit>:
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	f04f 31ff 	mov.w	r1, #4294967295
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ffe7 	bl	80023fc <_kill>
 800242e:	bf00      	nop
 8002430:	e7fd      	b.n	800242e <_exit+0x12>

08002432 <_read>:
 8002432:	b580      	push	{r7, lr}
 8002434:	b086      	sub	sp, #24
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	e00a      	b.n	800245a <_read+0x28>
 8002444:	f3af 8000 	nop.w
 8002448:	4601      	mov	r1, r0
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	60ba      	str	r2, [r7, #8]
 8002450:	b2ca      	uxtb	r2, r1
 8002452:	701a      	strb	r2, [r3, #0]
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	3301      	adds	r3, #1
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	429a      	cmp	r2, r3
 8002460:	dbf0      	blt.n	8002444 <_read+0x12>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <_write>:
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
 800247c:	e009      	b.n	8002492 <_write+0x26>
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	60ba      	str	r2, [r7, #8]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f3af 8000 	nop.w
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	3301      	adds	r3, #1
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	429a      	cmp	r2, r3
 8002498:	dbf1      	blt.n	800247e <_write+0x12>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <_close>:
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	f04f 33ff 	mov.w	r3, #4294967295
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <_fstat>:
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024cc:	605a      	str	r2, [r3, #4]
 80024ce:	2300      	movs	r3, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <_isatty>:
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	2301      	movs	r3, #1
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <_lseek>:
 80024f2:	b480      	push	{r7}
 80024f4:	b085      	sub	sp, #20
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	607a      	str	r2, [r7, #4]
 80024fe:	2300      	movs	r3, #0
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_sbrk>:
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	4a14      	ldr	r2, [pc, #80]	@ (8002568 <_sbrk+0x5c>)
 8002516:	4b15      	ldr	r3, [pc, #84]	@ (800256c <_sbrk+0x60>)
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	4b13      	ldr	r3, [pc, #76]	@ (8002570 <_sbrk+0x64>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d102      	bne.n	800252e <_sbrk+0x22>
 8002528:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <_sbrk+0x64>)
 800252a:	4a12      	ldr	r2, [pc, #72]	@ (8002574 <_sbrk+0x68>)
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <_sbrk+0x64>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4413      	add	r3, r2
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	429a      	cmp	r2, r3
 800253a:	d207      	bcs.n	800254c <_sbrk+0x40>
 800253c:	f004 fcd2 	bl	8006ee4 <__errno>
 8002540:	4603      	mov	r3, r0
 8002542:	220c      	movs	r2, #12
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	f04f 33ff 	mov.w	r3, #4294967295
 800254a:	e009      	b.n	8002560 <_sbrk+0x54>
 800254c:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <_sbrk+0x64>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	4b07      	ldr	r3, [pc, #28]	@ (8002570 <_sbrk+0x64>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4413      	add	r3, r2
 800255a:	4a05      	ldr	r2, [pc, #20]	@ (8002570 <_sbrk+0x64>)
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4618      	mov	r0, r3
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20020000 	.word	0x20020000
 800256c:	00000400 	.word	0x00000400
 8002570:	200004e8 	.word	0x200004e8
 8002574:	20000640 	.word	0x20000640

08002578 <SystemInit>:
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <SystemInit+0x20>)
 800257e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002582:	4a05      	ldr	r2, [pc, #20]	@ (8002598 <SystemInit+0x20>)
 8002584:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002588:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <Reset_Handler>:
 800259c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025d4 <LoopFillZerobss+0xe>
 80025a0:	f7ff ffea 	bl	8002578 <SystemInit>
 80025a4:	480c      	ldr	r0, [pc, #48]	@ (80025d8 <LoopFillZerobss+0x12>)
 80025a6:	490d      	ldr	r1, [pc, #52]	@ (80025dc <LoopFillZerobss+0x16>)
 80025a8:	4a0d      	ldr	r2, [pc, #52]	@ (80025e0 <LoopFillZerobss+0x1a>)
 80025aa:	2300      	movs	r3, #0
 80025ac:	e002      	b.n	80025b4 <LoopCopyDataInit>

080025ae <CopyDataInit>:
 80025ae:	58d4      	ldr	r4, [r2, r3]
 80025b0:	50c4      	str	r4, [r0, r3]
 80025b2:	3304      	adds	r3, #4

080025b4 <LoopCopyDataInit>:
 80025b4:	18c4      	adds	r4, r0, r3
 80025b6:	428c      	cmp	r4, r1
 80025b8:	d3f9      	bcc.n	80025ae <CopyDataInit>
 80025ba:	4a0a      	ldr	r2, [pc, #40]	@ (80025e4 <LoopFillZerobss+0x1e>)
 80025bc:	4c0a      	ldr	r4, [pc, #40]	@ (80025e8 <LoopFillZerobss+0x22>)
 80025be:	2300      	movs	r3, #0
 80025c0:	e001      	b.n	80025c6 <LoopFillZerobss>

080025c2 <FillZerobss>:
 80025c2:	6013      	str	r3, [r2, #0]
 80025c4:	3204      	adds	r2, #4

080025c6 <LoopFillZerobss>:
 80025c6:	42a2      	cmp	r2, r4
 80025c8:	d3fb      	bcc.n	80025c2 <FillZerobss>
 80025ca:	f004 fc91 	bl	8006ef0 <__libc_init_array>
 80025ce:	f7fe ffa9 	bl	8001524 <main>
 80025d2:	4770      	bx	lr
 80025d4:	20020000 	.word	0x20020000
 80025d8:	20000000 	.word	0x20000000
 80025dc:	200001d4 	.word	0x200001d4
 80025e0:	0800a2a4 	.word	0x0800a2a4
 80025e4:	200001d4 	.word	0x200001d4
 80025e8:	2000063c 	.word	0x2000063c

080025ec <ADC_IRQHandler>:
 80025ec:	e7fe      	b.n	80025ec <ADC_IRQHandler>
	...

080025f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002630 <HAL_Init+0x40>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <HAL_Init+0x40>)
 80025fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002600:	4b0b      	ldr	r3, [pc, #44]	@ (8002630 <HAL_Init+0x40>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <HAL_Init+0x40>)
 8002606:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800260a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800260c:	4b08      	ldr	r3, [pc, #32]	@ (8002630 <HAL_Init+0x40>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a07      	ldr	r2, [pc, #28]	@ (8002630 <HAL_Init+0x40>)
 8002612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002618:	2003      	movs	r0, #3
 800261a:	f000 f94f 	bl	80028bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800261e:	2000      	movs	r0, #0
 8002620:	f000 f808 	bl	8002634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002624:	f7ff fbe8 	bl	8001df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40023c00 	.word	0x40023c00

08002634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800263c:	4b12      	ldr	r3, [pc, #72]	@ (8002688 <HAL_InitTick+0x54>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4b12      	ldr	r3, [pc, #72]	@ (800268c <HAL_InitTick+0x58>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	4619      	mov	r1, r3
 8002646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800264a:	fbb3 f3f1 	udiv	r3, r3, r1
 800264e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002652:	4618      	mov	r0, r3
 8002654:	f000 f967 	bl	8002926 <HAL_SYSTICK_Config>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e00e      	b.n	8002680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b0f      	cmp	r3, #15
 8002666:	d80a      	bhi.n	800267e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002668:	2200      	movs	r2, #0
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f000 f92f 	bl	80028d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002674:	4a06      	ldr	r2, [pc, #24]	@ (8002690 <HAL_InitTick+0x5c>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	e000      	b.n	8002680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
}
 8002680:	4618      	mov	r0, r3
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20000000 	.word	0x20000000
 800268c:	20000008 	.word	0x20000008
 8002690:	20000004 	.word	0x20000004

08002694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002698:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <HAL_IncTick+0x20>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	461a      	mov	r2, r3
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_IncTick+0x24>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4413      	add	r3, r2
 80026a4:	4a04      	ldr	r2, [pc, #16]	@ (80026b8 <HAL_IncTick+0x24>)
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	20000008 	.word	0x20000008
 80026b8:	200004ec 	.word	0x200004ec

080026bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return uwTick;
 80026c0:	4b03      	ldr	r3, [pc, #12]	@ (80026d0 <HAL_GetTick+0x14>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	200004ec 	.word	0x200004ec

080026d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7ff ffee 	bl	80026bc <HAL_GetTick>
 80026e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ec:	d005      	beq.n	80026fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002718 <HAL_Delay+0x44>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4413      	add	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026fa:	bf00      	nop
 80026fc:	f7ff ffde 	bl	80026bc <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	429a      	cmp	r2, r3
 800270a:	d8f7      	bhi.n	80026fc <HAL_Delay+0x28>
  {
  }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000008 	.word	0x20000008

0800271c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800272c:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <__NVIC_SetPriorityGrouping+0x44>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002738:	4013      	ands	r3, r2
 800273a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002744:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800274c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274e:	4a04      	ldr	r2, [pc, #16]	@ (8002760 <__NVIC_SetPriorityGrouping+0x44>)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	60d3      	str	r3, [r2, #12]
}
 8002754:	bf00      	nop
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002768:	4b04      	ldr	r3, [pc, #16]	@ (800277c <__NVIC_GetPriorityGrouping+0x18>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	0a1b      	lsrs	r3, r3, #8
 800276e:	f003 0307 	and.w	r3, r3, #7
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	2b00      	cmp	r3, #0
 8002790:	db0b      	blt.n	80027aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	f003 021f 	and.w	r2, r3, #31
 8002798:	4907      	ldr	r1, [pc, #28]	@ (80027b8 <__NVIC_EnableIRQ+0x38>)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	2001      	movs	r0, #1
 80027a2:	fa00 f202 	lsl.w	r2, r0, r2
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	e000e100 	.word	0xe000e100

080027bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	6039      	str	r1, [r7, #0]
 80027c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	db0a      	blt.n	80027e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	490c      	ldr	r1, [pc, #48]	@ (8002808 <__NVIC_SetPriority+0x4c>)
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	0112      	lsls	r2, r2, #4
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	440b      	add	r3, r1
 80027e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e4:	e00a      	b.n	80027fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4908      	ldr	r1, [pc, #32]	@ (800280c <__NVIC_SetPriority+0x50>)
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	3b04      	subs	r3, #4
 80027f4:	0112      	lsls	r2, r2, #4
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	440b      	add	r3, r1
 80027fa:	761a      	strb	r2, [r3, #24]
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000e100 	.word	0xe000e100
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	@ 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f1c3 0307 	rsb	r3, r3, #7
 800282a:	2b04      	cmp	r3, #4
 800282c:	bf28      	it	cs
 800282e:	2304      	movcs	r3, #4
 8002830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3304      	adds	r3, #4
 8002836:	2b06      	cmp	r3, #6
 8002838:	d902      	bls.n	8002840 <NVIC_EncodePriority+0x30>
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3b03      	subs	r3, #3
 800283e:	e000      	b.n	8002842 <NVIC_EncodePriority+0x32>
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	f04f 32ff 	mov.w	r2, #4294967295
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43da      	mvns	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	401a      	ands	r2, r3
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002858:	f04f 31ff 	mov.w	r1, #4294967295
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	fa01 f303 	lsl.w	r3, r1, r3
 8002862:	43d9      	mvns	r1, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002868:	4313      	orrs	r3, r2
         );
}
 800286a:	4618      	mov	r0, r3
 800286c:	3724      	adds	r7, #36	@ 0x24
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002888:	d301      	bcc.n	800288e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800288a:	2301      	movs	r3, #1
 800288c:	e00f      	b.n	80028ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288e:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <SysTick_Config+0x40>)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3b01      	subs	r3, #1
 8002894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002896:	210f      	movs	r1, #15
 8002898:	f04f 30ff 	mov.w	r0, #4294967295
 800289c:	f7ff ff8e 	bl	80027bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a0:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <SysTick_Config+0x40>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a6:	4b04      	ldr	r3, [pc, #16]	@ (80028b8 <SysTick_Config+0x40>)
 80028a8:	2207      	movs	r2, #7
 80028aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	e000e010 	.word	0xe000e010

080028bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff ff29 	bl	800271c <__NVIC_SetPriorityGrouping>
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
 80028de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028e4:	f7ff ff3e 	bl	8002764 <__NVIC_GetPriorityGrouping>
 80028e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68b9      	ldr	r1, [r7, #8]
 80028ee:	6978      	ldr	r0, [r7, #20]
 80028f0:	f7ff ff8e 	bl	8002810 <NVIC_EncodePriority>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028fa:	4611      	mov	r1, r2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ff5d 	bl	80027bc <__NVIC_SetPriority>
}
 8002902:	bf00      	nop
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	4603      	mov	r3, r0
 8002912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff ff31 	bl	8002780 <__NVIC_EnableIRQ>
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7ff ffa2 	bl	8002878 <SysTick_Config>
 8002934:	4603      	mov	r3, r0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b084      	sub	sp, #16
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800294c:	f7ff feb6 	bl	80026bc <HAL_GetTick>
 8002950:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d008      	beq.n	8002970 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2280      	movs	r2, #128	@ 0x80
 8002962:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e052      	b.n	8002a16 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0216 	bic.w	r2, r2, #22
 800297e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695a      	ldr	r2, [r3, #20]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800298e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	2b00      	cmp	r3, #0
 8002996:	d103      	bne.n	80029a0 <HAL_DMA_Abort+0x62>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0208 	bic.w	r2, r2, #8
 80029ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0201 	bic.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c0:	e013      	b.n	80029ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029c2:	f7ff fe7b 	bl	80026bc <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b05      	cmp	r3, #5
 80029ce:	d90c      	bls.n	80029ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2220      	movs	r2, #32
 80029d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2203      	movs	r2, #3
 80029da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e015      	b.n	8002a16 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1e4      	bne.n	80029c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	223f      	movs	r2, #63	@ 0x3f
 80029fe:	409a      	lsls	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b083      	sub	sp, #12
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d004      	beq.n	8002a3c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2280      	movs	r2, #128	@ 0x80
 8002a36:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e00c      	b.n	8002a56 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2205      	movs	r2, #5
 8002a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0201 	bic.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
	...

08002a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b089      	sub	sp, #36	@ 0x24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
 8002a7e:	e165      	b.n	8002d4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a80:	2201      	movs	r2, #1
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	f040 8154 	bne.w	8002d46 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d005      	beq.n	8002ab6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d130      	bne.n	8002b18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002aec:	2201      	movs	r2, #1
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	091b      	lsrs	r3, r3, #4
 8002b02:	f003 0201 	and.w	r2, r3, #1
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0303 	and.w	r3, r3, #3
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d017      	beq.n	8002b54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	2203      	movs	r2, #3
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f003 0303 	and.w	r3, r3, #3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d123      	bne.n	8002ba8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	08da      	lsrs	r2, r3, #3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3208      	adds	r2, #8
 8002b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	220f      	movs	r2, #15
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4013      	ands	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	691a      	ldr	r2, [r3, #16]
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	08da      	lsrs	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	69b9      	ldr	r1, [r7, #24]
 8002ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0203 	and.w	r2, r3, #3
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 80ae 	beq.w	8002d46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	4b5d      	ldr	r3, [pc, #372]	@ (8002d64 <HAL_GPIO_Init+0x300>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	4a5c      	ldr	r2, [pc, #368]	@ (8002d64 <HAL_GPIO_Init+0x300>)
 8002bf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8002d64 <HAL_GPIO_Init+0x300>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c06:	4a58      	ldr	r2, [pc, #352]	@ (8002d68 <HAL_GPIO_Init+0x304>)
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	089b      	lsrs	r3, r3, #2
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4f      	ldr	r2, [pc, #316]	@ (8002d6c <HAL_GPIO_Init+0x308>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d025      	beq.n	8002c7e <HAL_GPIO_Init+0x21a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a4e      	ldr	r2, [pc, #312]	@ (8002d70 <HAL_GPIO_Init+0x30c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d01f      	beq.n	8002c7a <HAL_GPIO_Init+0x216>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d74 <HAL_GPIO_Init+0x310>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d019      	beq.n	8002c76 <HAL_GPIO_Init+0x212>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a4c      	ldr	r2, [pc, #304]	@ (8002d78 <HAL_GPIO_Init+0x314>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d013      	beq.n	8002c72 <HAL_GPIO_Init+0x20e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d7c <HAL_GPIO_Init+0x318>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d00d      	beq.n	8002c6e <HAL_GPIO_Init+0x20a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a4a      	ldr	r2, [pc, #296]	@ (8002d80 <HAL_GPIO_Init+0x31c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d007      	beq.n	8002c6a <HAL_GPIO_Init+0x206>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a49      	ldr	r2, [pc, #292]	@ (8002d84 <HAL_GPIO_Init+0x320>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d101      	bne.n	8002c66 <HAL_GPIO_Init+0x202>
 8002c62:	2306      	movs	r3, #6
 8002c64:	e00c      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c66:	2307      	movs	r3, #7
 8002c68:	e00a      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c6a:	2305      	movs	r3, #5
 8002c6c:	e008      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c6e:	2304      	movs	r3, #4
 8002c70:	e006      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c72:	2303      	movs	r3, #3
 8002c74:	e004      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e002      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_GPIO_Init+0x21c>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	f002 0203 	and.w	r2, r2, #3
 8002c86:	0092      	lsls	r2, r2, #2
 8002c88:	4093      	lsls	r3, r2
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c90:	4935      	ldr	r1, [pc, #212]	@ (8002d68 <HAL_GPIO_Init+0x304>)
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	3302      	adds	r3, #2
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4013      	ands	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cc2:	4a31      	ldr	r2, [pc, #196]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cec:	4a26      	ldr	r2, [pc, #152]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cf2:	4b25      	ldr	r3, [pc, #148]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d16:	4a1c      	ldr	r2, [pc, #112]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d40:	4a11      	ldr	r2, [pc, #68]	@ (8002d88 <HAL_GPIO_Init+0x324>)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	61fb      	str	r3, [r7, #28]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	2b0f      	cmp	r3, #15
 8002d50:	f67f ae96 	bls.w	8002a80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40013800 	.word	0x40013800
 8002d6c:	40020000 	.word	0x40020000
 8002d70:	40020400 	.word	0x40020400
 8002d74:	40020800 	.word	0x40020800
 8002d78:	40020c00 	.word	0x40020c00
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40021400 	.word	0x40021400
 8002d84:	40021800 	.word	0x40021800
 8002d88:	40013c00 	.word	0x40013c00

08002d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d9c:	787b      	ldrb	r3, [r7, #1]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002da8:	e003      	b.n	8002db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002daa:	887b      	ldrh	r3, [r7, #2]
 8002dac:	041a      	lsls	r2, r3, #16
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	619a      	str	r2, [r3, #24]
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e12b      	b.n	800302a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff f82e 	bl	8001e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2224      	movs	r2, #36	@ 0x24
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e24:	f000 fa02 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8002e28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4a81      	ldr	r2, [pc, #516]	@ (8003034 <HAL_I2C_Init+0x274>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d807      	bhi.n	8002e44 <HAL_I2C_Init+0x84>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4a80      	ldr	r2, [pc, #512]	@ (8003038 <HAL_I2C_Init+0x278>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	bf94      	ite	ls
 8002e3c:	2301      	movls	r3, #1
 8002e3e:	2300      	movhi	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	e006      	b.n	8002e52 <HAL_I2C_Init+0x92>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4a7d      	ldr	r2, [pc, #500]	@ (800303c <HAL_I2C_Init+0x27c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	bf94      	ite	ls
 8002e4c:	2301      	movls	r3, #1
 8002e4e:	2300      	movhi	r3, #0
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e0e7      	b.n	800302a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4a78      	ldr	r2, [pc, #480]	@ (8003040 <HAL_I2C_Init+0x280>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0c9b      	lsrs	r3, r3, #18
 8002e64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4a6a      	ldr	r2, [pc, #424]	@ (8003034 <HAL_I2C_Init+0x274>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d802      	bhi.n	8002e94 <HAL_I2C_Init+0xd4>
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	3301      	adds	r3, #1
 8002e92:	e009      	b.n	8002ea8 <HAL_I2C_Init+0xe8>
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	4a69      	ldr	r2, [pc, #420]	@ (8003044 <HAL_I2C_Init+0x284>)
 8002ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea4:	099b      	lsrs	r3, r3, #6
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	495c      	ldr	r1, [pc, #368]	@ (8003034 <HAL_I2C_Init+0x274>)
 8002ec4:	428b      	cmp	r3, r1
 8002ec6:	d819      	bhi.n	8002efc <HAL_I2C_Init+0x13c>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e59      	subs	r1, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ed6:	1c59      	adds	r1, r3, #1
 8002ed8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002edc:	400b      	ands	r3, r1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00a      	beq.n	8002ef8 <HAL_I2C_Init+0x138>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1e59      	subs	r1, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef6:	e051      	b.n	8002f9c <HAL_I2C_Init+0x1dc>
 8002ef8:	2304      	movs	r3, #4
 8002efa:	e04f      	b.n	8002f9c <HAL_I2C_Init+0x1dc>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d111      	bne.n	8002f28 <HAL_I2C_Init+0x168>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	1e58      	subs	r0, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6859      	ldr	r1, [r3, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	440b      	add	r3, r1
 8002f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f16:	3301      	adds	r3, #1
 8002f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	bf0c      	ite	eq
 8002f20:	2301      	moveq	r3, #1
 8002f22:	2300      	movne	r3, #0
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	e012      	b.n	8002f4e <HAL_I2C_Init+0x18e>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1e58      	subs	r0, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6859      	ldr	r1, [r3, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	0099      	lsls	r1, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	bf0c      	ite	eq
 8002f48:	2301      	moveq	r3, #1
 8002f4a:	2300      	movne	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_I2C_Init+0x196>
 8002f52:	2301      	movs	r3, #1
 8002f54:	e022      	b.n	8002f9c <HAL_I2C_Init+0x1dc>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10e      	bne.n	8002f7c <HAL_I2C_Init+0x1bc>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1e58      	subs	r0, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6859      	ldr	r1, [r3, #4]
 8002f66:	460b      	mov	r3, r1
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	440b      	add	r3, r1
 8002f6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f70:	3301      	adds	r3, #1
 8002f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f7a:	e00f      	b.n	8002f9c <HAL_I2C_Init+0x1dc>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	1e58      	subs	r0, r3, #1
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6859      	ldr	r1, [r3, #4]
 8002f84:	460b      	mov	r3, r1
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	0099      	lsls	r1, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f92:	3301      	adds	r3, #1
 8002f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	6809      	ldr	r1, [r1, #0]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69da      	ldr	r2, [r3, #28]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6911      	ldr	r1, [r2, #16]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	68d2      	ldr	r2, [r2, #12]
 8002fd6:	4311      	orrs	r1, r2
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6812      	ldr	r2, [r2, #0]
 8002fdc:	430b      	orrs	r3, r1
 8002fde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695a      	ldr	r2, [r3, #20]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0201 	orr.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	000186a0 	.word	0x000186a0
 8003038:	001e847f 	.word	0x001e847f
 800303c:	003d08ff 	.word	0x003d08ff
 8003040:	431bde83 	.word	0x431bde83
 8003044:	10624dd3 	.word	0x10624dd3

08003048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0cc      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800305c:	4b68      	ldr	r3, [pc, #416]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	429a      	cmp	r2, r3
 8003068:	d90c      	bls.n	8003084 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306a:	4b65      	ldr	r3, [pc, #404]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003072:	4b63      	ldr	r3, [pc, #396]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d001      	beq.n	8003084 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0b8      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d020      	beq.n	80030d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800309c:	4b59      	ldr	r3, [pc, #356]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	4a58      	ldr	r2, [pc, #352]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0308 	and.w	r3, r3, #8
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030b4:	4b53      	ldr	r3, [pc, #332]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4a52      	ldr	r2, [pc, #328]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c0:	4b50      	ldr	r3, [pc, #320]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	494d      	ldr	r1, [pc, #308]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d044      	beq.n	8003168 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d107      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d119      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e07f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d003      	beq.n	8003106 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003102:	2b03      	cmp	r3, #3
 8003104:	d107      	bne.n	8003116 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003106:	4b3f      	ldr	r3, [pc, #252]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d109      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e06f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003116:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e067      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003126:	4b37      	ldr	r3, [pc, #220]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f023 0203 	bic.w	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	4934      	ldr	r1, [pc, #208]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003138:	f7ff fac0 	bl	80026bc <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313e:	e00a      	b.n	8003156 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003140:	f7ff fabc 	bl	80026bc <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e04f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003156:	4b2b      	ldr	r3, [pc, #172]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 020c 	and.w	r2, r3, #12
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	429a      	cmp	r2, r3
 8003166:	d1eb      	bne.n	8003140 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003168:	4b25      	ldr	r3, [pc, #148]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d20c      	bcs.n	8003190 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003176:	4b22      	ldr	r3, [pc, #136]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800317e:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d001      	beq.n	8003190 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e032      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	d008      	beq.n	80031ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800319c:	4b19      	ldr	r3, [pc, #100]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	4916      	ldr	r1, [pc, #88]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ba:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	490e      	ldr	r1, [pc, #56]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031ce:	f000 f855 	bl	800327c <HAL_RCC_GetSysClockFreq>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	091b      	lsrs	r3, r3, #4
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	490a      	ldr	r1, [pc, #40]	@ (8003208 <HAL_RCC_ClockConfig+0x1c0>)
 80031e0:	5ccb      	ldrb	r3, [r1, r3]
 80031e2:	fa22 f303 	lsr.w	r3, r2, r3
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <HAL_RCC_ClockConfig+0x1c4>)
 80031e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031ea:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <HAL_RCC_ClockConfig+0x1c8>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff fa20 	bl	8002634 <HAL_InitTick>

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40023c00 	.word	0x40023c00
 8003204:	40023800 	.word	0x40023800
 8003208:	08009b34 	.word	0x08009b34
 800320c:	20000000 	.word	0x20000000
 8003210:	20000004 	.word	0x20000004

08003214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003218:	4b03      	ldr	r3, [pc, #12]	@ (8003228 <HAL_RCC_GetHCLKFreq+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20000000 	.word	0x20000000

0800322c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003230:	f7ff fff0 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b05      	ldr	r3, [pc, #20]	@ (800324c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	0a9b      	lsrs	r3, r3, #10
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4903      	ldr	r1, [pc, #12]	@ (8003250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40023800 	.word	0x40023800
 8003250:	08009b44 	.word	0x08009b44

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003258:	f7ff ffdc 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	0b5b      	lsrs	r3, r3, #13
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	4903      	ldr	r1, [pc, #12]	@ (8003278 <HAL_RCC_GetPCLK2Freq+0x24>)
 800326a:	5ccb      	ldrb	r3, [r1, r3]
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003270:	4618      	mov	r0, r3
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40023800 	.word	0x40023800
 8003278:	08009b44 	.word	0x08009b44

0800327c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800327c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003280:	b0ae      	sub	sp, #184	@ 0xb8
 8003282:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800329c:	2300      	movs	r3, #0
 800329e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032a2:	4bcb      	ldr	r3, [pc, #812]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b0c      	cmp	r3, #12
 80032ac:	f200 8206 	bhi.w	80036bc <HAL_RCC_GetSysClockFreq+0x440>
 80032b0:	a201      	add	r2, pc, #4	@ (adr r2, 80032b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b6:	bf00      	nop
 80032b8:	080032ed 	.word	0x080032ed
 80032bc:	080036bd 	.word	0x080036bd
 80032c0:	080036bd 	.word	0x080036bd
 80032c4:	080036bd 	.word	0x080036bd
 80032c8:	080032f5 	.word	0x080032f5
 80032cc:	080036bd 	.word	0x080036bd
 80032d0:	080036bd 	.word	0x080036bd
 80032d4:	080036bd 	.word	0x080036bd
 80032d8:	080032fd 	.word	0x080032fd
 80032dc:	080036bd 	.word	0x080036bd
 80032e0:	080036bd 	.word	0x080036bd
 80032e4:	080036bd 	.word	0x080036bd
 80032e8:	080034ed 	.word	0x080034ed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032ec:	4bb9      	ldr	r3, [pc, #740]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x358>)
 80032ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032f2:	e1e7      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032f4:	4bb8      	ldr	r3, [pc, #736]	@ (80035d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80032f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032fa:	e1e3      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032fc:	4bb4      	ldr	r3, [pc, #720]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003304:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003308:	4bb1      	ldr	r3, [pc, #708]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d071      	beq.n	80033f8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003314:	4bae      	ldr	r3, [pc, #696]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	2200      	movs	r2, #0
 800331c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003320:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003324:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800332c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003330:	2300      	movs	r3, #0
 8003332:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003336:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800333a:	4622      	mov	r2, r4
 800333c:	462b      	mov	r3, r5
 800333e:	f04f 0000 	mov.w	r0, #0
 8003342:	f04f 0100 	mov.w	r1, #0
 8003346:	0159      	lsls	r1, r3, #5
 8003348:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800334c:	0150      	lsls	r0, r2, #5
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	4621      	mov	r1, r4
 8003354:	1a51      	subs	r1, r2, r1
 8003356:	6439      	str	r1, [r7, #64]	@ 0x40
 8003358:	4629      	mov	r1, r5
 800335a:	eb63 0301 	sbc.w	r3, r3, r1
 800335e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800336c:	4649      	mov	r1, r9
 800336e:	018b      	lsls	r3, r1, #6
 8003370:	4641      	mov	r1, r8
 8003372:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003376:	4641      	mov	r1, r8
 8003378:	018a      	lsls	r2, r1, #6
 800337a:	4641      	mov	r1, r8
 800337c:	1a51      	subs	r1, r2, r1
 800337e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003380:	4649      	mov	r1, r9
 8003382:	eb63 0301 	sbc.w	r3, r3, r1
 8003386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003394:	4649      	mov	r1, r9
 8003396:	00cb      	lsls	r3, r1, #3
 8003398:	4641      	mov	r1, r8
 800339a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800339e:	4641      	mov	r1, r8
 80033a0:	00ca      	lsls	r2, r1, #3
 80033a2:	4610      	mov	r0, r2
 80033a4:	4619      	mov	r1, r3
 80033a6:	4603      	mov	r3, r0
 80033a8:	4622      	mov	r2, r4
 80033aa:	189b      	adds	r3, r3, r2
 80033ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ae:	462b      	mov	r3, r5
 80033b0:	460a      	mov	r2, r1
 80033b2:	eb42 0303 	adc.w	r3, r2, r3
 80033b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	f04f 0300 	mov.w	r3, #0
 80033c0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033c4:	4629      	mov	r1, r5
 80033c6:	024b      	lsls	r3, r1, #9
 80033c8:	4621      	mov	r1, r4
 80033ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033ce:	4621      	mov	r1, r4
 80033d0:	024a      	lsls	r2, r1, #9
 80033d2:	4610      	mov	r0, r2
 80033d4:	4619      	mov	r1, r3
 80033d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033e4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80033e8:	f7fd fbfe 	bl	8000be8 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4613      	mov	r3, r2
 80033f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033f6:	e067      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f8:	4b75      	ldr	r3, [pc, #468]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	099b      	lsrs	r3, r3, #6
 80033fe:	2200      	movs	r2, #0
 8003400:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003404:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003408:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800340c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003410:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003412:	2300      	movs	r3, #0
 8003414:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003416:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800341a:	4622      	mov	r2, r4
 800341c:	462b      	mov	r3, r5
 800341e:	f04f 0000 	mov.w	r0, #0
 8003422:	f04f 0100 	mov.w	r1, #0
 8003426:	0159      	lsls	r1, r3, #5
 8003428:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800342c:	0150      	lsls	r0, r2, #5
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4621      	mov	r1, r4
 8003434:	1a51      	subs	r1, r2, r1
 8003436:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003438:	4629      	mov	r1, r5
 800343a:	eb63 0301 	sbc.w	r3, r3, r1
 800343e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800344c:	4649      	mov	r1, r9
 800344e:	018b      	lsls	r3, r1, #6
 8003450:	4641      	mov	r1, r8
 8003452:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003456:	4641      	mov	r1, r8
 8003458:	018a      	lsls	r2, r1, #6
 800345a:	4641      	mov	r1, r8
 800345c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003460:	4649      	mov	r1, r9
 8003462:	eb63 0b01 	sbc.w	fp, r3, r1
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003472:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003476:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800347a:	4692      	mov	sl, r2
 800347c:	469b      	mov	fp, r3
 800347e:	4623      	mov	r3, r4
 8003480:	eb1a 0303 	adds.w	r3, sl, r3
 8003484:	623b      	str	r3, [r7, #32]
 8003486:	462b      	mov	r3, r5
 8003488:	eb4b 0303 	adc.w	r3, fp, r3
 800348c:	627b      	str	r3, [r7, #36]	@ 0x24
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800349a:	4629      	mov	r1, r5
 800349c:	028b      	lsls	r3, r1, #10
 800349e:	4621      	mov	r1, r4
 80034a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034a4:	4621      	mov	r1, r4
 80034a6:	028a      	lsls	r2, r1, #10
 80034a8:	4610      	mov	r0, r2
 80034aa:	4619      	mov	r1, r3
 80034ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034b0:	2200      	movs	r2, #0
 80034b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80034b4:	677a      	str	r2, [r7, #116]	@ 0x74
 80034b6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80034ba:	f7fd fb95 	bl	8000be8 <__aeabi_uldivmod>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4613      	mov	r3, r2
 80034c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034c8:	4b41      	ldr	r3, [pc, #260]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	0c1b      	lsrs	r3, r3, #16
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	3301      	adds	r3, #1
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80034da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034ea:	e0eb      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034ec:	4b38      	ldr	r3, [pc, #224]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034f8:	4b35      	ldr	r3, [pc, #212]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d06b      	beq.n	80035dc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003504:	4b32      	ldr	r3, [pc, #200]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	099b      	lsrs	r3, r3, #6
 800350a:	2200      	movs	r2, #0
 800350c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800350e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003510:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003516:	663b      	str	r3, [r7, #96]	@ 0x60
 8003518:	2300      	movs	r3, #0
 800351a:	667b      	str	r3, [r7, #100]	@ 0x64
 800351c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003520:	4622      	mov	r2, r4
 8003522:	462b      	mov	r3, r5
 8003524:	f04f 0000 	mov.w	r0, #0
 8003528:	f04f 0100 	mov.w	r1, #0
 800352c:	0159      	lsls	r1, r3, #5
 800352e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003532:	0150      	lsls	r0, r2, #5
 8003534:	4602      	mov	r2, r0
 8003536:	460b      	mov	r3, r1
 8003538:	4621      	mov	r1, r4
 800353a:	1a51      	subs	r1, r2, r1
 800353c:	61b9      	str	r1, [r7, #24]
 800353e:	4629      	mov	r1, r5
 8003540:	eb63 0301 	sbc.w	r3, r3, r1
 8003544:	61fb      	str	r3, [r7, #28]
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	f04f 0300 	mov.w	r3, #0
 800354e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003552:	4659      	mov	r1, fp
 8003554:	018b      	lsls	r3, r1, #6
 8003556:	4651      	mov	r1, sl
 8003558:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800355c:	4651      	mov	r1, sl
 800355e:	018a      	lsls	r2, r1, #6
 8003560:	4651      	mov	r1, sl
 8003562:	ebb2 0801 	subs.w	r8, r2, r1
 8003566:	4659      	mov	r1, fp
 8003568:	eb63 0901 	sbc.w	r9, r3, r1
 800356c:	f04f 0200 	mov.w	r2, #0
 8003570:	f04f 0300 	mov.w	r3, #0
 8003574:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003578:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800357c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003580:	4690      	mov	r8, r2
 8003582:	4699      	mov	r9, r3
 8003584:	4623      	mov	r3, r4
 8003586:	eb18 0303 	adds.w	r3, r8, r3
 800358a:	613b      	str	r3, [r7, #16]
 800358c:	462b      	mov	r3, r5
 800358e:	eb49 0303 	adc.w	r3, r9, r3
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	f04f 0200 	mov.w	r2, #0
 8003598:	f04f 0300 	mov.w	r3, #0
 800359c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035a0:	4629      	mov	r1, r5
 80035a2:	024b      	lsls	r3, r1, #9
 80035a4:	4621      	mov	r1, r4
 80035a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035aa:	4621      	mov	r1, r4
 80035ac:	024a      	lsls	r2, r1, #9
 80035ae:	4610      	mov	r0, r2
 80035b0:	4619      	mov	r1, r3
 80035b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035b6:	2200      	movs	r2, #0
 80035b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035ba:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80035bc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80035c0:	f7fd fb12 	bl	8000be8 <__aeabi_uldivmod>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	4613      	mov	r3, r2
 80035ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035ce:	e065      	b.n	800369c <HAL_RCC_GetSysClockFreq+0x420>
 80035d0:	40023800 	.word	0x40023800
 80035d4:	00f42400 	.word	0x00f42400
 80035d8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035dc:	4b3d      	ldr	r3, [pc, #244]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x458>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	099b      	lsrs	r3, r3, #6
 80035e2:	2200      	movs	r2, #0
 80035e4:	4618      	mov	r0, r3
 80035e6:	4611      	mov	r1, r2
 80035e8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80035ee:	2300      	movs	r3, #0
 80035f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80035f2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80035f6:	4642      	mov	r2, r8
 80035f8:	464b      	mov	r3, r9
 80035fa:	f04f 0000 	mov.w	r0, #0
 80035fe:	f04f 0100 	mov.w	r1, #0
 8003602:	0159      	lsls	r1, r3, #5
 8003604:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003608:	0150      	lsls	r0, r2, #5
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4641      	mov	r1, r8
 8003610:	1a51      	subs	r1, r2, r1
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	4649      	mov	r1, r9
 8003616:	eb63 0301 	sbc.w	r3, r3, r1
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003628:	4659      	mov	r1, fp
 800362a:	018b      	lsls	r3, r1, #6
 800362c:	4651      	mov	r1, sl
 800362e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003632:	4651      	mov	r1, sl
 8003634:	018a      	lsls	r2, r1, #6
 8003636:	4651      	mov	r1, sl
 8003638:	1a54      	subs	r4, r2, r1
 800363a:	4659      	mov	r1, fp
 800363c:	eb63 0501 	sbc.w	r5, r3, r1
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	00eb      	lsls	r3, r5, #3
 800364a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800364e:	00e2      	lsls	r2, r4, #3
 8003650:	4614      	mov	r4, r2
 8003652:	461d      	mov	r5, r3
 8003654:	4643      	mov	r3, r8
 8003656:	18e3      	adds	r3, r4, r3
 8003658:	603b      	str	r3, [r7, #0]
 800365a:	464b      	mov	r3, r9
 800365c:	eb45 0303 	adc.w	r3, r5, r3
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800366e:	4629      	mov	r1, r5
 8003670:	028b      	lsls	r3, r1, #10
 8003672:	4621      	mov	r1, r4
 8003674:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003678:	4621      	mov	r1, r4
 800367a:	028a      	lsls	r2, r1, #10
 800367c:	4610      	mov	r0, r2
 800367e:	4619      	mov	r1, r3
 8003680:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003684:	2200      	movs	r2, #0
 8003686:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003688:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800368a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800368e:	f7fd faab 	bl	8000be8 <__aeabi_uldivmod>
 8003692:	4602      	mov	r2, r0
 8003694:	460b      	mov	r3, r1
 8003696:	4613      	mov	r3, r2
 8003698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800369c:	4b0d      	ldr	r3, [pc, #52]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x458>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	0f1b      	lsrs	r3, r3, #28
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80036aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80036ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036ba:	e003      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036bc:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80036be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	37b8      	adds	r7, #184	@ 0xb8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	00f42400 	.word	0x00f42400

080036dc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e28d      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f000 8083 	beq.w	8003802 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036fc:	4b94      	ldr	r3, [pc, #592]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 030c 	and.w	r3, r3, #12
 8003704:	2b04      	cmp	r3, #4
 8003706:	d019      	beq.n	800373c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003708:	4b91      	ldr	r3, [pc, #580]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003710:	2b08      	cmp	r3, #8
 8003712:	d106      	bne.n	8003722 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003714:	4b8e      	ldr	r3, [pc, #568]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003720:	d00c      	beq.n	800373c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003722:	4b8b      	ldr	r3, [pc, #556]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800372a:	2b0c      	cmp	r3, #12
 800372c:	d112      	bne.n	8003754 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800372e:	4b88      	ldr	r3, [pc, #544]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003736:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800373a:	d10b      	bne.n	8003754 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800373c:	4b84      	ldr	r3, [pc, #528]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d05b      	beq.n	8003800 <HAL_RCC_OscConfig+0x124>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d157      	bne.n	8003800 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e25a      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800375c:	d106      	bne.n	800376c <HAL_RCC_OscConfig+0x90>
 800375e:	4b7c      	ldr	r3, [pc, #496]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a7b      	ldr	r2, [pc, #492]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003768:	6013      	str	r3, [r2, #0]
 800376a:	e01d      	b.n	80037a8 <HAL_RCC_OscConfig+0xcc>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003774:	d10c      	bne.n	8003790 <HAL_RCC_OscConfig+0xb4>
 8003776:	4b76      	ldr	r3, [pc, #472]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a75      	ldr	r2, [pc, #468]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800377c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	4b73      	ldr	r3, [pc, #460]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a72      	ldr	r2, [pc, #456]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800378c:	6013      	str	r3, [r2, #0]
 800378e:	e00b      	b.n	80037a8 <HAL_RCC_OscConfig+0xcc>
 8003790:	4b6f      	ldr	r3, [pc, #444]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a6e      	ldr	r2, [pc, #440]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b6c      	ldr	r3, [pc, #432]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a6b      	ldr	r2, [pc, #428]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80037a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d013      	beq.n	80037d8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b0:	f7fe ff84 	bl	80026bc <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b8:	f7fe ff80 	bl	80026bc <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b64      	cmp	r3, #100	@ 0x64
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e21f      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ca:	4b61      	ldr	r3, [pc, #388]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f0      	beq.n	80037b8 <HAL_RCC_OscConfig+0xdc>
 80037d6:	e014      	b.n	8003802 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d8:	f7fe ff70 	bl	80026bc <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e0:	f7fe ff6c 	bl	80026bc <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	@ 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e20b      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037f2:	4b57      	ldr	r3, [pc, #348]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x104>
 80037fe:	e000      	b.n	8003802 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d06f      	beq.n	80038ee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800380e:	4b50      	ldr	r3, [pc, #320]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	2b00      	cmp	r3, #0
 8003818:	d017      	beq.n	800384a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800381a:	4b4d      	ldr	r3, [pc, #308]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003822:	2b08      	cmp	r3, #8
 8003824:	d105      	bne.n	8003832 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003826:	4b4a      	ldr	r3, [pc, #296]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00b      	beq.n	800384a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003832:	4b47      	ldr	r3, [pc, #284]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800383a:	2b0c      	cmp	r3, #12
 800383c:	d11c      	bne.n	8003878 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800383e:	4b44      	ldr	r3, [pc, #272]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d116      	bne.n	8003878 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384a:	4b41      	ldr	r3, [pc, #260]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <HAL_RCC_OscConfig+0x186>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d001      	beq.n	8003862 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e1d3      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003862:	4b3b      	ldr	r3, [pc, #236]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4937      	ldr	r1, [pc, #220]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003876:	e03a      	b.n	80038ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d020      	beq.n	80038c2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003880:	4b34      	ldr	r3, [pc, #208]	@ (8003954 <HAL_RCC_OscConfig+0x278>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fe ff19 	bl	80026bc <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800388e:	f7fe ff15 	bl	80026bc <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e1b4      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ac:	4b28      	ldr	r3, [pc, #160]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	4925      	ldr	r1, [pc, #148]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	600b      	str	r3, [r1, #0]
 80038c0:	e015      	b.n	80038ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c2:	4b24      	ldr	r3, [pc, #144]	@ (8003954 <HAL_RCC_OscConfig+0x278>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c8:	f7fe fef8 	bl	80026bc <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d0:	f7fe fef4 	bl	80026bc <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e193      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0308 	and.w	r3, r3, #8
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d036      	beq.n	8003968 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d016      	beq.n	8003930 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003902:	4b15      	ldr	r3, [pc, #84]	@ (8003958 <HAL_RCC_OscConfig+0x27c>)
 8003904:	2201      	movs	r2, #1
 8003906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fe fed8 	bl	80026bc <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003910:	f7fe fed4 	bl	80026bc <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e173      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003922:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_RCC_OscConfig+0x274>)
 8003924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0x234>
 800392e:	e01b      	b.n	8003968 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003930:	4b09      	ldr	r3, [pc, #36]	@ (8003958 <HAL_RCC_OscConfig+0x27c>)
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003936:	f7fe fec1 	bl	80026bc <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800393c:	e00e      	b.n	800395c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800393e:	f7fe febd 	bl	80026bc <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d907      	bls.n	800395c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e15c      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
 8003950:	40023800 	.word	0x40023800
 8003954:	42470000 	.word	0x42470000
 8003958:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 800395e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1ea      	bne.n	800393e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8097 	beq.w	8003aa4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003976:	2300      	movs	r3, #0
 8003978:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800397a:	4b83      	ldr	r3, [pc, #524]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10f      	bne.n	80039a6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003986:	2300      	movs	r3, #0
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003994:	6413      	str	r3, [r2, #64]	@ 0x40
 8003996:	4b7c      	ldr	r3, [pc, #496]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800399e:	60bb      	str	r3, [r7, #8]
 80039a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a2:	2301      	movs	r3, #1
 80039a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a6:	4b79      	ldr	r3, [pc, #484]	@ (8003b8c <HAL_RCC_OscConfig+0x4b0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d118      	bne.n	80039e4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b2:	4b76      	ldr	r3, [pc, #472]	@ (8003b8c <HAL_RCC_OscConfig+0x4b0>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a75      	ldr	r2, [pc, #468]	@ (8003b8c <HAL_RCC_OscConfig+0x4b0>)
 80039b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039be:	f7fe fe7d 	bl	80026bc <HAL_GetTick>
 80039c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c4:	e008      	b.n	80039d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c6:	f7fe fe79 	bl	80026bc <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e118      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d8:	4b6c      	ldr	r3, [pc, #432]	@ (8003b8c <HAL_RCC_OscConfig+0x4b0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0f0      	beq.n	80039c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d106      	bne.n	80039fa <HAL_RCC_OscConfig+0x31e>
 80039ec:	4b66      	ldr	r3, [pc, #408]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 80039ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f0:	4a65      	ldr	r2, [pc, #404]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 80039f2:	f043 0301 	orr.w	r3, r3, #1
 80039f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f8:	e01c      	b.n	8003a34 <HAL_RCC_OscConfig+0x358>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b05      	cmp	r3, #5
 8003a00:	d10c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x340>
 8003a02:	4b61      	ldr	r3, [pc, #388]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	4a60      	ldr	r2, [pc, #384]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a08:	f043 0304 	orr.w	r3, r3, #4
 8003a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0e:	4b5e      	ldr	r3, [pc, #376]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a5d      	ldr	r2, [pc, #372]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1a:	e00b      	b.n	8003a34 <HAL_RCC_OscConfig+0x358>
 8003a1c:	4b5a      	ldr	r3, [pc, #360]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a20:	4a59      	ldr	r2, [pc, #356]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a22:	f023 0301 	bic.w	r3, r3, #1
 8003a26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a28:	4b57      	ldr	r3, [pc, #348]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2c:	4a56      	ldr	r2, [pc, #344]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a2e:	f023 0304 	bic.w	r3, r3, #4
 8003a32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d015      	beq.n	8003a68 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fe fe3e 	bl	80026bc <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a42:	e00a      	b.n	8003a5a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a44:	f7fe fe3a 	bl	80026bc <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e0d7      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0ee      	beq.n	8003a44 <HAL_RCC_OscConfig+0x368>
 8003a66:	e014      	b.n	8003a92 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a68:	f7fe fe28 	bl	80026bc <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a6e:	e00a      	b.n	8003a86 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a70:	f7fe fe24 	bl	80026bc <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e0c1      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a86:	4b40      	ldr	r3, [pc, #256]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1ee      	bne.n	8003a70 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a92:	7dfb      	ldrb	r3, [r7, #23]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d105      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a98:	4b3b      	ldr	r3, [pc, #236]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	4a3a      	ldr	r2, [pc, #232]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003a9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aa2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 80ad 	beq.w	8003c08 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aae:	4b36      	ldr	r3, [pc, #216]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d060      	beq.n	8003b7c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d145      	bne.n	8003b4e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac2:	4b33      	ldr	r3, [pc, #204]	@ (8003b90 <HAL_RCC_OscConfig+0x4b4>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fe fdf8 	bl	80026bc <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad0:	f7fe fdf4 	bl	80026bc <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e093      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ae2:	4b29      	ldr	r3, [pc, #164]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69da      	ldr	r2, [r3, #28]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	019b      	lsls	r3, r3, #6
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	085b      	lsrs	r3, r3, #1
 8003b06:	3b01      	subs	r3, #1
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	061b      	lsls	r3, r3, #24
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b18:	071b      	lsls	r3, r3, #28
 8003b1a:	491b      	ldr	r1, [pc, #108]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b20:	4b1b      	ldr	r3, [pc, #108]	@ (8003b90 <HAL_RCC_OscConfig+0x4b4>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b26:	f7fe fdc9 	bl	80026bc <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2e:	f7fe fdc5 	bl	80026bc <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e064      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b40:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x452>
 8003b4c:	e05c      	b.n	8003c08 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4e:	4b10      	ldr	r3, [pc, #64]	@ (8003b90 <HAL_RCC_OscConfig+0x4b4>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b54:	f7fe fdb2 	bl	80026bc <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fe fdae 	bl	80026bc <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e04d      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6e:	4b06      	ldr	r3, [pc, #24]	@ (8003b88 <HAL_RCC_OscConfig+0x4ac>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1f0      	bne.n	8003b5c <HAL_RCC_OscConfig+0x480>
 8003b7a:	e045      	b.n	8003c08 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d107      	bne.n	8003b94 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e040      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	40007000 	.word	0x40007000
 8003b90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b94:	4b1f      	ldr	r3, [pc, #124]	@ (8003c14 <HAL_RCC_OscConfig+0x538>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d030      	beq.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d129      	bne.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d122      	bne.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d119      	bne.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bda:	085b      	lsrs	r3, r3, #1
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d10f      	bne.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d107      	bne.n	8003c04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d001      	beq.n	8003c08 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e000      	b.n	8003c0a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800

08003c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e041      	b.n	8003cae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d106      	bne.n	8003c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fe f94a 	bl	8001ed8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3304      	adds	r3, #4
 8003c54:	4619      	mov	r1, r3
 8003c56:	4610      	mov	r0, r2
 8003c58:	f000 fe1a 	bl	8004890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e041      	b.n	8003d4c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d106      	bne.n	8003ce2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7fe fa0d 	bl	80020fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4610      	mov	r0, r2
 8003cf6:	f000 fdcb 	bl	8004890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <HAL_TIM_PWM_Start+0x24>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	bf14      	ite	ne
 8003d70:	2301      	movne	r3, #1
 8003d72:	2300      	moveq	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e022      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d109      	bne.n	8003d92 <HAL_TIM_PWM_Start+0x3e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	bf14      	ite	ne
 8003d8a:	2301      	movne	r3, #1
 8003d8c:	2300      	moveq	r3, #0
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	e015      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d109      	bne.n	8003dac <HAL_TIM_PWM_Start+0x58>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	bf14      	ite	ne
 8003da4:	2301      	movne	r3, #1
 8003da6:	2300      	moveq	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e008      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e07c      	b.n	8003ec0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <HAL_TIM_PWM_Start+0x82>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dd4:	e013      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	d104      	bne.n	8003de6 <HAL_TIM_PWM_Start+0x92>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003de4:	e00b      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d104      	bne.n	8003df6 <HAL_TIM_PWM_Start+0xa2>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003df4:	e003      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2202      	movs	r2, #2
 8003dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2201      	movs	r2, #1
 8003e04:	6839      	ldr	r1, [r7, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f001 f95c 	bl	80050c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a2d      	ldr	r2, [pc, #180]	@ (8003ec8 <HAL_TIM_PWM_Start+0x174>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d004      	beq.n	8003e20 <HAL_TIM_PWM_Start+0xcc>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a2c      	ldr	r2, [pc, #176]	@ (8003ecc <HAL_TIM_PWM_Start+0x178>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d101      	bne.n	8003e24 <HAL_TIM_PWM_Start+0xd0>
 8003e20:	2301      	movs	r3, #1
 8003e22:	e000      	b.n	8003e26 <HAL_TIM_PWM_Start+0xd2>
 8003e24:	2300      	movs	r3, #0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a22      	ldr	r2, [pc, #136]	@ (8003ec8 <HAL_TIM_PWM_Start+0x174>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d022      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4c:	d01d      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed0 <HAL_TIM_PWM_Start+0x17c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d018      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed4 <HAL_TIM_PWM_Start+0x180>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d013      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a1c      	ldr	r2, [pc, #112]	@ (8003ed8 <HAL_TIM_PWM_Start+0x184>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d00e      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a16      	ldr	r2, [pc, #88]	@ (8003ecc <HAL_TIM_PWM_Start+0x178>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d009      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a18      	ldr	r2, [pc, #96]	@ (8003edc <HAL_TIM_PWM_Start+0x188>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x136>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a16      	ldr	r2, [pc, #88]	@ (8003ee0 <HAL_TIM_PWM_Start+0x18c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d111      	bne.n	8003eae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 0307 	and.w	r3, r3, #7
 8003e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b06      	cmp	r3, #6
 8003e9a:	d010      	beq.n	8003ebe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eac:	e007      	b.n	8003ebe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f042 0201 	orr.w	r2, r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40010000 	.word	0x40010000
 8003ecc:	40010400 	.word	0x40010400
 8003ed0:	40000400 	.word	0x40000400
 8003ed4:	40000800 	.word	0x40000800
 8003ed8:	40000c00 	.word	0x40000c00
 8003edc:	40014000 	.word	0x40014000
 8003ee0:	40001800 	.word	0x40001800

08003ee4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e041      	b.n	8003f7a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d106      	bne.n	8003f10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f839 	bl	8003f82 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3304      	adds	r3, #4
 8003f20:	4619      	mov	r1, r3
 8003f22:	4610      	mov	r0, r2
 8003f24:	f000 fcb4 	bl	8004890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b086      	sub	sp, #24
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e097      	b.n	80040da <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d106      	bne.n	8003fc4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fe f81e 	bl	8002000 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4610      	mov	r0, r2
 8003fec:	f000 fc50 	bl	8004890 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	4313      	orrs	r3, r2
 8004010:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004018:	f023 0303 	bic.w	r3, r3, #3
 800401c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	021b      	lsls	r3, r3, #8
 8004028:	4313      	orrs	r3, r2
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004036:	f023 030c 	bic.w	r3, r3, #12
 800403a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004042:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004046:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	4313      	orrs	r3, r2
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	011a      	lsls	r2, r3, #4
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	031b      	lsls	r3, r3, #12
 8004066:	4313      	orrs	r3, r2
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4313      	orrs	r3, r2
 800406c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004074:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800407c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	4313      	orrs	r3, r2
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040f2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80040fa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004102:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800410a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d110      	bne.n	8004134 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d102      	bne.n	800411e <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004118:	7b7b      	ldrb	r3, [r7, #13]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d001      	beq.n	8004122 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e069      	b.n	80041f6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2202      	movs	r2, #2
 8004126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2202      	movs	r2, #2
 800412e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004132:	e031      	b.n	8004198 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2b04      	cmp	r3, #4
 8004138:	d110      	bne.n	800415c <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800413a:	7bbb      	ldrb	r3, [r7, #14]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d102      	bne.n	8004146 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004140:	7b3b      	ldrb	r3, [r7, #12]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d001      	beq.n	800414a <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e055      	b.n	80041f6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2202      	movs	r2, #2
 8004156:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800415a:	e01d      	b.n	8004198 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d108      	bne.n	8004174 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004162:	7bbb      	ldrb	r3, [r7, #14]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d105      	bne.n	8004174 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004168:	7b7b      	ldrb	r3, [r7, #13]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d102      	bne.n	8004174 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800416e:	7b3b      	ldrb	r3, [r7, #12]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d001      	beq.n	8004178 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e03e      	b.n	80041f6 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_TIM_Encoder_Start+0xc4>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d008      	beq.n	80041b6 <HAL_TIM_Encoder_Start+0xd4>
 80041a4:	e00f      	b.n	80041c6 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2201      	movs	r2, #1
 80041ac:	2100      	movs	r1, #0
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 ff88 	bl	80050c4 <TIM_CCxChannelCmd>
      break;
 80041b4:	e016      	b.n	80041e4 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2201      	movs	r2, #1
 80041bc:	2104      	movs	r1, #4
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 ff80 	bl	80050c4 <TIM_CCxChannelCmd>
      break;
 80041c4:	e00e      	b.n	80041e4 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2201      	movs	r2, #1
 80041cc:	2100      	movs	r1, #0
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 ff78 	bl	80050c4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2201      	movs	r2, #1
 80041da:	2104      	movs	r1, #4
 80041dc:	4618      	mov	r0, r3
 80041de:	f000 ff71 	bl	80050c4 <TIM_CCxChannelCmd>
      break;
 80041e2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d020      	beq.n	8004262 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01b      	beq.n	8004262 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f06f 0202 	mvn.w	r2, #2
 8004232:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 fb02 	bl	8004852 <HAL_TIM_IC_CaptureCallback>
 800424e:	e005      	b.n	800425c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 faf4 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fb05 	bl	8004866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	d020      	beq.n	80042ae <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01b      	beq.n	80042ae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f06f 0204 	mvn.w	r2, #4
 800427e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 fadc 	bl	8004852 <HAL_TIM_IC_CaptureCallback>
 800429a:	e005      	b.n	80042a8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 face 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 fadf 	bl	8004866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d020      	beq.n	80042fa <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d01b      	beq.n	80042fa <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f06f 0208 	mvn.w	r2, #8
 80042ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2204      	movs	r2, #4
 80042d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	f003 0303 	and.w	r3, r3, #3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 fab6 	bl	8004852 <HAL_TIM_IC_CaptureCallback>
 80042e6:	e005      	b.n	80042f4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 faa8 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fab9 	bl	8004866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f003 0310 	and.w	r3, r3, #16
 8004300:	2b00      	cmp	r3, #0
 8004302:	d020      	beq.n	8004346 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01b      	beq.n	8004346 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f06f 0210 	mvn.w	r2, #16
 8004316:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2208      	movs	r2, #8
 800431c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 fa90 	bl	8004852 <HAL_TIM_IC_CaptureCallback>
 8004332:	e005      	b.n	8004340 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 fa82 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 fa93 	bl	8004866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00c      	beq.n	800436a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f06f 0201 	mvn.w	r2, #1
 8004362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fa60 	bl	800482a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00c      	beq.n	800438e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 ff99 	bl	80052c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00c      	beq.n	80043b2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d007      	beq.n	80043b2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fa64 	bl	800487a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f003 0320 	and.w	r3, r3, #32
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00c      	beq.n	80043d6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 0320 	and.w	r3, r3, #32
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f06f 0220 	mvn.w	r2, #32
 80043ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 ff6b 	bl	80052ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043d6:	bf00      	nop
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b086      	sub	sp, #24
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d101      	bne.n	80043fc <HAL_TIM_IC_ConfigChannel+0x1e>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e088      	b.n	800450e <HAL_TIM_IC_ConfigChannel+0x130>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d11b      	bne.n	8004442 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800441a:	f000 fc8f 	bl	8004d3c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 020c 	bic.w	r2, r2, #12
 800442c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	6999      	ldr	r1, [r3, #24]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	619a      	str	r2, [r3, #24]
 8004440:	e060      	b.n	8004504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b04      	cmp	r3, #4
 8004446:	d11c      	bne.n	8004482 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004458:	f000 fd13 	bl	8004e82 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	699a      	ldr	r2, [r3, #24]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800446a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6999      	ldr	r1, [r3, #24]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	021a      	lsls	r2, r3, #8
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	619a      	str	r2, [r3, #24]
 8004480:	e040      	b.n	8004504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b08      	cmp	r3, #8
 8004486:	d11b      	bne.n	80044c0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004498:	f000 fd60 	bl	8004f5c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69da      	ldr	r2, [r3, #28]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 020c 	bic.w	r2, r2, #12
 80044aa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	69d9      	ldr	r1, [r3, #28]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	61da      	str	r2, [r3, #28]
 80044be:	e021      	b.n	8004504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b0c      	cmp	r3, #12
 80044c4:	d11c      	bne.n	8004500 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80044d6:	f000 fd7d 	bl	8004fd4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	69da      	ldr	r2, [r3, #28]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80044e8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	69d9      	ldr	r1, [r3, #28]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	021a      	lsls	r2, r3, #8
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	61da      	str	r2, [r3, #28]
 80044fe:	e001      	b.n	8004504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800450c:	7dfb      	ldrb	r3, [r7, #23]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3718      	adds	r7, #24
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004524:	2300      	movs	r3, #0
 8004526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800452e:	2b01      	cmp	r3, #1
 8004530:	d101      	bne.n	8004536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004532:	2302      	movs	r3, #2
 8004534:	e0ae      	b.n	8004694 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	f200 809f 	bhi.w	8004684 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004546:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454c:	08004581 	.word	0x08004581
 8004550:	08004685 	.word	0x08004685
 8004554:	08004685 	.word	0x08004685
 8004558:	08004685 	.word	0x08004685
 800455c:	080045c1 	.word	0x080045c1
 8004560:	08004685 	.word	0x08004685
 8004564:	08004685 	.word	0x08004685
 8004568:	08004685 	.word	0x08004685
 800456c:	08004603 	.word	0x08004603
 8004570:	08004685 	.word	0x08004685
 8004574:	08004685 	.word	0x08004685
 8004578:	08004685 	.word	0x08004685
 800457c:	08004643 	.word	0x08004643
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68b9      	ldr	r1, [r7, #8]
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fa28 	bl	80049dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699a      	ldr	r2, [r3, #24]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0208 	orr.w	r2, r2, #8
 800459a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699a      	ldr	r2, [r3, #24]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0204 	bic.w	r2, r2, #4
 80045aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6999      	ldr	r1, [r3, #24]
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	619a      	str	r2, [r3, #24]
      break;
 80045be:	e064      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68b9      	ldr	r1, [r7, #8]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 fa78 	bl	8004abc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699a      	ldr	r2, [r3, #24]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6999      	ldr	r1, [r3, #24]
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	021a      	lsls	r2, r3, #8
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	619a      	str	r2, [r3, #24]
      break;
 8004600:	e043      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	4618      	mov	r0, r3
 800460a:	f000 facd 	bl	8004ba8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	69da      	ldr	r2, [r3, #28]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0208 	orr.w	r2, r2, #8
 800461c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0204 	bic.w	r2, r2, #4
 800462c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	69d9      	ldr	r1, [r3, #28]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	61da      	str	r2, [r3, #28]
      break;
 8004640:	e023      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68b9      	ldr	r1, [r7, #8]
 8004648:	4618      	mov	r0, r3
 800464a:	f000 fb21 	bl	8004c90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69da      	ldr	r2, [r3, #28]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800465c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	69da      	ldr	r2, [r3, #28]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800466c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	69d9      	ldr	r1, [r3, #28]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	021a      	lsls	r2, r3, #8
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	61da      	str	r2, [r3, #28]
      break;
 8004682:	e002      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	75fb      	strb	r3, [r7, #23]
      break;
 8004688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004692:	7dfb      	ldrb	r3, [r7, #23]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_TIM_ConfigClockSource+0x1c>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e0b4      	b.n	8004822 <HAL_TIM_ConfigClockSource+0x186>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f0:	d03e      	beq.n	8004770 <HAL_TIM_ConfigClockSource+0xd4>
 80046f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f6:	f200 8087 	bhi.w	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 80046fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fe:	f000 8086 	beq.w	800480e <HAL_TIM_ConfigClockSource+0x172>
 8004702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004706:	d87f      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b70      	cmp	r3, #112	@ 0x70
 800470a:	d01a      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0xa6>
 800470c:	2b70      	cmp	r3, #112	@ 0x70
 800470e:	d87b      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b60      	cmp	r3, #96	@ 0x60
 8004712:	d050      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004714:	2b60      	cmp	r3, #96	@ 0x60
 8004716:	d877      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b50      	cmp	r3, #80	@ 0x50
 800471a:	d03c      	beq.n	8004796 <HAL_TIM_ConfigClockSource+0xfa>
 800471c:	2b50      	cmp	r3, #80	@ 0x50
 800471e:	d873      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b40      	cmp	r3, #64	@ 0x40
 8004722:	d058      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004724:	2b40      	cmp	r3, #64	@ 0x40
 8004726:	d86f      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b30      	cmp	r3, #48	@ 0x30
 800472a:	d064      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 800472c:	2b30      	cmp	r3, #48	@ 0x30
 800472e:	d86b      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b20      	cmp	r3, #32
 8004732:	d060      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	2b20      	cmp	r3, #32
 8004736:	d867      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b00      	cmp	r3, #0
 800473a:	d05c      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 800473c:	2b10      	cmp	r3, #16
 800473e:	d05a      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004740:	e062      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004752:	f000 fc97 	bl	8005084 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	609a      	str	r2, [r3, #8]
      break;
 800476e:	e04f      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004780:	f000 fc80 	bl	8005084 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004792:	609a      	str	r2, [r3, #8]
      break;
 8004794:	e03c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	461a      	mov	r2, r3
 80047a4:	f000 fb3e 	bl	8004e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2150      	movs	r1, #80	@ 0x50
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fc4d 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 80047b4:	e02c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c2:	461a      	mov	r2, r3
 80047c4:	f000 fb9a 	bl	8004efc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2160      	movs	r1, #96	@ 0x60
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fc3d 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 80047d4:	e01c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e2:	461a      	mov	r2, r3
 80047e4:	f000 fb1e 	bl	8004e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2140      	movs	r1, #64	@ 0x40
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fc2d 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 80047f4:	e00c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4619      	mov	r1, r3
 8004800:	4610      	mov	r0, r2
 8004802:	f000 fc24 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 8004806:	e003      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	73fb      	strb	r3, [r7, #15]
      break;
 800480c:	e000      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800480e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004820:	7bfb      	ldrb	r3, [r7, #15]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800486e:	bf00      	nop
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr

0800487a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800487a:	b480      	push	{r7}
 800487c:	b083      	sub	sp, #12
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
	...

08004890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a43      	ldr	r2, [pc, #268]	@ (80049b0 <TIM_Base_SetConfig+0x120>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d013      	beq.n	80048d0 <TIM_Base_SetConfig+0x40>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ae:	d00f      	beq.n	80048d0 <TIM_Base_SetConfig+0x40>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a40      	ldr	r2, [pc, #256]	@ (80049b4 <TIM_Base_SetConfig+0x124>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00b      	beq.n	80048d0 <TIM_Base_SetConfig+0x40>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a3f      	ldr	r2, [pc, #252]	@ (80049b8 <TIM_Base_SetConfig+0x128>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d007      	beq.n	80048d0 <TIM_Base_SetConfig+0x40>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a3e      	ldr	r2, [pc, #248]	@ (80049bc <TIM_Base_SetConfig+0x12c>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d003      	beq.n	80048d0 <TIM_Base_SetConfig+0x40>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a3d      	ldr	r2, [pc, #244]	@ (80049c0 <TIM_Base_SetConfig+0x130>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d108      	bne.n	80048e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4313      	orrs	r3, r2
 80048e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a32      	ldr	r2, [pc, #200]	@ (80049b0 <TIM_Base_SetConfig+0x120>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d02b      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048f0:	d027      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a2f      	ldr	r2, [pc, #188]	@ (80049b4 <TIM_Base_SetConfig+0x124>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d023      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a2e      	ldr	r2, [pc, #184]	@ (80049b8 <TIM_Base_SetConfig+0x128>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d01f      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a2d      	ldr	r2, [pc, #180]	@ (80049bc <TIM_Base_SetConfig+0x12c>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d01b      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2c      	ldr	r2, [pc, #176]	@ (80049c0 <TIM_Base_SetConfig+0x130>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d017      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a2b      	ldr	r2, [pc, #172]	@ (80049c4 <TIM_Base_SetConfig+0x134>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d013      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a2a      	ldr	r2, [pc, #168]	@ (80049c8 <TIM_Base_SetConfig+0x138>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d00f      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a29      	ldr	r2, [pc, #164]	@ (80049cc <TIM_Base_SetConfig+0x13c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00b      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a28      	ldr	r2, [pc, #160]	@ (80049d0 <TIM_Base_SetConfig+0x140>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a27      	ldr	r2, [pc, #156]	@ (80049d4 <TIM_Base_SetConfig+0x144>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d003      	beq.n	8004942 <TIM_Base_SetConfig+0xb2>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a26      	ldr	r2, [pc, #152]	@ (80049d8 <TIM_Base_SetConfig+0x148>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d108      	bne.n	8004954 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	4313      	orrs	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a0e      	ldr	r2, [pc, #56]	@ (80049b0 <TIM_Base_SetConfig+0x120>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <TIM_Base_SetConfig+0xf2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a10      	ldr	r2, [pc, #64]	@ (80049c0 <TIM_Base_SetConfig+0x130>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d103      	bne.n	800498a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	691a      	ldr	r2, [r3, #16]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f043 0204 	orr.w	r2, r3, #4
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	601a      	str	r2, [r3, #0]
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40010000 	.word	0x40010000
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40000800 	.word	0x40000800
 80049bc:	40000c00 	.word	0x40000c00
 80049c0:	40010400 	.word	0x40010400
 80049c4:	40014000 	.word	0x40014000
 80049c8:	40014400 	.word	0x40014400
 80049cc:	40014800 	.word	0x40014800
 80049d0:	40001800 	.word	0x40001800
 80049d4:	40001c00 	.word	0x40001c00
 80049d8:	40002000 	.word	0x40002000

080049dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 0201 	bic.w	r2, r3, #1
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f023 0303 	bic.w	r3, r3, #3
 8004a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f023 0302 	bic.w	r3, r3, #2
 8004a24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a20      	ldr	r2, [pc, #128]	@ (8004ab4 <TIM_OC1_SetConfig+0xd8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d003      	beq.n	8004a40 <TIM_OC1_SetConfig+0x64>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab8 <TIM_OC1_SetConfig+0xdc>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d10c      	bne.n	8004a5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f023 0308 	bic.w	r3, r3, #8
 8004a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f023 0304 	bic.w	r3, r3, #4
 8004a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a15      	ldr	r2, [pc, #84]	@ (8004ab4 <TIM_OC1_SetConfig+0xd8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d003      	beq.n	8004a6a <TIM_OC1_SetConfig+0x8e>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a14      	ldr	r2, [pc, #80]	@ (8004ab8 <TIM_OC1_SetConfig+0xdc>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d111      	bne.n	8004a8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	621a      	str	r2, [r3, #32]
}
 8004aa8:	bf00      	nop
 8004aaa:	371c      	adds	r7, #28
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	40010000 	.word	0x40010000
 8004ab8:	40010400 	.word	0x40010400

08004abc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a1b      	ldr	r3, [r3, #32]
 8004ad0:	f023 0210 	bic.w	r2, r3, #16
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	021b      	lsls	r3, r3, #8
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 0320 	bic.w	r3, r3, #32
 8004b06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a22      	ldr	r2, [pc, #136]	@ (8004ba0 <TIM_OC2_SetConfig+0xe4>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d003      	beq.n	8004b24 <TIM_OC2_SetConfig+0x68>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a21      	ldr	r2, [pc, #132]	@ (8004ba4 <TIM_OC2_SetConfig+0xe8>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d10d      	bne.n	8004b40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a17      	ldr	r2, [pc, #92]	@ (8004ba0 <TIM_OC2_SetConfig+0xe4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d003      	beq.n	8004b50 <TIM_OC2_SetConfig+0x94>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a16      	ldr	r2, [pc, #88]	@ (8004ba4 <TIM_OC2_SetConfig+0xe8>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d113      	bne.n	8004b78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40010000 	.word	0x40010000
 8004ba4:	40010400 	.word	0x40010400

08004ba8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0303 	bic.w	r3, r3, #3
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	021b      	lsls	r3, r3, #8
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a21      	ldr	r2, [pc, #132]	@ (8004c88 <TIM_OC3_SetConfig+0xe0>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d003      	beq.n	8004c0e <TIM_OC3_SetConfig+0x66>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a20      	ldr	r2, [pc, #128]	@ (8004c8c <TIM_OC3_SetConfig+0xe4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d10d      	bne.n	8004c2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	021b      	lsls	r3, r3, #8
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a16      	ldr	r2, [pc, #88]	@ (8004c88 <TIM_OC3_SetConfig+0xe0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d003      	beq.n	8004c3a <TIM_OC3_SetConfig+0x92>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a15      	ldr	r2, [pc, #84]	@ (8004c8c <TIM_OC3_SetConfig+0xe4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d113      	bne.n	8004c62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	621a      	str	r2, [r3, #32]
}
 8004c7c:	bf00      	nop
 8004c7e:	371c      	adds	r7, #28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	40010000 	.word	0x40010000
 8004c8c:	40010400 	.word	0x40010400

08004c90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b087      	sub	sp, #28
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	021b      	lsls	r3, r3, #8
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	031b      	lsls	r3, r3, #12
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a12      	ldr	r2, [pc, #72]	@ (8004d34 <TIM_OC4_SetConfig+0xa4>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d003      	beq.n	8004cf8 <TIM_OC4_SetConfig+0x68>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a11      	ldr	r2, [pc, #68]	@ (8004d38 <TIM_OC4_SetConfig+0xa8>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d109      	bne.n	8004d0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	019b      	lsls	r3, r3, #6
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	621a      	str	r2, [r3, #32]
}
 8004d26:	bf00      	nop
 8004d28:	371c      	adds	r7, #28
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40010000 	.word	0x40010000
 8004d38:	40010400 	.word	0x40010400

08004d3c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
 8004d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6a1b      	ldr	r3, [r3, #32]
 8004d4e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	f023 0201 	bic.w	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4a28      	ldr	r2, [pc, #160]	@ (8004e08 <TIM_TI1_SetConfig+0xcc>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d01b      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d70:	d017      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4a25      	ldr	r2, [pc, #148]	@ (8004e0c <TIM_TI1_SetConfig+0xd0>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d013      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	4a24      	ldr	r2, [pc, #144]	@ (8004e10 <TIM_TI1_SetConfig+0xd4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00f      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	4a23      	ldr	r2, [pc, #140]	@ (8004e14 <TIM_TI1_SetConfig+0xd8>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d00b      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	4a22      	ldr	r2, [pc, #136]	@ (8004e18 <TIM_TI1_SetConfig+0xdc>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d007      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	4a21      	ldr	r2, [pc, #132]	@ (8004e1c <TIM_TI1_SetConfig+0xe0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d003      	beq.n	8004da2 <TIM_TI1_SetConfig+0x66>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	4a20      	ldr	r2, [pc, #128]	@ (8004e20 <TIM_TI1_SetConfig+0xe4>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d101      	bne.n	8004da6 <TIM_TI1_SetConfig+0x6a>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <TIM_TI1_SetConfig+0x6c>
 8004da6:	2300      	movs	r3, #0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d008      	beq.n	8004dbe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 0303 	bic.w	r3, r3, #3
 8004db2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	617b      	str	r3, [r7, #20]
 8004dbc:	e003      	b.n	8004dc6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f043 0301 	orr.w	r3, r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	011b      	lsls	r3, r3, #4
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f023 030a 	bic.w	r3, r3, #10
 8004de0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f003 030a 	and.w	r3, r3, #10
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40010000 	.word	0x40010000
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40000800 	.word	0x40000800
 8004e14:	40000c00 	.word	0x40000c00
 8004e18:	40010400 	.word	0x40010400
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40001800 	.word	0x40001800

08004e24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	f023 0201 	bic.w	r2, r3, #1
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	f023 030a 	bic.w	r3, r3, #10
 8004e60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b087      	sub	sp, #28
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	607a      	str	r2, [r7, #4]
 8004e8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f023 0210 	bic.w	r2, r3, #16
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	021b      	lsls	r3, r3, #8
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	031b      	lsls	r3, r3, #12
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	011b      	lsls	r3, r3, #4
 8004eda:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	621a      	str	r2, [r3, #32]
}
 8004ef0:	bf00      	nop
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	f023 0210 	bic.w	r2, r3, #16
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	031b      	lsls	r3, r3, #12
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	011b      	lsls	r3, r3, #4
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	621a      	str	r2, [r3, #32]
}
 8004f50:	bf00      	nop
 8004f52:	371c      	adds	r7, #28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f023 0303 	bic.w	r3, r3, #3
 8004f88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004fac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	621a      	str	r2, [r3, #32]
}
 8004fc8:	bf00      	nop
 8004fca:	371c      	adds	r7, #28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005000:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	021b      	lsls	r3, r3, #8
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	4313      	orrs	r3, r2
 800500a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	031b      	lsls	r3, r3, #12
 8005018:	b29b      	uxth	r3, r3
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005026:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	031b      	lsls	r3, r3, #12
 800502c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800504e:	b480      	push	{r7}
 8005050:	b085      	sub	sp, #20
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005064:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	f043 0307 	orr.w	r3, r3, #7
 8005070:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	609a      	str	r2, [r3, #8]
}
 8005078:	bf00      	nop
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
 8005090:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800509e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	021a      	lsls	r2, r3, #8
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	431a      	orrs	r2, r3
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	609a      	str	r2, [r3, #8]
}
 80050b8:	bf00      	nop
 80050ba:	371c      	adds	r7, #28
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f003 031f 	and.w	r3, r3, #31
 80050d6:	2201      	movs	r2, #1
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1a      	ldr	r2, [r3, #32]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	43db      	mvns	r3, r3
 80050e6:	401a      	ands	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a1a      	ldr	r2, [r3, #32]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 031f 	and.w	r3, r3, #31
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	fa01 f303 	lsl.w	r3, r1, r3
 80050fc:	431a      	orrs	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	621a      	str	r2, [r3, #32]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
	...

08005110 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005120:	2b01      	cmp	r3, #1
 8005122:	d101      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005124:	2302      	movs	r3, #2
 8005126:	e05a      	b.n	80051de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a21      	ldr	r2, [pc, #132]	@ (80051ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d022      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005174:	d01d      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a1d      	ldr	r2, [pc, #116]	@ (80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d018      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a1b      	ldr	r2, [pc, #108]	@ (80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a1a      	ldr	r2, [pc, #104]	@ (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00e      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a18      	ldr	r2, [pc, #96]	@ (80051fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a15      	ldr	r2, [pc, #84]	@ (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d10c      	bne.n	80051cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40000400 	.word	0x40000400
 80051f4:	40000800 	.word	0x40000800
 80051f8:	40000c00 	.word	0x40000c00
 80051fc:	40010400 	.word	0x40010400
 8005200:	40014000 	.word	0x40014000
 8005204:	40001800 	.word	0x40001800

08005208 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005220:	2302      	movs	r3, #2
 8005222:	e03d      	b.n	80052a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	4313      	orrs	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e042      	b.n	800536c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fc ff82 	bl	8002204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2224      	movs	r2, #36	@ 0x24
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005316:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fd7f 	bl	8005e1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800532c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695a      	ldr	r2, [r3, #20]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800533c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800534c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2220      	movs	r2, #32
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3708      	adds	r7, #8
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08a      	sub	sp, #40	@ 0x28
 8005378:	af02      	add	r7, sp, #8
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4613      	mov	r3, r2
 8005382:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b20      	cmp	r3, #32
 8005392:	d175      	bne.n	8005480 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Transmit+0x2c>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e06e      	b.n	8005482 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2221      	movs	r2, #33	@ 0x21
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053b2:	f7fd f983 	bl	80026bc <HAL_GetTick>
 80053b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	88fa      	ldrh	r2, [r7, #6]
 80053bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	88fa      	ldrh	r2, [r7, #6]
 80053c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053cc:	d108      	bne.n	80053e0 <HAL_UART_Transmit+0x6c>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d104      	bne.n	80053e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	e003      	b.n	80053e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053e4:	2300      	movs	r3, #0
 80053e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053e8:	e02e      	b.n	8005448 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2200      	movs	r2, #0
 80053f2:	2180      	movs	r1, #128	@ 0x80
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 fb1d 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2220      	movs	r2, #32
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e03a      	b.n	8005482 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10b      	bne.n	800542a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005420:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	3302      	adds	r3, #2
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	e007      	b.n	800543a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	3301      	adds	r3, #1
 8005438:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800543e:	b29b      	uxth	r3, r3
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800544c:	b29b      	uxth	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1cb      	bne.n	80053ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2200      	movs	r2, #0
 800545a:	2140      	movs	r1, #64	@ 0x40
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fae9 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e006      	b.n	8005482 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	e000      	b.n	8005482 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005480:	2302      	movs	r3, #2
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	3720      	adds	r7, #32
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b0ba      	sub	sp, #232	@ 0xe8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c2:	f003 030f 	and.w	r3, r3, #15
 80054c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80054ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10f      	bne.n	80054f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d6:	f003 0320 	and.w	r3, r3, #32
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d009      	beq.n	80054f2 <HAL_UART_IRQHandler+0x66>
 80054de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e2:	f003 0320 	and.w	r3, r3, #32
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 fbd7 	bl	8005c9e <UART_Receive_IT>
      return;
 80054f0:	e273      	b.n	80059da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 80de 	beq.w	80056b8 <HAL_UART_IRQHandler+0x22c>
 80054fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d106      	bne.n	8005516 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800550c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 80d1 	beq.w	80056b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00b      	beq.n	800553a <HAL_UART_IRQHandler+0xae>
 8005522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552a:	2b00      	cmp	r3, #0
 800552c:	d005      	beq.n	800553a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005532:	f043 0201 	orr.w	r2, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800553a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00b      	beq.n	800555e <HAL_UART_IRQHandler+0xd2>
 8005546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005556:	f043 0202 	orr.w	r2, r3, #2
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800555e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00b      	beq.n	8005582 <HAL_UART_IRQHandler+0xf6>
 800556a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d005      	beq.n	8005582 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557a:	f043 0204 	orr.w	r2, r3, #4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005586:	f003 0308 	and.w	r3, r3, #8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d011      	beq.n	80055b2 <HAL_UART_IRQHandler+0x126>
 800558e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d105      	bne.n	80055a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800559a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d005      	beq.n	80055b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055aa:	f043 0208 	orr.w	r2, r3, #8
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 820a 	beq.w	80059d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c0:	f003 0320 	and.w	r3, r3, #32
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d008      	beq.n	80055da <HAL_UART_IRQHandler+0x14e>
 80055c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055cc:	f003 0320 	and.w	r3, r3, #32
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 fb62 	bl	8005c9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e4:	2b40      	cmp	r3, #64	@ 0x40
 80055e6:	bf0c      	ite	eq
 80055e8:	2301      	moveq	r3, #1
 80055ea:	2300      	movne	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f6:	f003 0308 	and.w	r3, r3, #8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d103      	bne.n	8005606 <HAL_UART_IRQHandler+0x17a>
 80055fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005602:	2b00      	cmp	r3, #0
 8005604:	d04f      	beq.n	80056a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fa6d 	bl	8005ae6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005616:	2b40      	cmp	r3, #64	@ 0x40
 8005618:	d141      	bne.n	800569e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	3314      	adds	r3, #20
 8005620:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005628:	e853 3f00 	ldrex	r3, [r3]
 800562c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005630:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005634:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3314      	adds	r3, #20
 8005642:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005646:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800564a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005652:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005656:	e841 2300 	strex	r3, r2, [r1]
 800565a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800565e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1d9      	bne.n	800561a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566a:	2b00      	cmp	r3, #0
 800566c:	d013      	beq.n	8005696 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005672:	4a8a      	ldr	r2, [pc, #552]	@ (800589c <HAL_UART_IRQHandler+0x410>)
 8005674:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567a:	4618      	mov	r0, r3
 800567c:	f7fd f9cf 	bl	8002a1e <HAL_DMA_Abort_IT>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d016      	beq.n	80056b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005690:	4610      	mov	r0, r2
 8005692:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005694:	e00e      	b.n	80056b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f9b6 	bl	8005a08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800569c:	e00a      	b.n	80056b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f9b2 	bl	8005a08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a4:	e006      	b.n	80056b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 f9ae 	bl	8005a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80056b2:	e18d      	b.n	80059d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b4:	bf00      	nop
    return;
 80056b6:	e18b      	b.n	80059d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056bc:	2b01      	cmp	r3, #1
 80056be:	f040 8167 	bne.w	8005990 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c6:	f003 0310 	and.w	r3, r3, #16
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 8160 	beq.w	8005990 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d4:	f003 0310 	and.w	r3, r3, #16
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 8159 	beq.w	8005990 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056de:	2300      	movs	r3, #0
 80056e0:	60bb      	str	r3, [r7, #8]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	60bb      	str	r3, [r7, #8]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056fe:	2b40      	cmp	r3, #64	@ 0x40
 8005700:	f040 80ce 	bne.w	80058a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005710:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005714:	2b00      	cmp	r3, #0
 8005716:	f000 80a9 	beq.w	800586c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800571e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005722:	429a      	cmp	r2, r3
 8005724:	f080 80a2 	bcs.w	800586c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800572e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800573a:	f000 8088 	beq.w	800584e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005748:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800574c:	e853 3f00 	ldrex	r3, [r3]
 8005750:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005754:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800575c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800576a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800576e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005772:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005776:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005782:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1d9      	bne.n	800573e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3314      	adds	r3, #20
 8005790:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800579a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800579c:	f023 0301 	bic.w	r3, r3, #1
 80057a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3314      	adds	r3, #20
 80057aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e1      	bne.n	800578a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3314      	adds	r3, #20
 80057cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3314      	adds	r3, #20
 80057e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057f2:	e841 2300 	strex	r3, r2, [r1]
 80057f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1e3      	bne.n	80057c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	330c      	adds	r3, #12
 8005812:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800581c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800581e:	f023 0310 	bic.w	r3, r3, #16
 8005822:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005830:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005832:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005836:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800583e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e3      	bne.n	800580c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005848:	4618      	mov	r0, r3
 800584a:	f7fd f878 	bl	800293e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2202      	movs	r2, #2
 8005852:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800585c:	b29b      	uxth	r3, r3
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	b29b      	uxth	r3, r3
 8005862:	4619      	mov	r1, r3
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f8d9 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800586a:	e0b3      	b.n	80059d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005870:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005874:	429a      	cmp	r2, r3
 8005876:	f040 80ad 	bne.w	80059d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005884:	f040 80a6 	bne.w	80059d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f8c1 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
      return;
 800589a:	e09b      	b.n	80059d4 <HAL_UART_IRQHandler+0x548>
 800589c:	08005bad 	.word	0x08005bad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 808e 	beq.w	80059d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80058bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8089 	beq.w	80059d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	330c      	adds	r3, #12
 80058cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d0:	e853 3f00 	ldrex	r3, [r3]
 80058d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	330c      	adds	r3, #12
 80058e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80058ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80058ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058f2:	e841 2300 	strex	r3, r2, [r1]
 80058f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1e3      	bne.n	80058c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3314      	adds	r3, #20
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	e853 3f00 	ldrex	r3, [r3]
 800590c:	623b      	str	r3, [r7, #32]
   return(result);
 800590e:	6a3b      	ldr	r3, [r7, #32]
 8005910:	f023 0301 	bic.w	r3, r3, #1
 8005914:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	3314      	adds	r3, #20
 800591e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005922:	633a      	str	r2, [r7, #48]	@ 0x30
 8005924:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005928:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800592a:	e841 2300 	strex	r3, r2, [r1]
 800592e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1e3      	bne.n	80058fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	60fb      	str	r3, [r7, #12]
   return(result);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0310 	bic.w	r3, r3, #16
 800595a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	330c      	adds	r3, #12
 8005964:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005968:	61fa      	str	r2, [r7, #28]
 800596a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	69b9      	ldr	r1, [r7, #24]
 800596e:	69fa      	ldr	r2, [r7, #28]
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	617b      	str	r3, [r7, #20]
   return(result);
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e3      	bne.n	8005944 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005982:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005986:	4619      	mov	r1, r3
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f847 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800598e:	e023      	b.n	80059d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005990:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005998:	2b00      	cmp	r3, #0
 800599a:	d009      	beq.n	80059b0 <HAL_UART_IRQHandler+0x524>
 800599c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f910 	bl	8005bce <UART_Transmit_IT>
    return;
 80059ae:	e014      	b.n	80059da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00e      	beq.n	80059da <HAL_UART_IRQHandler+0x54e>
 80059bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d008      	beq.n	80059da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 f950 	bl	8005c6e <UART_EndTransmit_IT>
    return;
 80059ce:	e004      	b.n	80059da <HAL_UART_IRQHandler+0x54e>
    return;
 80059d0:	bf00      	nop
 80059d2:	e002      	b.n	80059da <HAL_UART_IRQHandler+0x54e>
      return;
 80059d4:	bf00      	nop
 80059d6:	e000      	b.n	80059da <HAL_UART_IRQHandler+0x54e>
      return;
 80059d8:	bf00      	nop
  }
}
 80059da:	37e8      	adds	r7, #232	@ 0xe8
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	460b      	mov	r3, r1
 8005a26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	603b      	str	r3, [r7, #0]
 8005a40:	4613      	mov	r3, r2
 8005a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a44:	e03b      	b.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4c:	d037      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4e:	f7fc fe35 	bl	80026bc <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	6a3a      	ldr	r2, [r7, #32]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d302      	bcc.n	8005a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e03a      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d023      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	2b80      	cmp	r3, #128	@ 0x80
 8005a7a:	d020      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2b40      	cmp	r3, #64	@ 0x40
 8005a80:	d01d      	beq.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d116      	bne.n	8005abe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	617b      	str	r3, [r7, #20]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	617b      	str	r3, [r7, #20]
 8005aa4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 f81d 	bl	8005ae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2208      	movs	r2, #8
 8005ab0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e00f      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	bf0c      	ite	eq
 8005ace:	2301      	moveq	r3, #1
 8005ad0:	2300      	movne	r3, #0
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	79fb      	ldrb	r3, [r7, #7]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d0b4      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b095      	sub	sp, #84	@ 0x54
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3314      	adds	r3, #20
 8005b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e5      	bne.n	8005b22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d119      	bne.n	8005b92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	330c      	adds	r3, #12
 8005b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f023 0310 	bic.w	r3, r3, #16
 8005b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	330c      	adds	r3, #12
 8005b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b7e:	61ba      	str	r2, [r7, #24]
 8005b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b82:	6979      	ldr	r1, [r7, #20]
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	e841 2300 	strex	r3, r2, [r1]
 8005b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1e5      	bne.n	8005b5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ba0:	bf00      	nop
 8005ba2:	3754      	adds	r7, #84	@ 0x54
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f7ff ff21 	bl	8005a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bc6:	bf00      	nop
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b21      	cmp	r3, #33	@ 0x21
 8005be0:	d13e      	bne.n	8005c60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bea:	d114      	bne.n	8005c16 <UART_Transmit_IT+0x48>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d110      	bne.n	8005c16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	1c9a      	adds	r2, r3, #2
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	621a      	str	r2, [r3, #32]
 8005c14:	e008      	b.n	8005c28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	1c59      	adds	r1, r3, #1
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	6211      	str	r1, [r2, #32]
 8005c20:	781a      	ldrb	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	4619      	mov	r1, r3
 8005c36:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10f      	bne.n	8005c5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	e000      	b.n	8005c62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c60:	2302      	movs	r3, #2
  }
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b082      	sub	sp, #8
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7ff fea6 	bl	80059e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b08c      	sub	sp, #48	@ 0x30
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005caa:	2300      	movs	r3, #0
 8005cac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b22      	cmp	r3, #34	@ 0x22
 8005cb8:	f040 80aa 	bne.w	8005e10 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cc4:	d115      	bne.n	8005cf2 <UART_Receive_IT+0x54>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d111      	bne.n	8005cf2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cea:	1c9a      	adds	r2, r3, #2
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cf0:	e024      	b.n	8005d3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d00:	d007      	beq.n	8005d12 <UART_Receive_IT+0x74>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d10a      	bne.n	8005d20 <UART_Receive_IT+0x82>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	e008      	b.n	8005d32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d2c:	b2da      	uxtb	r2, r3
 8005d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d36:	1c5a      	adds	r2, r3, #1
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	4619      	mov	r1, r3
 8005d4a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d15d      	bne.n	8005e0c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0220 	bic.w	r2, r2, #32
 8005d5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	695a      	ldr	r2, [r3, #20]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0201 	bic.w	r2, r2, #1
 8005d7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d135      	bne.n	8005e02 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	330c      	adds	r3, #12
 8005da2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	e853 3f00 	ldrex	r3, [r3]
 8005daa:	613b      	str	r3, [r7, #16]
   return(result);
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f023 0310 	bic.w	r3, r3, #16
 8005db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	330c      	adds	r3, #12
 8005dba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dbc:	623a      	str	r2, [r7, #32]
 8005dbe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc0:	69f9      	ldr	r1, [r7, #28]
 8005dc2:	6a3a      	ldr	r2, [r7, #32]
 8005dc4:	e841 2300 	strex	r3, r2, [r1]
 8005dc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1e5      	bne.n	8005d9c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0310 	and.w	r3, r3, #16
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d10a      	bne.n	8005df4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	60fb      	str	r3, [r7, #12]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005df8:	4619      	mov	r1, r3
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7ff fe0e 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
 8005e00:	e002      	b.n	8005e08 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7ff fdf6 	bl	80059f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e002      	b.n	8005e12 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	e000      	b.n	8005e12 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e10:	2302      	movs	r3, #2
  }
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3730      	adds	r7, #48	@ 0x30
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e20:	b0c0      	sub	sp, #256	@ 0x100
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e38:	68d9      	ldr	r1, [r3, #12]
 8005e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	ea40 0301 	orr.w	r3, r0, r1
 8005e44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	431a      	orrs	r2, r3
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e74:	f021 010c 	bic.w	r1, r1, #12
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e82:	430b      	orrs	r3, r1
 8005e84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e96:	6999      	ldr	r1, [r3, #24]
 8005e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	ea40 0301 	orr.w	r3, r0, r1
 8005ea2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	4b8f      	ldr	r3, [pc, #572]	@ (80060e8 <UART_SetConfig+0x2cc>)
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d005      	beq.n	8005ebc <UART_SetConfig+0xa0>
 8005eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	4b8d      	ldr	r3, [pc, #564]	@ (80060ec <UART_SetConfig+0x2d0>)
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d104      	bne.n	8005ec6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ebc:	f7fd f9ca 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 8005ec0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ec4:	e003      	b.n	8005ece <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ec6:	f7fd f9b1 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8005eca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed2:	69db      	ldr	r3, [r3, #28]
 8005ed4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed8:	f040 810c 	bne.w	80060f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ee6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005eea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005eee:	4622      	mov	r2, r4
 8005ef0:	462b      	mov	r3, r5
 8005ef2:	1891      	adds	r1, r2, r2
 8005ef4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ef6:	415b      	adcs	r3, r3
 8005ef8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005efa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005efe:	4621      	mov	r1, r4
 8005f00:	eb12 0801 	adds.w	r8, r2, r1
 8005f04:	4629      	mov	r1, r5
 8005f06:	eb43 0901 	adc.w	r9, r3, r1
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f1e:	4690      	mov	r8, r2
 8005f20:	4699      	mov	r9, r3
 8005f22:	4623      	mov	r3, r4
 8005f24:	eb18 0303 	adds.w	r3, r8, r3
 8005f28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	eb49 0303 	adc.w	r3, r9, r3
 8005f32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	18db      	adds	r3, r3, r3
 8005f4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f50:	4613      	mov	r3, r2
 8005f52:	eb42 0303 	adc.w	r3, r2, r3
 8005f56:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f60:	f7fa fe42 	bl	8000be8 <__aeabi_uldivmod>
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	4b61      	ldr	r3, [pc, #388]	@ (80060f0 <UART_SetConfig+0x2d4>)
 8005f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	011c      	lsls	r4, r3, #4
 8005f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f7c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f84:	4642      	mov	r2, r8
 8005f86:	464b      	mov	r3, r9
 8005f88:	1891      	adds	r1, r2, r2
 8005f8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f8c:	415b      	adcs	r3, r3
 8005f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f94:	4641      	mov	r1, r8
 8005f96:	eb12 0a01 	adds.w	sl, r2, r1
 8005f9a:	4649      	mov	r1, r9
 8005f9c:	eb43 0b01 	adc.w	fp, r3, r1
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	f04f 0300 	mov.w	r3, #0
 8005fa8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fb4:	4692      	mov	sl, r2
 8005fb6:	469b      	mov	fp, r3
 8005fb8:	4643      	mov	r3, r8
 8005fba:	eb1a 0303 	adds.w	r3, sl, r3
 8005fbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	eb4b 0303 	adc.w	r3, fp, r3
 8005fc8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fd8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005fdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	18db      	adds	r3, r3, r3
 8005fe4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	eb42 0303 	adc.w	r3, r2, r3
 8005fec:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ff2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ff6:	f7fa fdf7 	bl	8000be8 <__aeabi_uldivmod>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	4611      	mov	r1, r2
 8006000:	4b3b      	ldr	r3, [pc, #236]	@ (80060f0 <UART_SetConfig+0x2d4>)
 8006002:	fba3 2301 	umull	r2, r3, r3, r1
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	2264      	movs	r2, #100	@ 0x64
 800600a:	fb02 f303 	mul.w	r3, r2, r3
 800600e:	1acb      	subs	r3, r1, r3
 8006010:	00db      	lsls	r3, r3, #3
 8006012:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006016:	4b36      	ldr	r3, [pc, #216]	@ (80060f0 <UART_SetConfig+0x2d4>)
 8006018:	fba3 2302 	umull	r2, r3, r3, r2
 800601c:	095b      	lsrs	r3, r3, #5
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006024:	441c      	add	r4, r3
 8006026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800602a:	2200      	movs	r2, #0
 800602c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006030:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006034:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006038:	4642      	mov	r2, r8
 800603a:	464b      	mov	r3, r9
 800603c:	1891      	adds	r1, r2, r2
 800603e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006040:	415b      	adcs	r3, r3
 8006042:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006044:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006048:	4641      	mov	r1, r8
 800604a:	1851      	adds	r1, r2, r1
 800604c:	6339      	str	r1, [r7, #48]	@ 0x30
 800604e:	4649      	mov	r1, r9
 8006050:	414b      	adcs	r3, r1
 8006052:	637b      	str	r3, [r7, #52]	@ 0x34
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	f04f 0300 	mov.w	r3, #0
 800605c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006060:	4659      	mov	r1, fp
 8006062:	00cb      	lsls	r3, r1, #3
 8006064:	4651      	mov	r1, sl
 8006066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800606a:	4651      	mov	r1, sl
 800606c:	00ca      	lsls	r2, r1, #3
 800606e:	4610      	mov	r0, r2
 8006070:	4619      	mov	r1, r3
 8006072:	4603      	mov	r3, r0
 8006074:	4642      	mov	r2, r8
 8006076:	189b      	adds	r3, r3, r2
 8006078:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800607c:	464b      	mov	r3, r9
 800607e:	460a      	mov	r2, r1
 8006080:	eb42 0303 	adc.w	r3, r2, r3
 8006084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006094:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006098:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800609c:	460b      	mov	r3, r1
 800609e:	18db      	adds	r3, r3, r3
 80060a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060a2:	4613      	mov	r3, r2
 80060a4:	eb42 0303 	adc.w	r3, r2, r3
 80060a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80060b2:	f7fa fd99 	bl	8000be8 <__aeabi_uldivmod>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4b0d      	ldr	r3, [pc, #52]	@ (80060f0 <UART_SetConfig+0x2d4>)
 80060bc:	fba3 1302 	umull	r1, r3, r3, r2
 80060c0:	095b      	lsrs	r3, r3, #5
 80060c2:	2164      	movs	r1, #100	@ 0x64
 80060c4:	fb01 f303 	mul.w	r3, r1, r3
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	3332      	adds	r3, #50	@ 0x32
 80060ce:	4a08      	ldr	r2, [pc, #32]	@ (80060f0 <UART_SetConfig+0x2d4>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	095b      	lsrs	r3, r3, #5
 80060d6:	f003 0207 	and.w	r2, r3, #7
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4422      	add	r2, r4
 80060e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060e4:	e106      	b.n	80062f4 <UART_SetConfig+0x4d8>
 80060e6:	bf00      	nop
 80060e8:	40011000 	.word	0x40011000
 80060ec:	40011400 	.word	0x40011400
 80060f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060f8:	2200      	movs	r2, #0
 80060fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80060fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006102:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006106:	4642      	mov	r2, r8
 8006108:	464b      	mov	r3, r9
 800610a:	1891      	adds	r1, r2, r2
 800610c:	6239      	str	r1, [r7, #32]
 800610e:	415b      	adcs	r3, r3
 8006110:	627b      	str	r3, [r7, #36]	@ 0x24
 8006112:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006116:	4641      	mov	r1, r8
 8006118:	1854      	adds	r4, r2, r1
 800611a:	4649      	mov	r1, r9
 800611c:	eb43 0501 	adc.w	r5, r3, r1
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	00eb      	lsls	r3, r5, #3
 800612a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800612e:	00e2      	lsls	r2, r4, #3
 8006130:	4614      	mov	r4, r2
 8006132:	461d      	mov	r5, r3
 8006134:	4643      	mov	r3, r8
 8006136:	18e3      	adds	r3, r4, r3
 8006138:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800613c:	464b      	mov	r3, r9
 800613e:	eb45 0303 	adc.w	r3, r5, r3
 8006142:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006152:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006156:	f04f 0200 	mov.w	r2, #0
 800615a:	f04f 0300 	mov.w	r3, #0
 800615e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006162:	4629      	mov	r1, r5
 8006164:	008b      	lsls	r3, r1, #2
 8006166:	4621      	mov	r1, r4
 8006168:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800616c:	4621      	mov	r1, r4
 800616e:	008a      	lsls	r2, r1, #2
 8006170:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006174:	f7fa fd38 	bl	8000be8 <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4b60      	ldr	r3, [pc, #384]	@ (8006300 <UART_SetConfig+0x4e4>)
 800617e:	fba3 2302 	umull	r2, r3, r3, r2
 8006182:	095b      	lsrs	r3, r3, #5
 8006184:	011c      	lsls	r4, r3, #4
 8006186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800618a:	2200      	movs	r2, #0
 800618c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006190:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006194:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006198:	4642      	mov	r2, r8
 800619a:	464b      	mov	r3, r9
 800619c:	1891      	adds	r1, r2, r2
 800619e:	61b9      	str	r1, [r7, #24]
 80061a0:	415b      	adcs	r3, r3
 80061a2:	61fb      	str	r3, [r7, #28]
 80061a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061a8:	4641      	mov	r1, r8
 80061aa:	1851      	adds	r1, r2, r1
 80061ac:	6139      	str	r1, [r7, #16]
 80061ae:	4649      	mov	r1, r9
 80061b0:	414b      	adcs	r3, r1
 80061b2:	617b      	str	r3, [r7, #20]
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061c0:	4659      	mov	r1, fp
 80061c2:	00cb      	lsls	r3, r1, #3
 80061c4:	4651      	mov	r1, sl
 80061c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ca:	4651      	mov	r1, sl
 80061cc:	00ca      	lsls	r2, r1, #3
 80061ce:	4610      	mov	r0, r2
 80061d0:	4619      	mov	r1, r3
 80061d2:	4603      	mov	r3, r0
 80061d4:	4642      	mov	r2, r8
 80061d6:	189b      	adds	r3, r3, r2
 80061d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061dc:	464b      	mov	r3, r9
 80061de:	460a      	mov	r2, r1
 80061e0:	eb42 0303 	adc.w	r3, r2, r3
 80061e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006200:	4649      	mov	r1, r9
 8006202:	008b      	lsls	r3, r1, #2
 8006204:	4641      	mov	r1, r8
 8006206:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800620a:	4641      	mov	r1, r8
 800620c:	008a      	lsls	r2, r1, #2
 800620e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006212:	f7fa fce9 	bl	8000be8 <__aeabi_uldivmod>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4611      	mov	r1, r2
 800621c:	4b38      	ldr	r3, [pc, #224]	@ (8006300 <UART_SetConfig+0x4e4>)
 800621e:	fba3 2301 	umull	r2, r3, r3, r1
 8006222:	095b      	lsrs	r3, r3, #5
 8006224:	2264      	movs	r2, #100	@ 0x64
 8006226:	fb02 f303 	mul.w	r3, r2, r3
 800622a:	1acb      	subs	r3, r1, r3
 800622c:	011b      	lsls	r3, r3, #4
 800622e:	3332      	adds	r3, #50	@ 0x32
 8006230:	4a33      	ldr	r2, [pc, #204]	@ (8006300 <UART_SetConfig+0x4e4>)
 8006232:	fba2 2303 	umull	r2, r3, r2, r3
 8006236:	095b      	lsrs	r3, r3, #5
 8006238:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800623c:	441c      	add	r4, r3
 800623e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006242:	2200      	movs	r2, #0
 8006244:	673b      	str	r3, [r7, #112]	@ 0x70
 8006246:	677a      	str	r2, [r7, #116]	@ 0x74
 8006248:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800624c:	4642      	mov	r2, r8
 800624e:	464b      	mov	r3, r9
 8006250:	1891      	adds	r1, r2, r2
 8006252:	60b9      	str	r1, [r7, #8]
 8006254:	415b      	adcs	r3, r3
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800625c:	4641      	mov	r1, r8
 800625e:	1851      	adds	r1, r2, r1
 8006260:	6039      	str	r1, [r7, #0]
 8006262:	4649      	mov	r1, r9
 8006264:	414b      	adcs	r3, r1
 8006266:	607b      	str	r3, [r7, #4]
 8006268:	f04f 0200 	mov.w	r2, #0
 800626c:	f04f 0300 	mov.w	r3, #0
 8006270:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006274:	4659      	mov	r1, fp
 8006276:	00cb      	lsls	r3, r1, #3
 8006278:	4651      	mov	r1, sl
 800627a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800627e:	4651      	mov	r1, sl
 8006280:	00ca      	lsls	r2, r1, #3
 8006282:	4610      	mov	r0, r2
 8006284:	4619      	mov	r1, r3
 8006286:	4603      	mov	r3, r0
 8006288:	4642      	mov	r2, r8
 800628a:	189b      	adds	r3, r3, r2
 800628c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800628e:	464b      	mov	r3, r9
 8006290:	460a      	mov	r2, r1
 8006292:	eb42 0303 	adc.w	r3, r2, r3
 8006296:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80062a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80062a4:	f04f 0200 	mov.w	r2, #0
 80062a8:	f04f 0300 	mov.w	r3, #0
 80062ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80062b0:	4649      	mov	r1, r9
 80062b2:	008b      	lsls	r3, r1, #2
 80062b4:	4641      	mov	r1, r8
 80062b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062ba:	4641      	mov	r1, r8
 80062bc:	008a      	lsls	r2, r1, #2
 80062be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80062c2:	f7fa fc91 	bl	8000be8 <__aeabi_uldivmod>
 80062c6:	4602      	mov	r2, r0
 80062c8:	460b      	mov	r3, r1
 80062ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006300 <UART_SetConfig+0x4e4>)
 80062cc:	fba3 1302 	umull	r1, r3, r3, r2
 80062d0:	095b      	lsrs	r3, r3, #5
 80062d2:	2164      	movs	r1, #100	@ 0x64
 80062d4:	fb01 f303 	mul.w	r3, r1, r3
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	011b      	lsls	r3, r3, #4
 80062dc:	3332      	adds	r3, #50	@ 0x32
 80062de:	4a08      	ldr	r2, [pc, #32]	@ (8006300 <UART_SetConfig+0x4e4>)
 80062e0:	fba2 2303 	umull	r2, r3, r2, r3
 80062e4:	095b      	lsrs	r3, r3, #5
 80062e6:	f003 020f 	and.w	r2, r3, #15
 80062ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4422      	add	r2, r4
 80062f2:	609a      	str	r2, [r3, #8]
}
 80062f4:	bf00      	nop
 80062f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80062fa:	46bd      	mov	sp, r7
 80062fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006300:	51eb851f 	.word	0x51eb851f

08006304 <__cvt>:
 8006304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006308:	ec57 6b10 	vmov	r6, r7, d0
 800630c:	2f00      	cmp	r7, #0
 800630e:	460c      	mov	r4, r1
 8006310:	4619      	mov	r1, r3
 8006312:	463b      	mov	r3, r7
 8006314:	bfbb      	ittet	lt
 8006316:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800631a:	461f      	movlt	r7, r3
 800631c:	2300      	movge	r3, #0
 800631e:	232d      	movlt	r3, #45	@ 0x2d
 8006320:	700b      	strb	r3, [r1, #0]
 8006322:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006324:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006328:	4691      	mov	r9, r2
 800632a:	f023 0820 	bic.w	r8, r3, #32
 800632e:	bfbc      	itt	lt
 8006330:	4632      	movlt	r2, r6
 8006332:	4616      	movlt	r6, r2
 8006334:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006338:	d005      	beq.n	8006346 <__cvt+0x42>
 800633a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800633e:	d100      	bne.n	8006342 <__cvt+0x3e>
 8006340:	3401      	adds	r4, #1
 8006342:	2102      	movs	r1, #2
 8006344:	e000      	b.n	8006348 <__cvt+0x44>
 8006346:	2103      	movs	r1, #3
 8006348:	ab03      	add	r3, sp, #12
 800634a:	9301      	str	r3, [sp, #4]
 800634c:	ab02      	add	r3, sp, #8
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	ec47 6b10 	vmov	d0, r6, r7
 8006354:	4653      	mov	r3, sl
 8006356:	4622      	mov	r2, r4
 8006358:	f000 fe7a 	bl	8007050 <_dtoa_r>
 800635c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006360:	4605      	mov	r5, r0
 8006362:	d119      	bne.n	8006398 <__cvt+0x94>
 8006364:	f019 0f01 	tst.w	r9, #1
 8006368:	d00e      	beq.n	8006388 <__cvt+0x84>
 800636a:	eb00 0904 	add.w	r9, r0, r4
 800636e:	2200      	movs	r2, #0
 8006370:	2300      	movs	r3, #0
 8006372:	4630      	mov	r0, r6
 8006374:	4639      	mov	r1, r7
 8006376:	f7fa fbc7 	bl	8000b08 <__aeabi_dcmpeq>
 800637a:	b108      	cbz	r0, 8006380 <__cvt+0x7c>
 800637c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006380:	2230      	movs	r2, #48	@ 0x30
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	454b      	cmp	r3, r9
 8006386:	d31e      	bcc.n	80063c6 <__cvt+0xc2>
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800638c:	1b5b      	subs	r3, r3, r5
 800638e:	4628      	mov	r0, r5
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	b004      	add	sp, #16
 8006394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006398:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800639c:	eb00 0904 	add.w	r9, r0, r4
 80063a0:	d1e5      	bne.n	800636e <__cvt+0x6a>
 80063a2:	7803      	ldrb	r3, [r0, #0]
 80063a4:	2b30      	cmp	r3, #48	@ 0x30
 80063a6:	d10a      	bne.n	80063be <__cvt+0xba>
 80063a8:	2200      	movs	r2, #0
 80063aa:	2300      	movs	r3, #0
 80063ac:	4630      	mov	r0, r6
 80063ae:	4639      	mov	r1, r7
 80063b0:	f7fa fbaa 	bl	8000b08 <__aeabi_dcmpeq>
 80063b4:	b918      	cbnz	r0, 80063be <__cvt+0xba>
 80063b6:	f1c4 0401 	rsb	r4, r4, #1
 80063ba:	f8ca 4000 	str.w	r4, [sl]
 80063be:	f8da 3000 	ldr.w	r3, [sl]
 80063c2:	4499      	add	r9, r3
 80063c4:	e7d3      	b.n	800636e <__cvt+0x6a>
 80063c6:	1c59      	adds	r1, r3, #1
 80063c8:	9103      	str	r1, [sp, #12]
 80063ca:	701a      	strb	r2, [r3, #0]
 80063cc:	e7d9      	b.n	8006382 <__cvt+0x7e>

080063ce <__exponent>:
 80063ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063d0:	2900      	cmp	r1, #0
 80063d2:	bfba      	itte	lt
 80063d4:	4249      	neglt	r1, r1
 80063d6:	232d      	movlt	r3, #45	@ 0x2d
 80063d8:	232b      	movge	r3, #43	@ 0x2b
 80063da:	2909      	cmp	r1, #9
 80063dc:	7002      	strb	r2, [r0, #0]
 80063de:	7043      	strb	r3, [r0, #1]
 80063e0:	dd29      	ble.n	8006436 <__exponent+0x68>
 80063e2:	f10d 0307 	add.w	r3, sp, #7
 80063e6:	461d      	mov	r5, r3
 80063e8:	270a      	movs	r7, #10
 80063ea:	461a      	mov	r2, r3
 80063ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80063f0:	fb07 1416 	mls	r4, r7, r6, r1
 80063f4:	3430      	adds	r4, #48	@ 0x30
 80063f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80063fa:	460c      	mov	r4, r1
 80063fc:	2c63      	cmp	r4, #99	@ 0x63
 80063fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8006402:	4631      	mov	r1, r6
 8006404:	dcf1      	bgt.n	80063ea <__exponent+0x1c>
 8006406:	3130      	adds	r1, #48	@ 0x30
 8006408:	1e94      	subs	r4, r2, #2
 800640a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800640e:	1c41      	adds	r1, r0, #1
 8006410:	4623      	mov	r3, r4
 8006412:	42ab      	cmp	r3, r5
 8006414:	d30a      	bcc.n	800642c <__exponent+0x5e>
 8006416:	f10d 0309 	add.w	r3, sp, #9
 800641a:	1a9b      	subs	r3, r3, r2
 800641c:	42ac      	cmp	r4, r5
 800641e:	bf88      	it	hi
 8006420:	2300      	movhi	r3, #0
 8006422:	3302      	adds	r3, #2
 8006424:	4403      	add	r3, r0
 8006426:	1a18      	subs	r0, r3, r0
 8006428:	b003      	add	sp, #12
 800642a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800642c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006430:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006434:	e7ed      	b.n	8006412 <__exponent+0x44>
 8006436:	2330      	movs	r3, #48	@ 0x30
 8006438:	3130      	adds	r1, #48	@ 0x30
 800643a:	7083      	strb	r3, [r0, #2]
 800643c:	70c1      	strb	r1, [r0, #3]
 800643e:	1d03      	adds	r3, r0, #4
 8006440:	e7f1      	b.n	8006426 <__exponent+0x58>
	...

08006444 <_printf_float>:
 8006444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006448:	b08d      	sub	sp, #52	@ 0x34
 800644a:	460c      	mov	r4, r1
 800644c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006450:	4616      	mov	r6, r2
 8006452:	461f      	mov	r7, r3
 8006454:	4605      	mov	r5, r0
 8006456:	f000 fcfb 	bl	8006e50 <_localeconv_r>
 800645a:	6803      	ldr	r3, [r0, #0]
 800645c:	9304      	str	r3, [sp, #16]
 800645e:	4618      	mov	r0, r3
 8006460:	f7f9 ff26 	bl	80002b0 <strlen>
 8006464:	2300      	movs	r3, #0
 8006466:	930a      	str	r3, [sp, #40]	@ 0x28
 8006468:	f8d8 3000 	ldr.w	r3, [r8]
 800646c:	9005      	str	r0, [sp, #20]
 800646e:	3307      	adds	r3, #7
 8006470:	f023 0307 	bic.w	r3, r3, #7
 8006474:	f103 0208 	add.w	r2, r3, #8
 8006478:	f894 a018 	ldrb.w	sl, [r4, #24]
 800647c:	f8d4 b000 	ldr.w	fp, [r4]
 8006480:	f8c8 2000 	str.w	r2, [r8]
 8006484:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006488:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800648c:	9307      	str	r3, [sp, #28]
 800648e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006492:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006496:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800649a:	4b9c      	ldr	r3, [pc, #624]	@ (800670c <_printf_float+0x2c8>)
 800649c:	f04f 32ff 	mov.w	r2, #4294967295
 80064a0:	f7fa fb64 	bl	8000b6c <__aeabi_dcmpun>
 80064a4:	bb70      	cbnz	r0, 8006504 <_printf_float+0xc0>
 80064a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064aa:	4b98      	ldr	r3, [pc, #608]	@ (800670c <_printf_float+0x2c8>)
 80064ac:	f04f 32ff 	mov.w	r2, #4294967295
 80064b0:	f7fa fb3e 	bl	8000b30 <__aeabi_dcmple>
 80064b4:	bb30      	cbnz	r0, 8006504 <_printf_float+0xc0>
 80064b6:	2200      	movs	r2, #0
 80064b8:	2300      	movs	r3, #0
 80064ba:	4640      	mov	r0, r8
 80064bc:	4649      	mov	r1, r9
 80064be:	f7fa fb2d 	bl	8000b1c <__aeabi_dcmplt>
 80064c2:	b110      	cbz	r0, 80064ca <_printf_float+0x86>
 80064c4:	232d      	movs	r3, #45	@ 0x2d
 80064c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064ca:	4a91      	ldr	r2, [pc, #580]	@ (8006710 <_printf_float+0x2cc>)
 80064cc:	4b91      	ldr	r3, [pc, #580]	@ (8006714 <_printf_float+0x2d0>)
 80064ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80064d2:	bf8c      	ite	hi
 80064d4:	4690      	movhi	r8, r2
 80064d6:	4698      	movls	r8, r3
 80064d8:	2303      	movs	r3, #3
 80064da:	6123      	str	r3, [r4, #16]
 80064dc:	f02b 0304 	bic.w	r3, fp, #4
 80064e0:	6023      	str	r3, [r4, #0]
 80064e2:	f04f 0900 	mov.w	r9, #0
 80064e6:	9700      	str	r7, [sp, #0]
 80064e8:	4633      	mov	r3, r6
 80064ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80064ec:	4621      	mov	r1, r4
 80064ee:	4628      	mov	r0, r5
 80064f0:	f000 f9d2 	bl	8006898 <_printf_common>
 80064f4:	3001      	adds	r0, #1
 80064f6:	f040 808d 	bne.w	8006614 <_printf_float+0x1d0>
 80064fa:	f04f 30ff 	mov.w	r0, #4294967295
 80064fe:	b00d      	add	sp, #52	@ 0x34
 8006500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006504:	4642      	mov	r2, r8
 8006506:	464b      	mov	r3, r9
 8006508:	4640      	mov	r0, r8
 800650a:	4649      	mov	r1, r9
 800650c:	f7fa fb2e 	bl	8000b6c <__aeabi_dcmpun>
 8006510:	b140      	cbz	r0, 8006524 <_printf_float+0xe0>
 8006512:	464b      	mov	r3, r9
 8006514:	2b00      	cmp	r3, #0
 8006516:	bfbc      	itt	lt
 8006518:	232d      	movlt	r3, #45	@ 0x2d
 800651a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800651e:	4a7e      	ldr	r2, [pc, #504]	@ (8006718 <_printf_float+0x2d4>)
 8006520:	4b7e      	ldr	r3, [pc, #504]	@ (800671c <_printf_float+0x2d8>)
 8006522:	e7d4      	b.n	80064ce <_printf_float+0x8a>
 8006524:	6863      	ldr	r3, [r4, #4]
 8006526:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800652a:	9206      	str	r2, [sp, #24]
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	d13b      	bne.n	80065a8 <_printf_float+0x164>
 8006530:	2306      	movs	r3, #6
 8006532:	6063      	str	r3, [r4, #4]
 8006534:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006538:	2300      	movs	r3, #0
 800653a:	6022      	str	r2, [r4, #0]
 800653c:	9303      	str	r3, [sp, #12]
 800653e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006540:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006544:	ab09      	add	r3, sp, #36	@ 0x24
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	6861      	ldr	r1, [r4, #4]
 800654a:	ec49 8b10 	vmov	d0, r8, r9
 800654e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006552:	4628      	mov	r0, r5
 8006554:	f7ff fed6 	bl	8006304 <__cvt>
 8006558:	9b06      	ldr	r3, [sp, #24]
 800655a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800655c:	2b47      	cmp	r3, #71	@ 0x47
 800655e:	4680      	mov	r8, r0
 8006560:	d129      	bne.n	80065b6 <_printf_float+0x172>
 8006562:	1cc8      	adds	r0, r1, #3
 8006564:	db02      	blt.n	800656c <_printf_float+0x128>
 8006566:	6863      	ldr	r3, [r4, #4]
 8006568:	4299      	cmp	r1, r3
 800656a:	dd41      	ble.n	80065f0 <_printf_float+0x1ac>
 800656c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006570:	fa5f fa8a 	uxtb.w	sl, sl
 8006574:	3901      	subs	r1, #1
 8006576:	4652      	mov	r2, sl
 8006578:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800657c:	9109      	str	r1, [sp, #36]	@ 0x24
 800657e:	f7ff ff26 	bl	80063ce <__exponent>
 8006582:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006584:	1813      	adds	r3, r2, r0
 8006586:	2a01      	cmp	r2, #1
 8006588:	4681      	mov	r9, r0
 800658a:	6123      	str	r3, [r4, #16]
 800658c:	dc02      	bgt.n	8006594 <_printf_float+0x150>
 800658e:	6822      	ldr	r2, [r4, #0]
 8006590:	07d2      	lsls	r2, r2, #31
 8006592:	d501      	bpl.n	8006598 <_printf_float+0x154>
 8006594:	3301      	adds	r3, #1
 8006596:	6123      	str	r3, [r4, #16]
 8006598:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800659c:	2b00      	cmp	r3, #0
 800659e:	d0a2      	beq.n	80064e6 <_printf_float+0xa2>
 80065a0:	232d      	movs	r3, #45	@ 0x2d
 80065a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065a6:	e79e      	b.n	80064e6 <_printf_float+0xa2>
 80065a8:	9a06      	ldr	r2, [sp, #24]
 80065aa:	2a47      	cmp	r2, #71	@ 0x47
 80065ac:	d1c2      	bne.n	8006534 <_printf_float+0xf0>
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1c0      	bne.n	8006534 <_printf_float+0xf0>
 80065b2:	2301      	movs	r3, #1
 80065b4:	e7bd      	b.n	8006532 <_printf_float+0xee>
 80065b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065ba:	d9db      	bls.n	8006574 <_printf_float+0x130>
 80065bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80065c0:	d118      	bne.n	80065f4 <_printf_float+0x1b0>
 80065c2:	2900      	cmp	r1, #0
 80065c4:	6863      	ldr	r3, [r4, #4]
 80065c6:	dd0b      	ble.n	80065e0 <_printf_float+0x19c>
 80065c8:	6121      	str	r1, [r4, #16]
 80065ca:	b913      	cbnz	r3, 80065d2 <_printf_float+0x18e>
 80065cc:	6822      	ldr	r2, [r4, #0]
 80065ce:	07d0      	lsls	r0, r2, #31
 80065d0:	d502      	bpl.n	80065d8 <_printf_float+0x194>
 80065d2:	3301      	adds	r3, #1
 80065d4:	440b      	add	r3, r1
 80065d6:	6123      	str	r3, [r4, #16]
 80065d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80065da:	f04f 0900 	mov.w	r9, #0
 80065de:	e7db      	b.n	8006598 <_printf_float+0x154>
 80065e0:	b913      	cbnz	r3, 80065e8 <_printf_float+0x1a4>
 80065e2:	6822      	ldr	r2, [r4, #0]
 80065e4:	07d2      	lsls	r2, r2, #31
 80065e6:	d501      	bpl.n	80065ec <_printf_float+0x1a8>
 80065e8:	3302      	adds	r3, #2
 80065ea:	e7f4      	b.n	80065d6 <_printf_float+0x192>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e7f2      	b.n	80065d6 <_printf_float+0x192>
 80065f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80065f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065f6:	4299      	cmp	r1, r3
 80065f8:	db05      	blt.n	8006606 <_printf_float+0x1c2>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	6121      	str	r1, [r4, #16]
 80065fe:	07d8      	lsls	r0, r3, #31
 8006600:	d5ea      	bpl.n	80065d8 <_printf_float+0x194>
 8006602:	1c4b      	adds	r3, r1, #1
 8006604:	e7e7      	b.n	80065d6 <_printf_float+0x192>
 8006606:	2900      	cmp	r1, #0
 8006608:	bfd4      	ite	le
 800660a:	f1c1 0202 	rsble	r2, r1, #2
 800660e:	2201      	movgt	r2, #1
 8006610:	4413      	add	r3, r2
 8006612:	e7e0      	b.n	80065d6 <_printf_float+0x192>
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	055a      	lsls	r2, r3, #21
 8006618:	d407      	bmi.n	800662a <_printf_float+0x1e6>
 800661a:	6923      	ldr	r3, [r4, #16]
 800661c:	4642      	mov	r2, r8
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	47b8      	blx	r7
 8006624:	3001      	adds	r0, #1
 8006626:	d12b      	bne.n	8006680 <_printf_float+0x23c>
 8006628:	e767      	b.n	80064fa <_printf_float+0xb6>
 800662a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800662e:	f240 80dd 	bls.w	80067ec <_printf_float+0x3a8>
 8006632:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006636:	2200      	movs	r2, #0
 8006638:	2300      	movs	r3, #0
 800663a:	f7fa fa65 	bl	8000b08 <__aeabi_dcmpeq>
 800663e:	2800      	cmp	r0, #0
 8006640:	d033      	beq.n	80066aa <_printf_float+0x266>
 8006642:	4a37      	ldr	r2, [pc, #220]	@ (8006720 <_printf_float+0x2dc>)
 8006644:	2301      	movs	r3, #1
 8006646:	4631      	mov	r1, r6
 8006648:	4628      	mov	r0, r5
 800664a:	47b8      	blx	r7
 800664c:	3001      	adds	r0, #1
 800664e:	f43f af54 	beq.w	80064fa <_printf_float+0xb6>
 8006652:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006656:	4543      	cmp	r3, r8
 8006658:	db02      	blt.n	8006660 <_printf_float+0x21c>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	07d8      	lsls	r0, r3, #31
 800665e:	d50f      	bpl.n	8006680 <_printf_float+0x23c>
 8006660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006664:	4631      	mov	r1, r6
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	f43f af45 	beq.w	80064fa <_printf_float+0xb6>
 8006670:	f04f 0900 	mov.w	r9, #0
 8006674:	f108 38ff 	add.w	r8, r8, #4294967295
 8006678:	f104 0a1a 	add.w	sl, r4, #26
 800667c:	45c8      	cmp	r8, r9
 800667e:	dc09      	bgt.n	8006694 <_printf_float+0x250>
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	079b      	lsls	r3, r3, #30
 8006684:	f100 8103 	bmi.w	800688e <_printf_float+0x44a>
 8006688:	68e0      	ldr	r0, [r4, #12]
 800668a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800668c:	4298      	cmp	r0, r3
 800668e:	bfb8      	it	lt
 8006690:	4618      	movlt	r0, r3
 8006692:	e734      	b.n	80064fe <_printf_float+0xba>
 8006694:	2301      	movs	r3, #1
 8006696:	4652      	mov	r2, sl
 8006698:	4631      	mov	r1, r6
 800669a:	4628      	mov	r0, r5
 800669c:	47b8      	blx	r7
 800669e:	3001      	adds	r0, #1
 80066a0:	f43f af2b 	beq.w	80064fa <_printf_float+0xb6>
 80066a4:	f109 0901 	add.w	r9, r9, #1
 80066a8:	e7e8      	b.n	800667c <_printf_float+0x238>
 80066aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dc39      	bgt.n	8006724 <_printf_float+0x2e0>
 80066b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006720 <_printf_float+0x2dc>)
 80066b2:	2301      	movs	r3, #1
 80066b4:	4631      	mov	r1, r6
 80066b6:	4628      	mov	r0, r5
 80066b8:	47b8      	blx	r7
 80066ba:	3001      	adds	r0, #1
 80066bc:	f43f af1d 	beq.w	80064fa <_printf_float+0xb6>
 80066c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80066c4:	ea59 0303 	orrs.w	r3, r9, r3
 80066c8:	d102      	bne.n	80066d0 <_printf_float+0x28c>
 80066ca:	6823      	ldr	r3, [r4, #0]
 80066cc:	07d9      	lsls	r1, r3, #31
 80066ce:	d5d7      	bpl.n	8006680 <_printf_float+0x23c>
 80066d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066d4:	4631      	mov	r1, r6
 80066d6:	4628      	mov	r0, r5
 80066d8:	47b8      	blx	r7
 80066da:	3001      	adds	r0, #1
 80066dc:	f43f af0d 	beq.w	80064fa <_printf_float+0xb6>
 80066e0:	f04f 0a00 	mov.w	sl, #0
 80066e4:	f104 0b1a 	add.w	fp, r4, #26
 80066e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ea:	425b      	negs	r3, r3
 80066ec:	4553      	cmp	r3, sl
 80066ee:	dc01      	bgt.n	80066f4 <_printf_float+0x2b0>
 80066f0:	464b      	mov	r3, r9
 80066f2:	e793      	b.n	800661c <_printf_float+0x1d8>
 80066f4:	2301      	movs	r3, #1
 80066f6:	465a      	mov	r2, fp
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f aefb 	beq.w	80064fa <_printf_float+0xb6>
 8006704:	f10a 0a01 	add.w	sl, sl, #1
 8006708:	e7ee      	b.n	80066e8 <_printf_float+0x2a4>
 800670a:	bf00      	nop
 800670c:	7fefffff 	.word	0x7fefffff
 8006710:	08009b50 	.word	0x08009b50
 8006714:	08009b4c 	.word	0x08009b4c
 8006718:	08009b58 	.word	0x08009b58
 800671c:	08009b54 	.word	0x08009b54
 8006720:	08009b5c 	.word	0x08009b5c
 8006724:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006726:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800672a:	4553      	cmp	r3, sl
 800672c:	bfa8      	it	ge
 800672e:	4653      	movge	r3, sl
 8006730:	2b00      	cmp	r3, #0
 8006732:	4699      	mov	r9, r3
 8006734:	dc36      	bgt.n	80067a4 <_printf_float+0x360>
 8006736:	f04f 0b00 	mov.w	fp, #0
 800673a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800673e:	f104 021a 	add.w	r2, r4, #26
 8006742:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006744:	9306      	str	r3, [sp, #24]
 8006746:	eba3 0309 	sub.w	r3, r3, r9
 800674a:	455b      	cmp	r3, fp
 800674c:	dc31      	bgt.n	80067b2 <_printf_float+0x36e>
 800674e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006750:	459a      	cmp	sl, r3
 8006752:	dc3a      	bgt.n	80067ca <_printf_float+0x386>
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	07da      	lsls	r2, r3, #31
 8006758:	d437      	bmi.n	80067ca <_printf_float+0x386>
 800675a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800675c:	ebaa 0903 	sub.w	r9, sl, r3
 8006760:	9b06      	ldr	r3, [sp, #24]
 8006762:	ebaa 0303 	sub.w	r3, sl, r3
 8006766:	4599      	cmp	r9, r3
 8006768:	bfa8      	it	ge
 800676a:	4699      	movge	r9, r3
 800676c:	f1b9 0f00 	cmp.w	r9, #0
 8006770:	dc33      	bgt.n	80067da <_printf_float+0x396>
 8006772:	f04f 0800 	mov.w	r8, #0
 8006776:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800677a:	f104 0b1a 	add.w	fp, r4, #26
 800677e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006780:	ebaa 0303 	sub.w	r3, sl, r3
 8006784:	eba3 0309 	sub.w	r3, r3, r9
 8006788:	4543      	cmp	r3, r8
 800678a:	f77f af79 	ble.w	8006680 <_printf_float+0x23c>
 800678e:	2301      	movs	r3, #1
 8006790:	465a      	mov	r2, fp
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f aeae 	beq.w	80064fa <_printf_float+0xb6>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	e7ec      	b.n	800677e <_printf_float+0x33a>
 80067a4:	4642      	mov	r2, r8
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	d1c2      	bne.n	8006736 <_printf_float+0x2f2>
 80067b0:	e6a3      	b.n	80064fa <_printf_float+0xb6>
 80067b2:	2301      	movs	r3, #1
 80067b4:	4631      	mov	r1, r6
 80067b6:	4628      	mov	r0, r5
 80067b8:	9206      	str	r2, [sp, #24]
 80067ba:	47b8      	blx	r7
 80067bc:	3001      	adds	r0, #1
 80067be:	f43f ae9c 	beq.w	80064fa <_printf_float+0xb6>
 80067c2:	9a06      	ldr	r2, [sp, #24]
 80067c4:	f10b 0b01 	add.w	fp, fp, #1
 80067c8:	e7bb      	b.n	8006742 <_printf_float+0x2fe>
 80067ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ce:	4631      	mov	r1, r6
 80067d0:	4628      	mov	r0, r5
 80067d2:	47b8      	blx	r7
 80067d4:	3001      	adds	r0, #1
 80067d6:	d1c0      	bne.n	800675a <_printf_float+0x316>
 80067d8:	e68f      	b.n	80064fa <_printf_float+0xb6>
 80067da:	9a06      	ldr	r2, [sp, #24]
 80067dc:	464b      	mov	r3, r9
 80067de:	4442      	add	r2, r8
 80067e0:	4631      	mov	r1, r6
 80067e2:	4628      	mov	r0, r5
 80067e4:	47b8      	blx	r7
 80067e6:	3001      	adds	r0, #1
 80067e8:	d1c3      	bne.n	8006772 <_printf_float+0x32e>
 80067ea:	e686      	b.n	80064fa <_printf_float+0xb6>
 80067ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80067f0:	f1ba 0f01 	cmp.w	sl, #1
 80067f4:	dc01      	bgt.n	80067fa <_printf_float+0x3b6>
 80067f6:	07db      	lsls	r3, r3, #31
 80067f8:	d536      	bpl.n	8006868 <_printf_float+0x424>
 80067fa:	2301      	movs	r3, #1
 80067fc:	4642      	mov	r2, r8
 80067fe:	4631      	mov	r1, r6
 8006800:	4628      	mov	r0, r5
 8006802:	47b8      	blx	r7
 8006804:	3001      	adds	r0, #1
 8006806:	f43f ae78 	beq.w	80064fa <_printf_float+0xb6>
 800680a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800680e:	4631      	mov	r1, r6
 8006810:	4628      	mov	r0, r5
 8006812:	47b8      	blx	r7
 8006814:	3001      	adds	r0, #1
 8006816:	f43f ae70 	beq.w	80064fa <_printf_float+0xb6>
 800681a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800681e:	2200      	movs	r2, #0
 8006820:	2300      	movs	r3, #0
 8006822:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006826:	f7fa f96f 	bl	8000b08 <__aeabi_dcmpeq>
 800682a:	b9c0      	cbnz	r0, 800685e <_printf_float+0x41a>
 800682c:	4653      	mov	r3, sl
 800682e:	f108 0201 	add.w	r2, r8, #1
 8006832:	4631      	mov	r1, r6
 8006834:	4628      	mov	r0, r5
 8006836:	47b8      	blx	r7
 8006838:	3001      	adds	r0, #1
 800683a:	d10c      	bne.n	8006856 <_printf_float+0x412>
 800683c:	e65d      	b.n	80064fa <_printf_float+0xb6>
 800683e:	2301      	movs	r3, #1
 8006840:	465a      	mov	r2, fp
 8006842:	4631      	mov	r1, r6
 8006844:	4628      	mov	r0, r5
 8006846:	47b8      	blx	r7
 8006848:	3001      	adds	r0, #1
 800684a:	f43f ae56 	beq.w	80064fa <_printf_float+0xb6>
 800684e:	f108 0801 	add.w	r8, r8, #1
 8006852:	45d0      	cmp	r8, sl
 8006854:	dbf3      	blt.n	800683e <_printf_float+0x3fa>
 8006856:	464b      	mov	r3, r9
 8006858:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800685c:	e6df      	b.n	800661e <_printf_float+0x1da>
 800685e:	f04f 0800 	mov.w	r8, #0
 8006862:	f104 0b1a 	add.w	fp, r4, #26
 8006866:	e7f4      	b.n	8006852 <_printf_float+0x40e>
 8006868:	2301      	movs	r3, #1
 800686a:	4642      	mov	r2, r8
 800686c:	e7e1      	b.n	8006832 <_printf_float+0x3ee>
 800686e:	2301      	movs	r3, #1
 8006870:	464a      	mov	r2, r9
 8006872:	4631      	mov	r1, r6
 8006874:	4628      	mov	r0, r5
 8006876:	47b8      	blx	r7
 8006878:	3001      	adds	r0, #1
 800687a:	f43f ae3e 	beq.w	80064fa <_printf_float+0xb6>
 800687e:	f108 0801 	add.w	r8, r8, #1
 8006882:	68e3      	ldr	r3, [r4, #12]
 8006884:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006886:	1a5b      	subs	r3, r3, r1
 8006888:	4543      	cmp	r3, r8
 800688a:	dcf0      	bgt.n	800686e <_printf_float+0x42a>
 800688c:	e6fc      	b.n	8006688 <_printf_float+0x244>
 800688e:	f04f 0800 	mov.w	r8, #0
 8006892:	f104 0919 	add.w	r9, r4, #25
 8006896:	e7f4      	b.n	8006882 <_printf_float+0x43e>

08006898 <_printf_common>:
 8006898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800689c:	4616      	mov	r6, r2
 800689e:	4698      	mov	r8, r3
 80068a0:	688a      	ldr	r2, [r1, #8]
 80068a2:	690b      	ldr	r3, [r1, #16]
 80068a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068a8:	4293      	cmp	r3, r2
 80068aa:	bfb8      	it	lt
 80068ac:	4613      	movlt	r3, r2
 80068ae:	6033      	str	r3, [r6, #0]
 80068b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068b4:	4607      	mov	r7, r0
 80068b6:	460c      	mov	r4, r1
 80068b8:	b10a      	cbz	r2, 80068be <_printf_common+0x26>
 80068ba:	3301      	adds	r3, #1
 80068bc:	6033      	str	r3, [r6, #0]
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	0699      	lsls	r1, r3, #26
 80068c2:	bf42      	ittt	mi
 80068c4:	6833      	ldrmi	r3, [r6, #0]
 80068c6:	3302      	addmi	r3, #2
 80068c8:	6033      	strmi	r3, [r6, #0]
 80068ca:	6825      	ldr	r5, [r4, #0]
 80068cc:	f015 0506 	ands.w	r5, r5, #6
 80068d0:	d106      	bne.n	80068e0 <_printf_common+0x48>
 80068d2:	f104 0a19 	add.w	sl, r4, #25
 80068d6:	68e3      	ldr	r3, [r4, #12]
 80068d8:	6832      	ldr	r2, [r6, #0]
 80068da:	1a9b      	subs	r3, r3, r2
 80068dc:	42ab      	cmp	r3, r5
 80068de:	dc26      	bgt.n	800692e <_printf_common+0x96>
 80068e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068e4:	6822      	ldr	r2, [r4, #0]
 80068e6:	3b00      	subs	r3, #0
 80068e8:	bf18      	it	ne
 80068ea:	2301      	movne	r3, #1
 80068ec:	0692      	lsls	r2, r2, #26
 80068ee:	d42b      	bmi.n	8006948 <_printf_common+0xb0>
 80068f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068f4:	4641      	mov	r1, r8
 80068f6:	4638      	mov	r0, r7
 80068f8:	47c8      	blx	r9
 80068fa:	3001      	adds	r0, #1
 80068fc:	d01e      	beq.n	800693c <_printf_common+0xa4>
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	6922      	ldr	r2, [r4, #16]
 8006902:	f003 0306 	and.w	r3, r3, #6
 8006906:	2b04      	cmp	r3, #4
 8006908:	bf02      	ittt	eq
 800690a:	68e5      	ldreq	r5, [r4, #12]
 800690c:	6833      	ldreq	r3, [r6, #0]
 800690e:	1aed      	subeq	r5, r5, r3
 8006910:	68a3      	ldr	r3, [r4, #8]
 8006912:	bf0c      	ite	eq
 8006914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006918:	2500      	movne	r5, #0
 800691a:	4293      	cmp	r3, r2
 800691c:	bfc4      	itt	gt
 800691e:	1a9b      	subgt	r3, r3, r2
 8006920:	18ed      	addgt	r5, r5, r3
 8006922:	2600      	movs	r6, #0
 8006924:	341a      	adds	r4, #26
 8006926:	42b5      	cmp	r5, r6
 8006928:	d11a      	bne.n	8006960 <_printf_common+0xc8>
 800692a:	2000      	movs	r0, #0
 800692c:	e008      	b.n	8006940 <_printf_common+0xa8>
 800692e:	2301      	movs	r3, #1
 8006930:	4652      	mov	r2, sl
 8006932:	4641      	mov	r1, r8
 8006934:	4638      	mov	r0, r7
 8006936:	47c8      	blx	r9
 8006938:	3001      	adds	r0, #1
 800693a:	d103      	bne.n	8006944 <_printf_common+0xac>
 800693c:	f04f 30ff 	mov.w	r0, #4294967295
 8006940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006944:	3501      	adds	r5, #1
 8006946:	e7c6      	b.n	80068d6 <_printf_common+0x3e>
 8006948:	18e1      	adds	r1, r4, r3
 800694a:	1c5a      	adds	r2, r3, #1
 800694c:	2030      	movs	r0, #48	@ 0x30
 800694e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006952:	4422      	add	r2, r4
 8006954:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006958:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800695c:	3302      	adds	r3, #2
 800695e:	e7c7      	b.n	80068f0 <_printf_common+0x58>
 8006960:	2301      	movs	r3, #1
 8006962:	4622      	mov	r2, r4
 8006964:	4641      	mov	r1, r8
 8006966:	4638      	mov	r0, r7
 8006968:	47c8      	blx	r9
 800696a:	3001      	adds	r0, #1
 800696c:	d0e6      	beq.n	800693c <_printf_common+0xa4>
 800696e:	3601      	adds	r6, #1
 8006970:	e7d9      	b.n	8006926 <_printf_common+0x8e>
	...

08006974 <_printf_i>:
 8006974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006978:	7e0f      	ldrb	r7, [r1, #24]
 800697a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800697c:	2f78      	cmp	r7, #120	@ 0x78
 800697e:	4691      	mov	r9, r2
 8006980:	4680      	mov	r8, r0
 8006982:	460c      	mov	r4, r1
 8006984:	469a      	mov	sl, r3
 8006986:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800698a:	d807      	bhi.n	800699c <_printf_i+0x28>
 800698c:	2f62      	cmp	r7, #98	@ 0x62
 800698e:	d80a      	bhi.n	80069a6 <_printf_i+0x32>
 8006990:	2f00      	cmp	r7, #0
 8006992:	f000 80d1 	beq.w	8006b38 <_printf_i+0x1c4>
 8006996:	2f58      	cmp	r7, #88	@ 0x58
 8006998:	f000 80b8 	beq.w	8006b0c <_printf_i+0x198>
 800699c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80069a4:	e03a      	b.n	8006a1c <_printf_i+0xa8>
 80069a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80069aa:	2b15      	cmp	r3, #21
 80069ac:	d8f6      	bhi.n	800699c <_printf_i+0x28>
 80069ae:	a101      	add	r1, pc, #4	@ (adr r1, 80069b4 <_printf_i+0x40>)
 80069b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069b4:	08006a0d 	.word	0x08006a0d
 80069b8:	08006a21 	.word	0x08006a21
 80069bc:	0800699d 	.word	0x0800699d
 80069c0:	0800699d 	.word	0x0800699d
 80069c4:	0800699d 	.word	0x0800699d
 80069c8:	0800699d 	.word	0x0800699d
 80069cc:	08006a21 	.word	0x08006a21
 80069d0:	0800699d 	.word	0x0800699d
 80069d4:	0800699d 	.word	0x0800699d
 80069d8:	0800699d 	.word	0x0800699d
 80069dc:	0800699d 	.word	0x0800699d
 80069e0:	08006b1f 	.word	0x08006b1f
 80069e4:	08006a4b 	.word	0x08006a4b
 80069e8:	08006ad9 	.word	0x08006ad9
 80069ec:	0800699d 	.word	0x0800699d
 80069f0:	0800699d 	.word	0x0800699d
 80069f4:	08006b41 	.word	0x08006b41
 80069f8:	0800699d 	.word	0x0800699d
 80069fc:	08006a4b 	.word	0x08006a4b
 8006a00:	0800699d 	.word	0x0800699d
 8006a04:	0800699d 	.word	0x0800699d
 8006a08:	08006ae1 	.word	0x08006ae1
 8006a0c:	6833      	ldr	r3, [r6, #0]
 8006a0e:	1d1a      	adds	r2, r3, #4
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	6032      	str	r2, [r6, #0]
 8006a14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e09c      	b.n	8006b5a <_printf_i+0x1e6>
 8006a20:	6833      	ldr	r3, [r6, #0]
 8006a22:	6820      	ldr	r0, [r4, #0]
 8006a24:	1d19      	adds	r1, r3, #4
 8006a26:	6031      	str	r1, [r6, #0]
 8006a28:	0606      	lsls	r6, r0, #24
 8006a2a:	d501      	bpl.n	8006a30 <_printf_i+0xbc>
 8006a2c:	681d      	ldr	r5, [r3, #0]
 8006a2e:	e003      	b.n	8006a38 <_printf_i+0xc4>
 8006a30:	0645      	lsls	r5, r0, #25
 8006a32:	d5fb      	bpl.n	8006a2c <_printf_i+0xb8>
 8006a34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a38:	2d00      	cmp	r5, #0
 8006a3a:	da03      	bge.n	8006a44 <_printf_i+0xd0>
 8006a3c:	232d      	movs	r3, #45	@ 0x2d
 8006a3e:	426d      	negs	r5, r5
 8006a40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a44:	4858      	ldr	r0, [pc, #352]	@ (8006ba8 <_printf_i+0x234>)
 8006a46:	230a      	movs	r3, #10
 8006a48:	e011      	b.n	8006a6e <_printf_i+0xfa>
 8006a4a:	6821      	ldr	r1, [r4, #0]
 8006a4c:	6833      	ldr	r3, [r6, #0]
 8006a4e:	0608      	lsls	r0, r1, #24
 8006a50:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a54:	d402      	bmi.n	8006a5c <_printf_i+0xe8>
 8006a56:	0649      	lsls	r1, r1, #25
 8006a58:	bf48      	it	mi
 8006a5a:	b2ad      	uxthmi	r5, r5
 8006a5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a5e:	4852      	ldr	r0, [pc, #328]	@ (8006ba8 <_printf_i+0x234>)
 8006a60:	6033      	str	r3, [r6, #0]
 8006a62:	bf14      	ite	ne
 8006a64:	230a      	movne	r3, #10
 8006a66:	2308      	moveq	r3, #8
 8006a68:	2100      	movs	r1, #0
 8006a6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a6e:	6866      	ldr	r6, [r4, #4]
 8006a70:	60a6      	str	r6, [r4, #8]
 8006a72:	2e00      	cmp	r6, #0
 8006a74:	db05      	blt.n	8006a82 <_printf_i+0x10e>
 8006a76:	6821      	ldr	r1, [r4, #0]
 8006a78:	432e      	orrs	r6, r5
 8006a7a:	f021 0104 	bic.w	r1, r1, #4
 8006a7e:	6021      	str	r1, [r4, #0]
 8006a80:	d04b      	beq.n	8006b1a <_printf_i+0x1a6>
 8006a82:	4616      	mov	r6, r2
 8006a84:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a88:	fb03 5711 	mls	r7, r3, r1, r5
 8006a8c:	5dc7      	ldrb	r7, [r0, r7]
 8006a8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a92:	462f      	mov	r7, r5
 8006a94:	42bb      	cmp	r3, r7
 8006a96:	460d      	mov	r5, r1
 8006a98:	d9f4      	bls.n	8006a84 <_printf_i+0x110>
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	d10b      	bne.n	8006ab6 <_printf_i+0x142>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	07df      	lsls	r7, r3, #31
 8006aa2:	d508      	bpl.n	8006ab6 <_printf_i+0x142>
 8006aa4:	6923      	ldr	r3, [r4, #16]
 8006aa6:	6861      	ldr	r1, [r4, #4]
 8006aa8:	4299      	cmp	r1, r3
 8006aaa:	bfde      	ittt	le
 8006aac:	2330      	movle	r3, #48	@ 0x30
 8006aae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ab2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ab6:	1b92      	subs	r2, r2, r6
 8006ab8:	6122      	str	r2, [r4, #16]
 8006aba:	f8cd a000 	str.w	sl, [sp]
 8006abe:	464b      	mov	r3, r9
 8006ac0:	aa03      	add	r2, sp, #12
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4640      	mov	r0, r8
 8006ac6:	f7ff fee7 	bl	8006898 <_printf_common>
 8006aca:	3001      	adds	r0, #1
 8006acc:	d14a      	bne.n	8006b64 <_printf_i+0x1f0>
 8006ace:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad2:	b004      	add	sp, #16
 8006ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	f043 0320 	orr.w	r3, r3, #32
 8006ade:	6023      	str	r3, [r4, #0]
 8006ae0:	4832      	ldr	r0, [pc, #200]	@ (8006bac <_printf_i+0x238>)
 8006ae2:	2778      	movs	r7, #120	@ 0x78
 8006ae4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	6831      	ldr	r1, [r6, #0]
 8006aec:	061f      	lsls	r7, r3, #24
 8006aee:	f851 5b04 	ldr.w	r5, [r1], #4
 8006af2:	d402      	bmi.n	8006afa <_printf_i+0x186>
 8006af4:	065f      	lsls	r7, r3, #25
 8006af6:	bf48      	it	mi
 8006af8:	b2ad      	uxthmi	r5, r5
 8006afa:	6031      	str	r1, [r6, #0]
 8006afc:	07d9      	lsls	r1, r3, #31
 8006afe:	bf44      	itt	mi
 8006b00:	f043 0320 	orrmi.w	r3, r3, #32
 8006b04:	6023      	strmi	r3, [r4, #0]
 8006b06:	b11d      	cbz	r5, 8006b10 <_printf_i+0x19c>
 8006b08:	2310      	movs	r3, #16
 8006b0a:	e7ad      	b.n	8006a68 <_printf_i+0xf4>
 8006b0c:	4826      	ldr	r0, [pc, #152]	@ (8006ba8 <_printf_i+0x234>)
 8006b0e:	e7e9      	b.n	8006ae4 <_printf_i+0x170>
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	f023 0320 	bic.w	r3, r3, #32
 8006b16:	6023      	str	r3, [r4, #0]
 8006b18:	e7f6      	b.n	8006b08 <_printf_i+0x194>
 8006b1a:	4616      	mov	r6, r2
 8006b1c:	e7bd      	b.n	8006a9a <_printf_i+0x126>
 8006b1e:	6833      	ldr	r3, [r6, #0]
 8006b20:	6825      	ldr	r5, [r4, #0]
 8006b22:	6961      	ldr	r1, [r4, #20]
 8006b24:	1d18      	adds	r0, r3, #4
 8006b26:	6030      	str	r0, [r6, #0]
 8006b28:	062e      	lsls	r6, r5, #24
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	d501      	bpl.n	8006b32 <_printf_i+0x1be>
 8006b2e:	6019      	str	r1, [r3, #0]
 8006b30:	e002      	b.n	8006b38 <_printf_i+0x1c4>
 8006b32:	0668      	lsls	r0, r5, #25
 8006b34:	d5fb      	bpl.n	8006b2e <_printf_i+0x1ba>
 8006b36:	8019      	strh	r1, [r3, #0]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	6123      	str	r3, [r4, #16]
 8006b3c:	4616      	mov	r6, r2
 8006b3e:	e7bc      	b.n	8006aba <_printf_i+0x146>
 8006b40:	6833      	ldr	r3, [r6, #0]
 8006b42:	1d1a      	adds	r2, r3, #4
 8006b44:	6032      	str	r2, [r6, #0]
 8006b46:	681e      	ldr	r6, [r3, #0]
 8006b48:	6862      	ldr	r2, [r4, #4]
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	4630      	mov	r0, r6
 8006b4e:	f7f9 fb5f 	bl	8000210 <memchr>
 8006b52:	b108      	cbz	r0, 8006b58 <_printf_i+0x1e4>
 8006b54:	1b80      	subs	r0, r0, r6
 8006b56:	6060      	str	r0, [r4, #4]
 8006b58:	6863      	ldr	r3, [r4, #4]
 8006b5a:	6123      	str	r3, [r4, #16]
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b62:	e7aa      	b.n	8006aba <_printf_i+0x146>
 8006b64:	6923      	ldr	r3, [r4, #16]
 8006b66:	4632      	mov	r2, r6
 8006b68:	4649      	mov	r1, r9
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	47d0      	blx	sl
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d0ad      	beq.n	8006ace <_printf_i+0x15a>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	079b      	lsls	r3, r3, #30
 8006b76:	d413      	bmi.n	8006ba0 <_printf_i+0x22c>
 8006b78:	68e0      	ldr	r0, [r4, #12]
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	4298      	cmp	r0, r3
 8006b7e:	bfb8      	it	lt
 8006b80:	4618      	movlt	r0, r3
 8006b82:	e7a6      	b.n	8006ad2 <_printf_i+0x15e>
 8006b84:	2301      	movs	r3, #1
 8006b86:	4632      	mov	r2, r6
 8006b88:	4649      	mov	r1, r9
 8006b8a:	4640      	mov	r0, r8
 8006b8c:	47d0      	blx	sl
 8006b8e:	3001      	adds	r0, #1
 8006b90:	d09d      	beq.n	8006ace <_printf_i+0x15a>
 8006b92:	3501      	adds	r5, #1
 8006b94:	68e3      	ldr	r3, [r4, #12]
 8006b96:	9903      	ldr	r1, [sp, #12]
 8006b98:	1a5b      	subs	r3, r3, r1
 8006b9a:	42ab      	cmp	r3, r5
 8006b9c:	dcf2      	bgt.n	8006b84 <_printf_i+0x210>
 8006b9e:	e7eb      	b.n	8006b78 <_printf_i+0x204>
 8006ba0:	2500      	movs	r5, #0
 8006ba2:	f104 0619 	add.w	r6, r4, #25
 8006ba6:	e7f5      	b.n	8006b94 <_printf_i+0x220>
 8006ba8:	08009b5e 	.word	0x08009b5e
 8006bac:	08009b6f 	.word	0x08009b6f

08006bb0 <std>:
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	b510      	push	{r4, lr}
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	e9c0 3300 	strd	r3, r3, [r0]
 8006bba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bbe:	6083      	str	r3, [r0, #8]
 8006bc0:	8181      	strh	r1, [r0, #12]
 8006bc2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006bc4:	81c2      	strh	r2, [r0, #14]
 8006bc6:	6183      	str	r3, [r0, #24]
 8006bc8:	4619      	mov	r1, r3
 8006bca:	2208      	movs	r2, #8
 8006bcc:	305c      	adds	r0, #92	@ 0x5c
 8006bce:	f000 f937 	bl	8006e40 <memset>
 8006bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c08 <std+0x58>)
 8006bd4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c0c <std+0x5c>)
 8006bd8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006bda:	4b0d      	ldr	r3, [pc, #52]	@ (8006c10 <std+0x60>)
 8006bdc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006bde:	4b0d      	ldr	r3, [pc, #52]	@ (8006c14 <std+0x64>)
 8006be0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006be2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c18 <std+0x68>)
 8006be4:	6224      	str	r4, [r4, #32]
 8006be6:	429c      	cmp	r4, r3
 8006be8:	d006      	beq.n	8006bf8 <std+0x48>
 8006bea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bee:	4294      	cmp	r4, r2
 8006bf0:	d002      	beq.n	8006bf8 <std+0x48>
 8006bf2:	33d0      	adds	r3, #208	@ 0xd0
 8006bf4:	429c      	cmp	r4, r3
 8006bf6:	d105      	bne.n	8006c04 <std+0x54>
 8006bf8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c00:	f000 b99a 	b.w	8006f38 <__retarget_lock_init_recursive>
 8006c04:	bd10      	pop	{r4, pc}
 8006c06:	bf00      	nop
 8006c08:	08006d79 	.word	0x08006d79
 8006c0c:	08006d9b 	.word	0x08006d9b
 8006c10:	08006dd3 	.word	0x08006dd3
 8006c14:	08006df7 	.word	0x08006df7
 8006c18:	200004f0 	.word	0x200004f0

08006c1c <stdio_exit_handler>:
 8006c1c:	4a02      	ldr	r2, [pc, #8]	@ (8006c28 <stdio_exit_handler+0xc>)
 8006c1e:	4903      	ldr	r1, [pc, #12]	@ (8006c2c <stdio_exit_handler+0x10>)
 8006c20:	4803      	ldr	r0, [pc, #12]	@ (8006c30 <stdio_exit_handler+0x14>)
 8006c22:	f000 b869 	b.w	8006cf8 <_fwalk_sglue>
 8006c26:	bf00      	nop
 8006c28:	2000000c 	.word	0x2000000c
 8006c2c:	0800889d 	.word	0x0800889d
 8006c30:	2000001c 	.word	0x2000001c

08006c34 <cleanup_stdio>:
 8006c34:	6841      	ldr	r1, [r0, #4]
 8006c36:	4b0c      	ldr	r3, [pc, #48]	@ (8006c68 <cleanup_stdio+0x34>)
 8006c38:	4299      	cmp	r1, r3
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	d001      	beq.n	8006c44 <cleanup_stdio+0x10>
 8006c40:	f001 fe2c 	bl	800889c <_fflush_r>
 8006c44:	68a1      	ldr	r1, [r4, #8]
 8006c46:	4b09      	ldr	r3, [pc, #36]	@ (8006c6c <cleanup_stdio+0x38>)
 8006c48:	4299      	cmp	r1, r3
 8006c4a:	d002      	beq.n	8006c52 <cleanup_stdio+0x1e>
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f001 fe25 	bl	800889c <_fflush_r>
 8006c52:	68e1      	ldr	r1, [r4, #12]
 8006c54:	4b06      	ldr	r3, [pc, #24]	@ (8006c70 <cleanup_stdio+0x3c>)
 8006c56:	4299      	cmp	r1, r3
 8006c58:	d004      	beq.n	8006c64 <cleanup_stdio+0x30>
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c60:	f001 be1c 	b.w	800889c <_fflush_r>
 8006c64:	bd10      	pop	{r4, pc}
 8006c66:	bf00      	nop
 8006c68:	200004f0 	.word	0x200004f0
 8006c6c:	20000558 	.word	0x20000558
 8006c70:	200005c0 	.word	0x200005c0

08006c74 <global_stdio_init.part.0>:
 8006c74:	b510      	push	{r4, lr}
 8006c76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca4 <global_stdio_init.part.0+0x30>)
 8006c78:	4c0b      	ldr	r4, [pc, #44]	@ (8006ca8 <global_stdio_init.part.0+0x34>)
 8006c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8006cac <global_stdio_init.part.0+0x38>)
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	4620      	mov	r0, r4
 8006c80:	2200      	movs	r2, #0
 8006c82:	2104      	movs	r1, #4
 8006c84:	f7ff ff94 	bl	8006bb0 <std>
 8006c88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	2109      	movs	r1, #9
 8006c90:	f7ff ff8e 	bl	8006bb0 <std>
 8006c94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c98:	2202      	movs	r2, #2
 8006c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c9e:	2112      	movs	r1, #18
 8006ca0:	f7ff bf86 	b.w	8006bb0 <std>
 8006ca4:	20000628 	.word	0x20000628
 8006ca8:	200004f0 	.word	0x200004f0
 8006cac:	08006c1d 	.word	0x08006c1d

08006cb0 <__sfp_lock_acquire>:
 8006cb0:	4801      	ldr	r0, [pc, #4]	@ (8006cb8 <__sfp_lock_acquire+0x8>)
 8006cb2:	f000 b942 	b.w	8006f3a <__retarget_lock_acquire_recursive>
 8006cb6:	bf00      	nop
 8006cb8:	20000631 	.word	0x20000631

08006cbc <__sfp_lock_release>:
 8006cbc:	4801      	ldr	r0, [pc, #4]	@ (8006cc4 <__sfp_lock_release+0x8>)
 8006cbe:	f000 b93d 	b.w	8006f3c <__retarget_lock_release_recursive>
 8006cc2:	bf00      	nop
 8006cc4:	20000631 	.word	0x20000631

08006cc8 <__sinit>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	4604      	mov	r4, r0
 8006ccc:	f7ff fff0 	bl	8006cb0 <__sfp_lock_acquire>
 8006cd0:	6a23      	ldr	r3, [r4, #32]
 8006cd2:	b11b      	cbz	r3, 8006cdc <__sinit+0x14>
 8006cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cd8:	f7ff bff0 	b.w	8006cbc <__sfp_lock_release>
 8006cdc:	4b04      	ldr	r3, [pc, #16]	@ (8006cf0 <__sinit+0x28>)
 8006cde:	6223      	str	r3, [r4, #32]
 8006ce0:	4b04      	ldr	r3, [pc, #16]	@ (8006cf4 <__sinit+0x2c>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1f5      	bne.n	8006cd4 <__sinit+0xc>
 8006ce8:	f7ff ffc4 	bl	8006c74 <global_stdio_init.part.0>
 8006cec:	e7f2      	b.n	8006cd4 <__sinit+0xc>
 8006cee:	bf00      	nop
 8006cf0:	08006c35 	.word	0x08006c35
 8006cf4:	20000628 	.word	0x20000628

08006cf8 <_fwalk_sglue>:
 8006cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	4688      	mov	r8, r1
 8006d00:	4614      	mov	r4, r2
 8006d02:	2600      	movs	r6, #0
 8006d04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d08:	f1b9 0901 	subs.w	r9, r9, #1
 8006d0c:	d505      	bpl.n	8006d1a <_fwalk_sglue+0x22>
 8006d0e:	6824      	ldr	r4, [r4, #0]
 8006d10:	2c00      	cmp	r4, #0
 8006d12:	d1f7      	bne.n	8006d04 <_fwalk_sglue+0xc>
 8006d14:	4630      	mov	r0, r6
 8006d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d1a:	89ab      	ldrh	r3, [r5, #12]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d907      	bls.n	8006d30 <_fwalk_sglue+0x38>
 8006d20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d24:	3301      	adds	r3, #1
 8006d26:	d003      	beq.n	8006d30 <_fwalk_sglue+0x38>
 8006d28:	4629      	mov	r1, r5
 8006d2a:	4638      	mov	r0, r7
 8006d2c:	47c0      	blx	r8
 8006d2e:	4306      	orrs	r6, r0
 8006d30:	3568      	adds	r5, #104	@ 0x68
 8006d32:	e7e9      	b.n	8006d08 <_fwalk_sglue+0x10>

08006d34 <siprintf>:
 8006d34:	b40e      	push	{r1, r2, r3}
 8006d36:	b510      	push	{r4, lr}
 8006d38:	b09d      	sub	sp, #116	@ 0x74
 8006d3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d3c:	9002      	str	r0, [sp, #8]
 8006d3e:	9006      	str	r0, [sp, #24]
 8006d40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d44:	480a      	ldr	r0, [pc, #40]	@ (8006d70 <siprintf+0x3c>)
 8006d46:	9107      	str	r1, [sp, #28]
 8006d48:	9104      	str	r1, [sp, #16]
 8006d4a:	490a      	ldr	r1, [pc, #40]	@ (8006d74 <siprintf+0x40>)
 8006d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d50:	9105      	str	r1, [sp, #20]
 8006d52:	2400      	movs	r4, #0
 8006d54:	a902      	add	r1, sp, #8
 8006d56:	6800      	ldr	r0, [r0, #0]
 8006d58:	9301      	str	r3, [sp, #4]
 8006d5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d5c:	f001 fc1e 	bl	800859c <_svfiprintf_r>
 8006d60:	9b02      	ldr	r3, [sp, #8]
 8006d62:	701c      	strb	r4, [r3, #0]
 8006d64:	b01d      	add	sp, #116	@ 0x74
 8006d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d6a:	b003      	add	sp, #12
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	20000018 	.word	0x20000018
 8006d74:	ffff0208 	.word	0xffff0208

08006d78 <__sread>:
 8006d78:	b510      	push	{r4, lr}
 8006d7a:	460c      	mov	r4, r1
 8006d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d80:	f000 f88c 	bl	8006e9c <_read_r>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	bfab      	itete	ge
 8006d88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d8c:	181b      	addge	r3, r3, r0
 8006d8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d92:	bfac      	ite	ge
 8006d94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d96:	81a3      	strhlt	r3, [r4, #12]
 8006d98:	bd10      	pop	{r4, pc}

08006d9a <__swrite>:
 8006d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9e:	461f      	mov	r7, r3
 8006da0:	898b      	ldrh	r3, [r1, #12]
 8006da2:	05db      	lsls	r3, r3, #23
 8006da4:	4605      	mov	r5, r0
 8006da6:	460c      	mov	r4, r1
 8006da8:	4616      	mov	r6, r2
 8006daa:	d505      	bpl.n	8006db8 <__swrite+0x1e>
 8006dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006db0:	2302      	movs	r3, #2
 8006db2:	2200      	movs	r2, #0
 8006db4:	f000 f860 	bl	8006e78 <_lseek_r>
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dc2:	81a3      	strh	r3, [r4, #12]
 8006dc4:	4632      	mov	r2, r6
 8006dc6:	463b      	mov	r3, r7
 8006dc8:	4628      	mov	r0, r5
 8006dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dce:	f000 b877 	b.w	8006ec0 <_write_r>

08006dd2 <__sseek>:
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dda:	f000 f84d 	bl	8006e78 <_lseek_r>
 8006dde:	1c43      	adds	r3, r0, #1
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	bf15      	itete	ne
 8006de4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006de6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006dea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dee:	81a3      	strheq	r3, [r4, #12]
 8006df0:	bf18      	it	ne
 8006df2:	81a3      	strhne	r3, [r4, #12]
 8006df4:	bd10      	pop	{r4, pc}

08006df6 <__sclose>:
 8006df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dfa:	f000 b82d 	b.w	8006e58 <_close_r>
	...

08006e00 <_vsiprintf_r>:
 8006e00:	b510      	push	{r4, lr}
 8006e02:	b09a      	sub	sp, #104	@ 0x68
 8006e04:	2400      	movs	r4, #0
 8006e06:	9100      	str	r1, [sp, #0]
 8006e08:	9104      	str	r1, [sp, #16]
 8006e0a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e0e:	9105      	str	r1, [sp, #20]
 8006e10:	9102      	str	r1, [sp, #8]
 8006e12:	4905      	ldr	r1, [pc, #20]	@ (8006e28 <_vsiprintf_r+0x28>)
 8006e14:	9103      	str	r1, [sp, #12]
 8006e16:	4669      	mov	r1, sp
 8006e18:	9419      	str	r4, [sp, #100]	@ 0x64
 8006e1a:	f001 fbbf 	bl	800859c <_svfiprintf_r>
 8006e1e:	9b00      	ldr	r3, [sp, #0]
 8006e20:	701c      	strb	r4, [r3, #0]
 8006e22:	b01a      	add	sp, #104	@ 0x68
 8006e24:	bd10      	pop	{r4, pc}
 8006e26:	bf00      	nop
 8006e28:	ffff0208 	.word	0xffff0208

08006e2c <vsiprintf>:
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	460a      	mov	r2, r1
 8006e30:	4601      	mov	r1, r0
 8006e32:	4802      	ldr	r0, [pc, #8]	@ (8006e3c <vsiprintf+0x10>)
 8006e34:	6800      	ldr	r0, [r0, #0]
 8006e36:	f7ff bfe3 	b.w	8006e00 <_vsiprintf_r>
 8006e3a:	bf00      	nop
 8006e3c:	20000018 	.word	0x20000018

08006e40 <memset>:
 8006e40:	4402      	add	r2, r0
 8006e42:	4603      	mov	r3, r0
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d100      	bne.n	8006e4a <memset+0xa>
 8006e48:	4770      	bx	lr
 8006e4a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e4e:	e7f9      	b.n	8006e44 <memset+0x4>

08006e50 <_localeconv_r>:
 8006e50:	4800      	ldr	r0, [pc, #0]	@ (8006e54 <_localeconv_r+0x4>)
 8006e52:	4770      	bx	lr
 8006e54:	20000158 	.word	0x20000158

08006e58 <_close_r>:
 8006e58:	b538      	push	{r3, r4, r5, lr}
 8006e5a:	4d06      	ldr	r5, [pc, #24]	@ (8006e74 <_close_r+0x1c>)
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	4604      	mov	r4, r0
 8006e60:	4608      	mov	r0, r1
 8006e62:	602b      	str	r3, [r5, #0]
 8006e64:	f7fb fb1e 	bl	80024a4 <_close>
 8006e68:	1c43      	adds	r3, r0, #1
 8006e6a:	d102      	bne.n	8006e72 <_close_r+0x1a>
 8006e6c:	682b      	ldr	r3, [r5, #0]
 8006e6e:	b103      	cbz	r3, 8006e72 <_close_r+0x1a>
 8006e70:	6023      	str	r3, [r4, #0]
 8006e72:	bd38      	pop	{r3, r4, r5, pc}
 8006e74:	2000062c 	.word	0x2000062c

08006e78 <_lseek_r>:
 8006e78:	b538      	push	{r3, r4, r5, lr}
 8006e7a:	4d07      	ldr	r5, [pc, #28]	@ (8006e98 <_lseek_r+0x20>)
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	4608      	mov	r0, r1
 8006e80:	4611      	mov	r1, r2
 8006e82:	2200      	movs	r2, #0
 8006e84:	602a      	str	r2, [r5, #0]
 8006e86:	461a      	mov	r2, r3
 8006e88:	f7fb fb33 	bl	80024f2 <_lseek>
 8006e8c:	1c43      	adds	r3, r0, #1
 8006e8e:	d102      	bne.n	8006e96 <_lseek_r+0x1e>
 8006e90:	682b      	ldr	r3, [r5, #0]
 8006e92:	b103      	cbz	r3, 8006e96 <_lseek_r+0x1e>
 8006e94:	6023      	str	r3, [r4, #0]
 8006e96:	bd38      	pop	{r3, r4, r5, pc}
 8006e98:	2000062c 	.word	0x2000062c

08006e9c <_read_r>:
 8006e9c:	b538      	push	{r3, r4, r5, lr}
 8006e9e:	4d07      	ldr	r5, [pc, #28]	@ (8006ebc <_read_r+0x20>)
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	4608      	mov	r0, r1
 8006ea4:	4611      	mov	r1, r2
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	602a      	str	r2, [r5, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f7fb fac1 	bl	8002432 <_read>
 8006eb0:	1c43      	adds	r3, r0, #1
 8006eb2:	d102      	bne.n	8006eba <_read_r+0x1e>
 8006eb4:	682b      	ldr	r3, [r5, #0]
 8006eb6:	b103      	cbz	r3, 8006eba <_read_r+0x1e>
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	bd38      	pop	{r3, r4, r5, pc}
 8006ebc:	2000062c 	.word	0x2000062c

08006ec0 <_write_r>:
 8006ec0:	b538      	push	{r3, r4, r5, lr}
 8006ec2:	4d07      	ldr	r5, [pc, #28]	@ (8006ee0 <_write_r+0x20>)
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	4608      	mov	r0, r1
 8006ec8:	4611      	mov	r1, r2
 8006eca:	2200      	movs	r2, #0
 8006ecc:	602a      	str	r2, [r5, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	f7fb facc 	bl	800246c <_write>
 8006ed4:	1c43      	adds	r3, r0, #1
 8006ed6:	d102      	bne.n	8006ede <_write_r+0x1e>
 8006ed8:	682b      	ldr	r3, [r5, #0]
 8006eda:	b103      	cbz	r3, 8006ede <_write_r+0x1e>
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	bd38      	pop	{r3, r4, r5, pc}
 8006ee0:	2000062c 	.word	0x2000062c

08006ee4 <__errno>:
 8006ee4:	4b01      	ldr	r3, [pc, #4]	@ (8006eec <__errno+0x8>)
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000018 	.word	0x20000018

08006ef0 <__libc_init_array>:
 8006ef0:	b570      	push	{r4, r5, r6, lr}
 8006ef2:	4d0d      	ldr	r5, [pc, #52]	@ (8006f28 <__libc_init_array+0x38>)
 8006ef4:	4c0d      	ldr	r4, [pc, #52]	@ (8006f2c <__libc_init_array+0x3c>)
 8006ef6:	1b64      	subs	r4, r4, r5
 8006ef8:	10a4      	asrs	r4, r4, #2
 8006efa:	2600      	movs	r6, #0
 8006efc:	42a6      	cmp	r6, r4
 8006efe:	d109      	bne.n	8006f14 <__libc_init_array+0x24>
 8006f00:	4d0b      	ldr	r5, [pc, #44]	@ (8006f30 <__libc_init_array+0x40>)
 8006f02:	4c0c      	ldr	r4, [pc, #48]	@ (8006f34 <__libc_init_array+0x44>)
 8006f04:	f002 fddc 	bl	8009ac0 <_init>
 8006f08:	1b64      	subs	r4, r4, r5
 8006f0a:	10a4      	asrs	r4, r4, #2
 8006f0c:	2600      	movs	r6, #0
 8006f0e:	42a6      	cmp	r6, r4
 8006f10:	d105      	bne.n	8006f1e <__libc_init_array+0x2e>
 8006f12:	bd70      	pop	{r4, r5, r6, pc}
 8006f14:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f18:	4798      	blx	r3
 8006f1a:	3601      	adds	r6, #1
 8006f1c:	e7ee      	b.n	8006efc <__libc_init_array+0xc>
 8006f1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f22:	4798      	blx	r3
 8006f24:	3601      	adds	r6, #1
 8006f26:	e7f2      	b.n	8006f0e <__libc_init_array+0x1e>
 8006f28:	0800a29c 	.word	0x0800a29c
 8006f2c:	0800a29c 	.word	0x0800a29c
 8006f30:	0800a29c 	.word	0x0800a29c
 8006f34:	0800a2a0 	.word	0x0800a2a0

08006f38 <__retarget_lock_init_recursive>:
 8006f38:	4770      	bx	lr

08006f3a <__retarget_lock_acquire_recursive>:
 8006f3a:	4770      	bx	lr

08006f3c <__retarget_lock_release_recursive>:
 8006f3c:	4770      	bx	lr

08006f3e <quorem>:
 8006f3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f42:	6903      	ldr	r3, [r0, #16]
 8006f44:	690c      	ldr	r4, [r1, #16]
 8006f46:	42a3      	cmp	r3, r4
 8006f48:	4607      	mov	r7, r0
 8006f4a:	db7e      	blt.n	800704a <quorem+0x10c>
 8006f4c:	3c01      	subs	r4, #1
 8006f4e:	f101 0814 	add.w	r8, r1, #20
 8006f52:	00a3      	lsls	r3, r4, #2
 8006f54:	f100 0514 	add.w	r5, r0, #20
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f70:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f74:	d32e      	bcc.n	8006fd4 <quorem+0x96>
 8006f76:	f04f 0a00 	mov.w	sl, #0
 8006f7a:	46c4      	mov	ip, r8
 8006f7c:	46ae      	mov	lr, r5
 8006f7e:	46d3      	mov	fp, sl
 8006f80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f84:	b298      	uxth	r0, r3
 8006f86:	fb06 a000 	mla	r0, r6, r0, sl
 8006f8a:	0c02      	lsrs	r2, r0, #16
 8006f8c:	0c1b      	lsrs	r3, r3, #16
 8006f8e:	fb06 2303 	mla	r3, r6, r3, r2
 8006f92:	f8de 2000 	ldr.w	r2, [lr]
 8006f96:	b280      	uxth	r0, r0
 8006f98:	b292      	uxth	r2, r2
 8006f9a:	1a12      	subs	r2, r2, r0
 8006f9c:	445a      	add	r2, fp
 8006f9e:	f8de 0000 	ldr.w	r0, [lr]
 8006fa2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006fac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006fb0:	b292      	uxth	r2, r2
 8006fb2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006fb6:	45e1      	cmp	r9, ip
 8006fb8:	f84e 2b04 	str.w	r2, [lr], #4
 8006fbc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006fc0:	d2de      	bcs.n	8006f80 <quorem+0x42>
 8006fc2:	9b00      	ldr	r3, [sp, #0]
 8006fc4:	58eb      	ldr	r3, [r5, r3]
 8006fc6:	b92b      	cbnz	r3, 8006fd4 <quorem+0x96>
 8006fc8:	9b01      	ldr	r3, [sp, #4]
 8006fca:	3b04      	subs	r3, #4
 8006fcc:	429d      	cmp	r5, r3
 8006fce:	461a      	mov	r2, r3
 8006fd0:	d32f      	bcc.n	8007032 <quorem+0xf4>
 8006fd2:	613c      	str	r4, [r7, #16]
 8006fd4:	4638      	mov	r0, r7
 8006fd6:	f001 f97d 	bl	80082d4 <__mcmp>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	db25      	blt.n	800702a <quorem+0xec>
 8006fde:	4629      	mov	r1, r5
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fe6:	f8d1 c000 	ldr.w	ip, [r1]
 8006fea:	fa1f fe82 	uxth.w	lr, r2
 8006fee:	fa1f f38c 	uxth.w	r3, ip
 8006ff2:	eba3 030e 	sub.w	r3, r3, lr
 8006ff6:	4403      	add	r3, r0
 8006ff8:	0c12      	lsrs	r2, r2, #16
 8006ffa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ffe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007002:	b29b      	uxth	r3, r3
 8007004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007008:	45c1      	cmp	r9, r8
 800700a:	f841 3b04 	str.w	r3, [r1], #4
 800700e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007012:	d2e6      	bcs.n	8006fe2 <quorem+0xa4>
 8007014:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007018:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800701c:	b922      	cbnz	r2, 8007028 <quorem+0xea>
 800701e:	3b04      	subs	r3, #4
 8007020:	429d      	cmp	r5, r3
 8007022:	461a      	mov	r2, r3
 8007024:	d30b      	bcc.n	800703e <quorem+0x100>
 8007026:	613c      	str	r4, [r7, #16]
 8007028:	3601      	adds	r6, #1
 800702a:	4630      	mov	r0, r6
 800702c:	b003      	add	sp, #12
 800702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007032:	6812      	ldr	r2, [r2, #0]
 8007034:	3b04      	subs	r3, #4
 8007036:	2a00      	cmp	r2, #0
 8007038:	d1cb      	bne.n	8006fd2 <quorem+0x94>
 800703a:	3c01      	subs	r4, #1
 800703c:	e7c6      	b.n	8006fcc <quorem+0x8e>
 800703e:	6812      	ldr	r2, [r2, #0]
 8007040:	3b04      	subs	r3, #4
 8007042:	2a00      	cmp	r2, #0
 8007044:	d1ef      	bne.n	8007026 <quorem+0xe8>
 8007046:	3c01      	subs	r4, #1
 8007048:	e7ea      	b.n	8007020 <quorem+0xe2>
 800704a:	2000      	movs	r0, #0
 800704c:	e7ee      	b.n	800702c <quorem+0xee>
	...

08007050 <_dtoa_r>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	69c7      	ldr	r7, [r0, #28]
 8007056:	b097      	sub	sp, #92	@ 0x5c
 8007058:	ed8d 0b04 	vstr	d0, [sp, #16]
 800705c:	ec55 4b10 	vmov	r4, r5, d0
 8007060:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007062:	9107      	str	r1, [sp, #28]
 8007064:	4681      	mov	r9, r0
 8007066:	920c      	str	r2, [sp, #48]	@ 0x30
 8007068:	9311      	str	r3, [sp, #68]	@ 0x44
 800706a:	b97f      	cbnz	r7, 800708c <_dtoa_r+0x3c>
 800706c:	2010      	movs	r0, #16
 800706e:	f000 fe09 	bl	8007c84 <malloc>
 8007072:	4602      	mov	r2, r0
 8007074:	f8c9 001c 	str.w	r0, [r9, #28]
 8007078:	b920      	cbnz	r0, 8007084 <_dtoa_r+0x34>
 800707a:	4ba9      	ldr	r3, [pc, #676]	@ (8007320 <_dtoa_r+0x2d0>)
 800707c:	21ef      	movs	r1, #239	@ 0xef
 800707e:	48a9      	ldr	r0, [pc, #676]	@ (8007324 <_dtoa_r+0x2d4>)
 8007080:	f001 fc6c 	bl	800895c <__assert_func>
 8007084:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007088:	6007      	str	r7, [r0, #0]
 800708a:	60c7      	str	r7, [r0, #12]
 800708c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007090:	6819      	ldr	r1, [r3, #0]
 8007092:	b159      	cbz	r1, 80070ac <_dtoa_r+0x5c>
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	604a      	str	r2, [r1, #4]
 8007098:	2301      	movs	r3, #1
 800709a:	4093      	lsls	r3, r2
 800709c:	608b      	str	r3, [r1, #8]
 800709e:	4648      	mov	r0, r9
 80070a0:	f000 fee6 	bl	8007e70 <_Bfree>
 80070a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070a8:	2200      	movs	r2, #0
 80070aa:	601a      	str	r2, [r3, #0]
 80070ac:	1e2b      	subs	r3, r5, #0
 80070ae:	bfb9      	ittee	lt
 80070b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80070b4:	9305      	strlt	r3, [sp, #20]
 80070b6:	2300      	movge	r3, #0
 80070b8:	6033      	strge	r3, [r6, #0]
 80070ba:	9f05      	ldr	r7, [sp, #20]
 80070bc:	4b9a      	ldr	r3, [pc, #616]	@ (8007328 <_dtoa_r+0x2d8>)
 80070be:	bfbc      	itt	lt
 80070c0:	2201      	movlt	r2, #1
 80070c2:	6032      	strlt	r2, [r6, #0]
 80070c4:	43bb      	bics	r3, r7
 80070c6:	d112      	bne.n	80070ee <_dtoa_r+0x9e>
 80070c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80070ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070d4:	4323      	orrs	r3, r4
 80070d6:	f000 855a 	beq.w	8007b8e <_dtoa_r+0xb3e>
 80070da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800733c <_dtoa_r+0x2ec>
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 855c 	beq.w	8007b9e <_dtoa_r+0xb4e>
 80070e6:	f10a 0303 	add.w	r3, sl, #3
 80070ea:	f000 bd56 	b.w	8007b9a <_dtoa_r+0xb4a>
 80070ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80070f2:	2200      	movs	r2, #0
 80070f4:	ec51 0b17 	vmov	r0, r1, d7
 80070f8:	2300      	movs	r3, #0
 80070fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80070fe:	f7f9 fd03 	bl	8000b08 <__aeabi_dcmpeq>
 8007102:	4680      	mov	r8, r0
 8007104:	b158      	cbz	r0, 800711e <_dtoa_r+0xce>
 8007106:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007108:	2301      	movs	r3, #1
 800710a:	6013      	str	r3, [r2, #0]
 800710c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800710e:	b113      	cbz	r3, 8007116 <_dtoa_r+0xc6>
 8007110:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007112:	4b86      	ldr	r3, [pc, #536]	@ (800732c <_dtoa_r+0x2dc>)
 8007114:	6013      	str	r3, [r2, #0]
 8007116:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007340 <_dtoa_r+0x2f0>
 800711a:	f000 bd40 	b.w	8007b9e <_dtoa_r+0xb4e>
 800711e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007122:	aa14      	add	r2, sp, #80	@ 0x50
 8007124:	a915      	add	r1, sp, #84	@ 0x54
 8007126:	4648      	mov	r0, r9
 8007128:	f001 f984 	bl	8008434 <__d2b>
 800712c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007130:	9002      	str	r0, [sp, #8]
 8007132:	2e00      	cmp	r6, #0
 8007134:	d078      	beq.n	8007228 <_dtoa_r+0x1d8>
 8007136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007138:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800713c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007144:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007148:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800714c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007150:	4619      	mov	r1, r3
 8007152:	2200      	movs	r2, #0
 8007154:	4b76      	ldr	r3, [pc, #472]	@ (8007330 <_dtoa_r+0x2e0>)
 8007156:	f7f9 f8b7 	bl	80002c8 <__aeabi_dsub>
 800715a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007308 <_dtoa_r+0x2b8>)
 800715c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007160:	f7f9 fa6a 	bl	8000638 <__aeabi_dmul>
 8007164:	a36a      	add	r3, pc, #424	@ (adr r3, 8007310 <_dtoa_r+0x2c0>)
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	f7f9 f8af 	bl	80002cc <__adddf3>
 800716e:	4604      	mov	r4, r0
 8007170:	4630      	mov	r0, r6
 8007172:	460d      	mov	r5, r1
 8007174:	f7f9 f9f6 	bl	8000564 <__aeabi_i2d>
 8007178:	a367      	add	r3, pc, #412	@ (adr r3, 8007318 <_dtoa_r+0x2c8>)
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f9 fa5b 	bl	8000638 <__aeabi_dmul>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4620      	mov	r0, r4
 8007188:	4629      	mov	r1, r5
 800718a:	f7f9 f89f 	bl	80002cc <__adddf3>
 800718e:	4604      	mov	r4, r0
 8007190:	460d      	mov	r5, r1
 8007192:	f7f9 fd01 	bl	8000b98 <__aeabi_d2iz>
 8007196:	2200      	movs	r2, #0
 8007198:	4607      	mov	r7, r0
 800719a:	2300      	movs	r3, #0
 800719c:	4620      	mov	r0, r4
 800719e:	4629      	mov	r1, r5
 80071a0:	f7f9 fcbc 	bl	8000b1c <__aeabi_dcmplt>
 80071a4:	b140      	cbz	r0, 80071b8 <_dtoa_r+0x168>
 80071a6:	4638      	mov	r0, r7
 80071a8:	f7f9 f9dc 	bl	8000564 <__aeabi_i2d>
 80071ac:	4622      	mov	r2, r4
 80071ae:	462b      	mov	r3, r5
 80071b0:	f7f9 fcaa 	bl	8000b08 <__aeabi_dcmpeq>
 80071b4:	b900      	cbnz	r0, 80071b8 <_dtoa_r+0x168>
 80071b6:	3f01      	subs	r7, #1
 80071b8:	2f16      	cmp	r7, #22
 80071ba:	d852      	bhi.n	8007262 <_dtoa_r+0x212>
 80071bc:	4b5d      	ldr	r3, [pc, #372]	@ (8007334 <_dtoa_r+0x2e4>)
 80071be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80071ca:	f7f9 fca7 	bl	8000b1c <__aeabi_dcmplt>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	d049      	beq.n	8007266 <_dtoa_r+0x216>
 80071d2:	3f01      	subs	r7, #1
 80071d4:	2300      	movs	r3, #0
 80071d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80071d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071da:	1b9b      	subs	r3, r3, r6
 80071dc:	1e5a      	subs	r2, r3, #1
 80071de:	bf45      	ittet	mi
 80071e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80071e4:	9300      	strmi	r3, [sp, #0]
 80071e6:	2300      	movpl	r3, #0
 80071e8:	2300      	movmi	r3, #0
 80071ea:	9206      	str	r2, [sp, #24]
 80071ec:	bf54      	ite	pl
 80071ee:	9300      	strpl	r3, [sp, #0]
 80071f0:	9306      	strmi	r3, [sp, #24]
 80071f2:	2f00      	cmp	r7, #0
 80071f4:	db39      	blt.n	800726a <_dtoa_r+0x21a>
 80071f6:	9b06      	ldr	r3, [sp, #24]
 80071f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80071fa:	443b      	add	r3, r7
 80071fc:	9306      	str	r3, [sp, #24]
 80071fe:	2300      	movs	r3, #0
 8007200:	9308      	str	r3, [sp, #32]
 8007202:	9b07      	ldr	r3, [sp, #28]
 8007204:	2b09      	cmp	r3, #9
 8007206:	d863      	bhi.n	80072d0 <_dtoa_r+0x280>
 8007208:	2b05      	cmp	r3, #5
 800720a:	bfc4      	itt	gt
 800720c:	3b04      	subgt	r3, #4
 800720e:	9307      	strgt	r3, [sp, #28]
 8007210:	9b07      	ldr	r3, [sp, #28]
 8007212:	f1a3 0302 	sub.w	r3, r3, #2
 8007216:	bfcc      	ite	gt
 8007218:	2400      	movgt	r4, #0
 800721a:	2401      	movle	r4, #1
 800721c:	2b03      	cmp	r3, #3
 800721e:	d863      	bhi.n	80072e8 <_dtoa_r+0x298>
 8007220:	e8df f003 	tbb	[pc, r3]
 8007224:	2b375452 	.word	0x2b375452
 8007228:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800722c:	441e      	add	r6, r3
 800722e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007232:	2b20      	cmp	r3, #32
 8007234:	bfc1      	itttt	gt
 8007236:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800723a:	409f      	lslgt	r7, r3
 800723c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007240:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007244:	bfd6      	itet	le
 8007246:	f1c3 0320 	rsble	r3, r3, #32
 800724a:	ea47 0003 	orrgt.w	r0, r7, r3
 800724e:	fa04 f003 	lslle.w	r0, r4, r3
 8007252:	f7f9 f977 	bl	8000544 <__aeabi_ui2d>
 8007256:	2201      	movs	r2, #1
 8007258:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800725c:	3e01      	subs	r6, #1
 800725e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007260:	e776      	b.n	8007150 <_dtoa_r+0x100>
 8007262:	2301      	movs	r3, #1
 8007264:	e7b7      	b.n	80071d6 <_dtoa_r+0x186>
 8007266:	9010      	str	r0, [sp, #64]	@ 0x40
 8007268:	e7b6      	b.n	80071d8 <_dtoa_r+0x188>
 800726a:	9b00      	ldr	r3, [sp, #0]
 800726c:	1bdb      	subs	r3, r3, r7
 800726e:	9300      	str	r3, [sp, #0]
 8007270:	427b      	negs	r3, r7
 8007272:	9308      	str	r3, [sp, #32]
 8007274:	2300      	movs	r3, #0
 8007276:	930d      	str	r3, [sp, #52]	@ 0x34
 8007278:	e7c3      	b.n	8007202 <_dtoa_r+0x1b2>
 800727a:	2301      	movs	r3, #1
 800727c:	9309      	str	r3, [sp, #36]	@ 0x24
 800727e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007280:	eb07 0b03 	add.w	fp, r7, r3
 8007284:	f10b 0301 	add.w	r3, fp, #1
 8007288:	2b01      	cmp	r3, #1
 800728a:	9303      	str	r3, [sp, #12]
 800728c:	bfb8      	it	lt
 800728e:	2301      	movlt	r3, #1
 8007290:	e006      	b.n	80072a0 <_dtoa_r+0x250>
 8007292:	2301      	movs	r3, #1
 8007294:	9309      	str	r3, [sp, #36]	@ 0x24
 8007296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007298:	2b00      	cmp	r3, #0
 800729a:	dd28      	ble.n	80072ee <_dtoa_r+0x29e>
 800729c:	469b      	mov	fp, r3
 800729e:	9303      	str	r3, [sp, #12]
 80072a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80072a4:	2100      	movs	r1, #0
 80072a6:	2204      	movs	r2, #4
 80072a8:	f102 0514 	add.w	r5, r2, #20
 80072ac:	429d      	cmp	r5, r3
 80072ae:	d926      	bls.n	80072fe <_dtoa_r+0x2ae>
 80072b0:	6041      	str	r1, [r0, #4]
 80072b2:	4648      	mov	r0, r9
 80072b4:	f000 fd9c 	bl	8007df0 <_Balloc>
 80072b8:	4682      	mov	sl, r0
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d142      	bne.n	8007344 <_dtoa_r+0x2f4>
 80072be:	4b1e      	ldr	r3, [pc, #120]	@ (8007338 <_dtoa_r+0x2e8>)
 80072c0:	4602      	mov	r2, r0
 80072c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80072c6:	e6da      	b.n	800707e <_dtoa_r+0x2e>
 80072c8:	2300      	movs	r3, #0
 80072ca:	e7e3      	b.n	8007294 <_dtoa_r+0x244>
 80072cc:	2300      	movs	r3, #0
 80072ce:	e7d5      	b.n	800727c <_dtoa_r+0x22c>
 80072d0:	2401      	movs	r4, #1
 80072d2:	2300      	movs	r3, #0
 80072d4:	9307      	str	r3, [sp, #28]
 80072d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80072d8:	f04f 3bff 	mov.w	fp, #4294967295
 80072dc:	2200      	movs	r2, #0
 80072de:	f8cd b00c 	str.w	fp, [sp, #12]
 80072e2:	2312      	movs	r3, #18
 80072e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80072e6:	e7db      	b.n	80072a0 <_dtoa_r+0x250>
 80072e8:	2301      	movs	r3, #1
 80072ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ec:	e7f4      	b.n	80072d8 <_dtoa_r+0x288>
 80072ee:	f04f 0b01 	mov.w	fp, #1
 80072f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80072f6:	465b      	mov	r3, fp
 80072f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80072fc:	e7d0      	b.n	80072a0 <_dtoa_r+0x250>
 80072fe:	3101      	adds	r1, #1
 8007300:	0052      	lsls	r2, r2, #1
 8007302:	e7d1      	b.n	80072a8 <_dtoa_r+0x258>
 8007304:	f3af 8000 	nop.w
 8007308:	636f4361 	.word	0x636f4361
 800730c:	3fd287a7 	.word	0x3fd287a7
 8007310:	8b60c8b3 	.word	0x8b60c8b3
 8007314:	3fc68a28 	.word	0x3fc68a28
 8007318:	509f79fb 	.word	0x509f79fb
 800731c:	3fd34413 	.word	0x3fd34413
 8007320:	08009b8d 	.word	0x08009b8d
 8007324:	08009ba4 	.word	0x08009ba4
 8007328:	7ff00000 	.word	0x7ff00000
 800732c:	08009b5d 	.word	0x08009b5d
 8007330:	3ff80000 	.word	0x3ff80000
 8007334:	08009cf8 	.word	0x08009cf8
 8007338:	08009bfc 	.word	0x08009bfc
 800733c:	08009b89 	.word	0x08009b89
 8007340:	08009b5c 	.word	0x08009b5c
 8007344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007348:	6018      	str	r0, [r3, #0]
 800734a:	9b03      	ldr	r3, [sp, #12]
 800734c:	2b0e      	cmp	r3, #14
 800734e:	f200 80a1 	bhi.w	8007494 <_dtoa_r+0x444>
 8007352:	2c00      	cmp	r4, #0
 8007354:	f000 809e 	beq.w	8007494 <_dtoa_r+0x444>
 8007358:	2f00      	cmp	r7, #0
 800735a:	dd33      	ble.n	80073c4 <_dtoa_r+0x374>
 800735c:	4b9c      	ldr	r3, [pc, #624]	@ (80075d0 <_dtoa_r+0x580>)
 800735e:	f007 020f 	and.w	r2, r7, #15
 8007362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007366:	ed93 7b00 	vldr	d7, [r3]
 800736a:	05f8      	lsls	r0, r7, #23
 800736c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007370:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007374:	d516      	bpl.n	80073a4 <_dtoa_r+0x354>
 8007376:	4b97      	ldr	r3, [pc, #604]	@ (80075d4 <_dtoa_r+0x584>)
 8007378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800737c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007380:	f7f9 fa84 	bl	800088c <__aeabi_ddiv>
 8007384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007388:	f004 040f 	and.w	r4, r4, #15
 800738c:	2603      	movs	r6, #3
 800738e:	4d91      	ldr	r5, [pc, #580]	@ (80075d4 <_dtoa_r+0x584>)
 8007390:	b954      	cbnz	r4, 80073a8 <_dtoa_r+0x358>
 8007392:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800739a:	f7f9 fa77 	bl	800088c <__aeabi_ddiv>
 800739e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073a2:	e028      	b.n	80073f6 <_dtoa_r+0x3a6>
 80073a4:	2602      	movs	r6, #2
 80073a6:	e7f2      	b.n	800738e <_dtoa_r+0x33e>
 80073a8:	07e1      	lsls	r1, r4, #31
 80073aa:	d508      	bpl.n	80073be <_dtoa_r+0x36e>
 80073ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80073b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073b4:	f7f9 f940 	bl	8000638 <__aeabi_dmul>
 80073b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80073bc:	3601      	adds	r6, #1
 80073be:	1064      	asrs	r4, r4, #1
 80073c0:	3508      	adds	r5, #8
 80073c2:	e7e5      	b.n	8007390 <_dtoa_r+0x340>
 80073c4:	f000 80af 	beq.w	8007526 <_dtoa_r+0x4d6>
 80073c8:	427c      	negs	r4, r7
 80073ca:	4b81      	ldr	r3, [pc, #516]	@ (80075d0 <_dtoa_r+0x580>)
 80073cc:	4d81      	ldr	r5, [pc, #516]	@ (80075d4 <_dtoa_r+0x584>)
 80073ce:	f004 020f 	and.w	r2, r4, #15
 80073d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073de:	f7f9 f92b 	bl	8000638 <__aeabi_dmul>
 80073e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073e6:	1124      	asrs	r4, r4, #4
 80073e8:	2300      	movs	r3, #0
 80073ea:	2602      	movs	r6, #2
 80073ec:	2c00      	cmp	r4, #0
 80073ee:	f040 808f 	bne.w	8007510 <_dtoa_r+0x4c0>
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1d3      	bne.n	800739e <_dtoa_r+0x34e>
 80073f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 8094 	beq.w	800752a <_dtoa_r+0x4da>
 8007402:	4b75      	ldr	r3, [pc, #468]	@ (80075d8 <_dtoa_r+0x588>)
 8007404:	2200      	movs	r2, #0
 8007406:	4620      	mov	r0, r4
 8007408:	4629      	mov	r1, r5
 800740a:	f7f9 fb87 	bl	8000b1c <__aeabi_dcmplt>
 800740e:	2800      	cmp	r0, #0
 8007410:	f000 808b 	beq.w	800752a <_dtoa_r+0x4da>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 8087 	beq.w	800752a <_dtoa_r+0x4da>
 800741c:	f1bb 0f00 	cmp.w	fp, #0
 8007420:	dd34      	ble.n	800748c <_dtoa_r+0x43c>
 8007422:	4620      	mov	r0, r4
 8007424:	4b6d      	ldr	r3, [pc, #436]	@ (80075dc <_dtoa_r+0x58c>)
 8007426:	2200      	movs	r2, #0
 8007428:	4629      	mov	r1, r5
 800742a:	f7f9 f905 	bl	8000638 <__aeabi_dmul>
 800742e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007432:	f107 38ff 	add.w	r8, r7, #4294967295
 8007436:	3601      	adds	r6, #1
 8007438:	465c      	mov	r4, fp
 800743a:	4630      	mov	r0, r6
 800743c:	f7f9 f892 	bl	8000564 <__aeabi_i2d>
 8007440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007444:	f7f9 f8f8 	bl	8000638 <__aeabi_dmul>
 8007448:	4b65      	ldr	r3, [pc, #404]	@ (80075e0 <_dtoa_r+0x590>)
 800744a:	2200      	movs	r2, #0
 800744c:	f7f8 ff3e 	bl	80002cc <__adddf3>
 8007450:	4605      	mov	r5, r0
 8007452:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007456:	2c00      	cmp	r4, #0
 8007458:	d16a      	bne.n	8007530 <_dtoa_r+0x4e0>
 800745a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800745e:	4b61      	ldr	r3, [pc, #388]	@ (80075e4 <_dtoa_r+0x594>)
 8007460:	2200      	movs	r2, #0
 8007462:	f7f8 ff31 	bl	80002c8 <__aeabi_dsub>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800746e:	462a      	mov	r2, r5
 8007470:	4633      	mov	r3, r6
 8007472:	f7f9 fb71 	bl	8000b58 <__aeabi_dcmpgt>
 8007476:	2800      	cmp	r0, #0
 8007478:	f040 8298 	bne.w	80079ac <_dtoa_r+0x95c>
 800747c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007480:	462a      	mov	r2, r5
 8007482:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007486:	f7f9 fb49 	bl	8000b1c <__aeabi_dcmplt>
 800748a:	bb38      	cbnz	r0, 80074dc <_dtoa_r+0x48c>
 800748c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007490:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007494:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007496:	2b00      	cmp	r3, #0
 8007498:	f2c0 8157 	blt.w	800774a <_dtoa_r+0x6fa>
 800749c:	2f0e      	cmp	r7, #14
 800749e:	f300 8154 	bgt.w	800774a <_dtoa_r+0x6fa>
 80074a2:	4b4b      	ldr	r3, [pc, #300]	@ (80075d0 <_dtoa_r+0x580>)
 80074a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074a8:	ed93 7b00 	vldr	d7, [r3]
 80074ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	ed8d 7b00 	vstr	d7, [sp]
 80074b4:	f280 80e5 	bge.w	8007682 <_dtoa_r+0x632>
 80074b8:	9b03      	ldr	r3, [sp, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f300 80e1 	bgt.w	8007682 <_dtoa_r+0x632>
 80074c0:	d10c      	bne.n	80074dc <_dtoa_r+0x48c>
 80074c2:	4b48      	ldr	r3, [pc, #288]	@ (80075e4 <_dtoa_r+0x594>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	ec51 0b17 	vmov	r0, r1, d7
 80074ca:	f7f9 f8b5 	bl	8000638 <__aeabi_dmul>
 80074ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074d2:	f7f9 fb37 	bl	8000b44 <__aeabi_dcmpge>
 80074d6:	2800      	cmp	r0, #0
 80074d8:	f000 8266 	beq.w	80079a8 <_dtoa_r+0x958>
 80074dc:	2400      	movs	r4, #0
 80074de:	4625      	mov	r5, r4
 80074e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074e2:	4656      	mov	r6, sl
 80074e4:	ea6f 0803 	mvn.w	r8, r3
 80074e8:	2700      	movs	r7, #0
 80074ea:	4621      	mov	r1, r4
 80074ec:	4648      	mov	r0, r9
 80074ee:	f000 fcbf 	bl	8007e70 <_Bfree>
 80074f2:	2d00      	cmp	r5, #0
 80074f4:	f000 80bd 	beq.w	8007672 <_dtoa_r+0x622>
 80074f8:	b12f      	cbz	r7, 8007506 <_dtoa_r+0x4b6>
 80074fa:	42af      	cmp	r7, r5
 80074fc:	d003      	beq.n	8007506 <_dtoa_r+0x4b6>
 80074fe:	4639      	mov	r1, r7
 8007500:	4648      	mov	r0, r9
 8007502:	f000 fcb5 	bl	8007e70 <_Bfree>
 8007506:	4629      	mov	r1, r5
 8007508:	4648      	mov	r0, r9
 800750a:	f000 fcb1 	bl	8007e70 <_Bfree>
 800750e:	e0b0      	b.n	8007672 <_dtoa_r+0x622>
 8007510:	07e2      	lsls	r2, r4, #31
 8007512:	d505      	bpl.n	8007520 <_dtoa_r+0x4d0>
 8007514:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007518:	f7f9 f88e 	bl	8000638 <__aeabi_dmul>
 800751c:	3601      	adds	r6, #1
 800751e:	2301      	movs	r3, #1
 8007520:	1064      	asrs	r4, r4, #1
 8007522:	3508      	adds	r5, #8
 8007524:	e762      	b.n	80073ec <_dtoa_r+0x39c>
 8007526:	2602      	movs	r6, #2
 8007528:	e765      	b.n	80073f6 <_dtoa_r+0x3a6>
 800752a:	9c03      	ldr	r4, [sp, #12]
 800752c:	46b8      	mov	r8, r7
 800752e:	e784      	b.n	800743a <_dtoa_r+0x3ea>
 8007530:	4b27      	ldr	r3, [pc, #156]	@ (80075d0 <_dtoa_r+0x580>)
 8007532:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007538:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800753c:	4454      	add	r4, sl
 800753e:	2900      	cmp	r1, #0
 8007540:	d054      	beq.n	80075ec <_dtoa_r+0x59c>
 8007542:	4929      	ldr	r1, [pc, #164]	@ (80075e8 <_dtoa_r+0x598>)
 8007544:	2000      	movs	r0, #0
 8007546:	f7f9 f9a1 	bl	800088c <__aeabi_ddiv>
 800754a:	4633      	mov	r3, r6
 800754c:	462a      	mov	r2, r5
 800754e:	f7f8 febb 	bl	80002c8 <__aeabi_dsub>
 8007552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007556:	4656      	mov	r6, sl
 8007558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800755c:	f7f9 fb1c 	bl	8000b98 <__aeabi_d2iz>
 8007560:	4605      	mov	r5, r0
 8007562:	f7f8 ffff 	bl	8000564 <__aeabi_i2d>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800756e:	f7f8 feab 	bl	80002c8 <__aeabi_dsub>
 8007572:	3530      	adds	r5, #48	@ 0x30
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800757c:	f806 5b01 	strb.w	r5, [r6], #1
 8007580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007584:	f7f9 faca 	bl	8000b1c <__aeabi_dcmplt>
 8007588:	2800      	cmp	r0, #0
 800758a:	d172      	bne.n	8007672 <_dtoa_r+0x622>
 800758c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007590:	4911      	ldr	r1, [pc, #68]	@ (80075d8 <_dtoa_r+0x588>)
 8007592:	2000      	movs	r0, #0
 8007594:	f7f8 fe98 	bl	80002c8 <__aeabi_dsub>
 8007598:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800759c:	f7f9 fabe 	bl	8000b1c <__aeabi_dcmplt>
 80075a0:	2800      	cmp	r0, #0
 80075a2:	f040 80b4 	bne.w	800770e <_dtoa_r+0x6be>
 80075a6:	42a6      	cmp	r6, r4
 80075a8:	f43f af70 	beq.w	800748c <_dtoa_r+0x43c>
 80075ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80075b0:	4b0a      	ldr	r3, [pc, #40]	@ (80075dc <_dtoa_r+0x58c>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	f7f9 f840 	bl	8000638 <__aeabi_dmul>
 80075b8:	4b08      	ldr	r3, [pc, #32]	@ (80075dc <_dtoa_r+0x58c>)
 80075ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80075be:	2200      	movs	r2, #0
 80075c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075c4:	f7f9 f838 	bl	8000638 <__aeabi_dmul>
 80075c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075cc:	e7c4      	b.n	8007558 <_dtoa_r+0x508>
 80075ce:	bf00      	nop
 80075d0:	08009cf8 	.word	0x08009cf8
 80075d4:	08009cd0 	.word	0x08009cd0
 80075d8:	3ff00000 	.word	0x3ff00000
 80075dc:	40240000 	.word	0x40240000
 80075e0:	401c0000 	.word	0x401c0000
 80075e4:	40140000 	.word	0x40140000
 80075e8:	3fe00000 	.word	0x3fe00000
 80075ec:	4631      	mov	r1, r6
 80075ee:	4628      	mov	r0, r5
 80075f0:	f7f9 f822 	bl	8000638 <__aeabi_dmul>
 80075f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80075f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80075fa:	4656      	mov	r6, sl
 80075fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007600:	f7f9 faca 	bl	8000b98 <__aeabi_d2iz>
 8007604:	4605      	mov	r5, r0
 8007606:	f7f8 ffad 	bl	8000564 <__aeabi_i2d>
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007612:	f7f8 fe59 	bl	80002c8 <__aeabi_dsub>
 8007616:	3530      	adds	r5, #48	@ 0x30
 8007618:	f806 5b01 	strb.w	r5, [r6], #1
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	42a6      	cmp	r6, r4
 8007622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007626:	f04f 0200 	mov.w	r2, #0
 800762a:	d124      	bne.n	8007676 <_dtoa_r+0x626>
 800762c:	4baf      	ldr	r3, [pc, #700]	@ (80078ec <_dtoa_r+0x89c>)
 800762e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007632:	f7f8 fe4b 	bl	80002cc <__adddf3>
 8007636:	4602      	mov	r2, r0
 8007638:	460b      	mov	r3, r1
 800763a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800763e:	f7f9 fa8b 	bl	8000b58 <__aeabi_dcmpgt>
 8007642:	2800      	cmp	r0, #0
 8007644:	d163      	bne.n	800770e <_dtoa_r+0x6be>
 8007646:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800764a:	49a8      	ldr	r1, [pc, #672]	@ (80078ec <_dtoa_r+0x89c>)
 800764c:	2000      	movs	r0, #0
 800764e:	f7f8 fe3b 	bl	80002c8 <__aeabi_dsub>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800765a:	f7f9 fa5f 	bl	8000b1c <__aeabi_dcmplt>
 800765e:	2800      	cmp	r0, #0
 8007660:	f43f af14 	beq.w	800748c <_dtoa_r+0x43c>
 8007664:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007666:	1e73      	subs	r3, r6, #1
 8007668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800766a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800766e:	2b30      	cmp	r3, #48	@ 0x30
 8007670:	d0f8      	beq.n	8007664 <_dtoa_r+0x614>
 8007672:	4647      	mov	r7, r8
 8007674:	e03b      	b.n	80076ee <_dtoa_r+0x69e>
 8007676:	4b9e      	ldr	r3, [pc, #632]	@ (80078f0 <_dtoa_r+0x8a0>)
 8007678:	f7f8 ffde 	bl	8000638 <__aeabi_dmul>
 800767c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007680:	e7bc      	b.n	80075fc <_dtoa_r+0x5ac>
 8007682:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007686:	4656      	mov	r6, sl
 8007688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800768c:	4620      	mov	r0, r4
 800768e:	4629      	mov	r1, r5
 8007690:	f7f9 f8fc 	bl	800088c <__aeabi_ddiv>
 8007694:	f7f9 fa80 	bl	8000b98 <__aeabi_d2iz>
 8007698:	4680      	mov	r8, r0
 800769a:	f7f8 ff63 	bl	8000564 <__aeabi_i2d>
 800769e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076a2:	f7f8 ffc9 	bl	8000638 <__aeabi_dmul>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	4620      	mov	r0, r4
 80076ac:	4629      	mov	r1, r5
 80076ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80076b2:	f7f8 fe09 	bl	80002c8 <__aeabi_dsub>
 80076b6:	f806 4b01 	strb.w	r4, [r6], #1
 80076ba:	9d03      	ldr	r5, [sp, #12]
 80076bc:	eba6 040a 	sub.w	r4, r6, sl
 80076c0:	42a5      	cmp	r5, r4
 80076c2:	4602      	mov	r2, r0
 80076c4:	460b      	mov	r3, r1
 80076c6:	d133      	bne.n	8007730 <_dtoa_r+0x6e0>
 80076c8:	f7f8 fe00 	bl	80002cc <__adddf3>
 80076cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076d0:	4604      	mov	r4, r0
 80076d2:	460d      	mov	r5, r1
 80076d4:	f7f9 fa40 	bl	8000b58 <__aeabi_dcmpgt>
 80076d8:	b9c0      	cbnz	r0, 800770c <_dtoa_r+0x6bc>
 80076da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076de:	4620      	mov	r0, r4
 80076e0:	4629      	mov	r1, r5
 80076e2:	f7f9 fa11 	bl	8000b08 <__aeabi_dcmpeq>
 80076e6:	b110      	cbz	r0, 80076ee <_dtoa_r+0x69e>
 80076e8:	f018 0f01 	tst.w	r8, #1
 80076ec:	d10e      	bne.n	800770c <_dtoa_r+0x6bc>
 80076ee:	9902      	ldr	r1, [sp, #8]
 80076f0:	4648      	mov	r0, r9
 80076f2:	f000 fbbd 	bl	8007e70 <_Bfree>
 80076f6:	2300      	movs	r3, #0
 80076f8:	7033      	strb	r3, [r6, #0]
 80076fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076fc:	3701      	adds	r7, #1
 80076fe:	601f      	str	r7, [r3, #0]
 8007700:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007702:	2b00      	cmp	r3, #0
 8007704:	f000 824b 	beq.w	8007b9e <_dtoa_r+0xb4e>
 8007708:	601e      	str	r6, [r3, #0]
 800770a:	e248      	b.n	8007b9e <_dtoa_r+0xb4e>
 800770c:	46b8      	mov	r8, r7
 800770e:	4633      	mov	r3, r6
 8007710:	461e      	mov	r6, r3
 8007712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007716:	2a39      	cmp	r2, #57	@ 0x39
 8007718:	d106      	bne.n	8007728 <_dtoa_r+0x6d8>
 800771a:	459a      	cmp	sl, r3
 800771c:	d1f8      	bne.n	8007710 <_dtoa_r+0x6c0>
 800771e:	2230      	movs	r2, #48	@ 0x30
 8007720:	f108 0801 	add.w	r8, r8, #1
 8007724:	f88a 2000 	strb.w	r2, [sl]
 8007728:	781a      	ldrb	r2, [r3, #0]
 800772a:	3201      	adds	r2, #1
 800772c:	701a      	strb	r2, [r3, #0]
 800772e:	e7a0      	b.n	8007672 <_dtoa_r+0x622>
 8007730:	4b6f      	ldr	r3, [pc, #444]	@ (80078f0 <_dtoa_r+0x8a0>)
 8007732:	2200      	movs	r2, #0
 8007734:	f7f8 ff80 	bl	8000638 <__aeabi_dmul>
 8007738:	2200      	movs	r2, #0
 800773a:	2300      	movs	r3, #0
 800773c:	4604      	mov	r4, r0
 800773e:	460d      	mov	r5, r1
 8007740:	f7f9 f9e2 	bl	8000b08 <__aeabi_dcmpeq>
 8007744:	2800      	cmp	r0, #0
 8007746:	d09f      	beq.n	8007688 <_dtoa_r+0x638>
 8007748:	e7d1      	b.n	80076ee <_dtoa_r+0x69e>
 800774a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800774c:	2a00      	cmp	r2, #0
 800774e:	f000 80ea 	beq.w	8007926 <_dtoa_r+0x8d6>
 8007752:	9a07      	ldr	r2, [sp, #28]
 8007754:	2a01      	cmp	r2, #1
 8007756:	f300 80cd 	bgt.w	80078f4 <_dtoa_r+0x8a4>
 800775a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800775c:	2a00      	cmp	r2, #0
 800775e:	f000 80c1 	beq.w	80078e4 <_dtoa_r+0x894>
 8007762:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007766:	9c08      	ldr	r4, [sp, #32]
 8007768:	9e00      	ldr	r6, [sp, #0]
 800776a:	9a00      	ldr	r2, [sp, #0]
 800776c:	441a      	add	r2, r3
 800776e:	9200      	str	r2, [sp, #0]
 8007770:	9a06      	ldr	r2, [sp, #24]
 8007772:	2101      	movs	r1, #1
 8007774:	441a      	add	r2, r3
 8007776:	4648      	mov	r0, r9
 8007778:	9206      	str	r2, [sp, #24]
 800777a:	f000 fc2d 	bl	8007fd8 <__i2b>
 800777e:	4605      	mov	r5, r0
 8007780:	b166      	cbz	r6, 800779c <_dtoa_r+0x74c>
 8007782:	9b06      	ldr	r3, [sp, #24]
 8007784:	2b00      	cmp	r3, #0
 8007786:	dd09      	ble.n	800779c <_dtoa_r+0x74c>
 8007788:	42b3      	cmp	r3, r6
 800778a:	9a00      	ldr	r2, [sp, #0]
 800778c:	bfa8      	it	ge
 800778e:	4633      	movge	r3, r6
 8007790:	1ad2      	subs	r2, r2, r3
 8007792:	9200      	str	r2, [sp, #0]
 8007794:	9a06      	ldr	r2, [sp, #24]
 8007796:	1af6      	subs	r6, r6, r3
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	9306      	str	r3, [sp, #24]
 800779c:	9b08      	ldr	r3, [sp, #32]
 800779e:	b30b      	cbz	r3, 80077e4 <_dtoa_r+0x794>
 80077a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 80c6 	beq.w	8007934 <_dtoa_r+0x8e4>
 80077a8:	2c00      	cmp	r4, #0
 80077aa:	f000 80c0 	beq.w	800792e <_dtoa_r+0x8de>
 80077ae:	4629      	mov	r1, r5
 80077b0:	4622      	mov	r2, r4
 80077b2:	4648      	mov	r0, r9
 80077b4:	f000 fcc8 	bl	8008148 <__pow5mult>
 80077b8:	9a02      	ldr	r2, [sp, #8]
 80077ba:	4601      	mov	r1, r0
 80077bc:	4605      	mov	r5, r0
 80077be:	4648      	mov	r0, r9
 80077c0:	f000 fc20 	bl	8008004 <__multiply>
 80077c4:	9902      	ldr	r1, [sp, #8]
 80077c6:	4680      	mov	r8, r0
 80077c8:	4648      	mov	r0, r9
 80077ca:	f000 fb51 	bl	8007e70 <_Bfree>
 80077ce:	9b08      	ldr	r3, [sp, #32]
 80077d0:	1b1b      	subs	r3, r3, r4
 80077d2:	9308      	str	r3, [sp, #32]
 80077d4:	f000 80b1 	beq.w	800793a <_dtoa_r+0x8ea>
 80077d8:	9a08      	ldr	r2, [sp, #32]
 80077da:	4641      	mov	r1, r8
 80077dc:	4648      	mov	r0, r9
 80077de:	f000 fcb3 	bl	8008148 <__pow5mult>
 80077e2:	9002      	str	r0, [sp, #8]
 80077e4:	2101      	movs	r1, #1
 80077e6:	4648      	mov	r0, r9
 80077e8:	f000 fbf6 	bl	8007fd8 <__i2b>
 80077ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077ee:	4604      	mov	r4, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 81d8 	beq.w	8007ba6 <_dtoa_r+0xb56>
 80077f6:	461a      	mov	r2, r3
 80077f8:	4601      	mov	r1, r0
 80077fa:	4648      	mov	r0, r9
 80077fc:	f000 fca4 	bl	8008148 <__pow5mult>
 8007800:	9b07      	ldr	r3, [sp, #28]
 8007802:	2b01      	cmp	r3, #1
 8007804:	4604      	mov	r4, r0
 8007806:	f300 809f 	bgt.w	8007948 <_dtoa_r+0x8f8>
 800780a:	9b04      	ldr	r3, [sp, #16]
 800780c:	2b00      	cmp	r3, #0
 800780e:	f040 8097 	bne.w	8007940 <_dtoa_r+0x8f0>
 8007812:	9b05      	ldr	r3, [sp, #20]
 8007814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007818:	2b00      	cmp	r3, #0
 800781a:	f040 8093 	bne.w	8007944 <_dtoa_r+0x8f4>
 800781e:	9b05      	ldr	r3, [sp, #20]
 8007820:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007824:	0d1b      	lsrs	r3, r3, #20
 8007826:	051b      	lsls	r3, r3, #20
 8007828:	b133      	cbz	r3, 8007838 <_dtoa_r+0x7e8>
 800782a:	9b00      	ldr	r3, [sp, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	9b06      	ldr	r3, [sp, #24]
 8007832:	3301      	adds	r3, #1
 8007834:	9306      	str	r3, [sp, #24]
 8007836:	2301      	movs	r3, #1
 8007838:	9308      	str	r3, [sp, #32]
 800783a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800783c:	2b00      	cmp	r3, #0
 800783e:	f000 81b8 	beq.w	8007bb2 <_dtoa_r+0xb62>
 8007842:	6923      	ldr	r3, [r4, #16]
 8007844:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007848:	6918      	ldr	r0, [r3, #16]
 800784a:	f000 fb79 	bl	8007f40 <__hi0bits>
 800784e:	f1c0 0020 	rsb	r0, r0, #32
 8007852:	9b06      	ldr	r3, [sp, #24]
 8007854:	4418      	add	r0, r3
 8007856:	f010 001f 	ands.w	r0, r0, #31
 800785a:	f000 8082 	beq.w	8007962 <_dtoa_r+0x912>
 800785e:	f1c0 0320 	rsb	r3, r0, #32
 8007862:	2b04      	cmp	r3, #4
 8007864:	dd73      	ble.n	800794e <_dtoa_r+0x8fe>
 8007866:	9b00      	ldr	r3, [sp, #0]
 8007868:	f1c0 001c 	rsb	r0, r0, #28
 800786c:	4403      	add	r3, r0
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	9b06      	ldr	r3, [sp, #24]
 8007872:	4403      	add	r3, r0
 8007874:	4406      	add	r6, r0
 8007876:	9306      	str	r3, [sp, #24]
 8007878:	9b00      	ldr	r3, [sp, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	dd05      	ble.n	800788a <_dtoa_r+0x83a>
 800787e:	9902      	ldr	r1, [sp, #8]
 8007880:	461a      	mov	r2, r3
 8007882:	4648      	mov	r0, r9
 8007884:	f000 fcba 	bl	80081fc <__lshift>
 8007888:	9002      	str	r0, [sp, #8]
 800788a:	9b06      	ldr	r3, [sp, #24]
 800788c:	2b00      	cmp	r3, #0
 800788e:	dd05      	ble.n	800789c <_dtoa_r+0x84c>
 8007890:	4621      	mov	r1, r4
 8007892:	461a      	mov	r2, r3
 8007894:	4648      	mov	r0, r9
 8007896:	f000 fcb1 	bl	80081fc <__lshift>
 800789a:	4604      	mov	r4, r0
 800789c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d061      	beq.n	8007966 <_dtoa_r+0x916>
 80078a2:	9802      	ldr	r0, [sp, #8]
 80078a4:	4621      	mov	r1, r4
 80078a6:	f000 fd15 	bl	80082d4 <__mcmp>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	da5b      	bge.n	8007966 <_dtoa_r+0x916>
 80078ae:	2300      	movs	r3, #0
 80078b0:	9902      	ldr	r1, [sp, #8]
 80078b2:	220a      	movs	r2, #10
 80078b4:	4648      	mov	r0, r9
 80078b6:	f000 fafd 	bl	8007eb4 <__multadd>
 80078ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078bc:	9002      	str	r0, [sp, #8]
 80078be:	f107 38ff 	add.w	r8, r7, #4294967295
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f000 8177 	beq.w	8007bb6 <_dtoa_r+0xb66>
 80078c8:	4629      	mov	r1, r5
 80078ca:	2300      	movs	r3, #0
 80078cc:	220a      	movs	r2, #10
 80078ce:	4648      	mov	r0, r9
 80078d0:	f000 faf0 	bl	8007eb4 <__multadd>
 80078d4:	f1bb 0f00 	cmp.w	fp, #0
 80078d8:	4605      	mov	r5, r0
 80078da:	dc6f      	bgt.n	80079bc <_dtoa_r+0x96c>
 80078dc:	9b07      	ldr	r3, [sp, #28]
 80078de:	2b02      	cmp	r3, #2
 80078e0:	dc49      	bgt.n	8007976 <_dtoa_r+0x926>
 80078e2:	e06b      	b.n	80079bc <_dtoa_r+0x96c>
 80078e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80078e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80078ea:	e73c      	b.n	8007766 <_dtoa_r+0x716>
 80078ec:	3fe00000 	.word	0x3fe00000
 80078f0:	40240000 	.word	0x40240000
 80078f4:	9b03      	ldr	r3, [sp, #12]
 80078f6:	1e5c      	subs	r4, r3, #1
 80078f8:	9b08      	ldr	r3, [sp, #32]
 80078fa:	42a3      	cmp	r3, r4
 80078fc:	db09      	blt.n	8007912 <_dtoa_r+0x8c2>
 80078fe:	1b1c      	subs	r4, r3, r4
 8007900:	9b03      	ldr	r3, [sp, #12]
 8007902:	2b00      	cmp	r3, #0
 8007904:	f6bf af30 	bge.w	8007768 <_dtoa_r+0x718>
 8007908:	9b00      	ldr	r3, [sp, #0]
 800790a:	9a03      	ldr	r2, [sp, #12]
 800790c:	1a9e      	subs	r6, r3, r2
 800790e:	2300      	movs	r3, #0
 8007910:	e72b      	b.n	800776a <_dtoa_r+0x71a>
 8007912:	9b08      	ldr	r3, [sp, #32]
 8007914:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007916:	9408      	str	r4, [sp, #32]
 8007918:	1ae3      	subs	r3, r4, r3
 800791a:	441a      	add	r2, r3
 800791c:	9e00      	ldr	r6, [sp, #0]
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	920d      	str	r2, [sp, #52]	@ 0x34
 8007922:	2400      	movs	r4, #0
 8007924:	e721      	b.n	800776a <_dtoa_r+0x71a>
 8007926:	9c08      	ldr	r4, [sp, #32]
 8007928:	9e00      	ldr	r6, [sp, #0]
 800792a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800792c:	e728      	b.n	8007780 <_dtoa_r+0x730>
 800792e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007932:	e751      	b.n	80077d8 <_dtoa_r+0x788>
 8007934:	9a08      	ldr	r2, [sp, #32]
 8007936:	9902      	ldr	r1, [sp, #8]
 8007938:	e750      	b.n	80077dc <_dtoa_r+0x78c>
 800793a:	f8cd 8008 	str.w	r8, [sp, #8]
 800793e:	e751      	b.n	80077e4 <_dtoa_r+0x794>
 8007940:	2300      	movs	r3, #0
 8007942:	e779      	b.n	8007838 <_dtoa_r+0x7e8>
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	e777      	b.n	8007838 <_dtoa_r+0x7e8>
 8007948:	2300      	movs	r3, #0
 800794a:	9308      	str	r3, [sp, #32]
 800794c:	e779      	b.n	8007842 <_dtoa_r+0x7f2>
 800794e:	d093      	beq.n	8007878 <_dtoa_r+0x828>
 8007950:	9a00      	ldr	r2, [sp, #0]
 8007952:	331c      	adds	r3, #28
 8007954:	441a      	add	r2, r3
 8007956:	9200      	str	r2, [sp, #0]
 8007958:	9a06      	ldr	r2, [sp, #24]
 800795a:	441a      	add	r2, r3
 800795c:	441e      	add	r6, r3
 800795e:	9206      	str	r2, [sp, #24]
 8007960:	e78a      	b.n	8007878 <_dtoa_r+0x828>
 8007962:	4603      	mov	r3, r0
 8007964:	e7f4      	b.n	8007950 <_dtoa_r+0x900>
 8007966:	9b03      	ldr	r3, [sp, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	46b8      	mov	r8, r7
 800796c:	dc20      	bgt.n	80079b0 <_dtoa_r+0x960>
 800796e:	469b      	mov	fp, r3
 8007970:	9b07      	ldr	r3, [sp, #28]
 8007972:	2b02      	cmp	r3, #2
 8007974:	dd1e      	ble.n	80079b4 <_dtoa_r+0x964>
 8007976:	f1bb 0f00 	cmp.w	fp, #0
 800797a:	f47f adb1 	bne.w	80074e0 <_dtoa_r+0x490>
 800797e:	4621      	mov	r1, r4
 8007980:	465b      	mov	r3, fp
 8007982:	2205      	movs	r2, #5
 8007984:	4648      	mov	r0, r9
 8007986:	f000 fa95 	bl	8007eb4 <__multadd>
 800798a:	4601      	mov	r1, r0
 800798c:	4604      	mov	r4, r0
 800798e:	9802      	ldr	r0, [sp, #8]
 8007990:	f000 fca0 	bl	80082d4 <__mcmp>
 8007994:	2800      	cmp	r0, #0
 8007996:	f77f ada3 	ble.w	80074e0 <_dtoa_r+0x490>
 800799a:	4656      	mov	r6, sl
 800799c:	2331      	movs	r3, #49	@ 0x31
 800799e:	f806 3b01 	strb.w	r3, [r6], #1
 80079a2:	f108 0801 	add.w	r8, r8, #1
 80079a6:	e59f      	b.n	80074e8 <_dtoa_r+0x498>
 80079a8:	9c03      	ldr	r4, [sp, #12]
 80079aa:	46b8      	mov	r8, r7
 80079ac:	4625      	mov	r5, r4
 80079ae:	e7f4      	b.n	800799a <_dtoa_r+0x94a>
 80079b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80079b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 8101 	beq.w	8007bbe <_dtoa_r+0xb6e>
 80079bc:	2e00      	cmp	r6, #0
 80079be:	dd05      	ble.n	80079cc <_dtoa_r+0x97c>
 80079c0:	4629      	mov	r1, r5
 80079c2:	4632      	mov	r2, r6
 80079c4:	4648      	mov	r0, r9
 80079c6:	f000 fc19 	bl	80081fc <__lshift>
 80079ca:	4605      	mov	r5, r0
 80079cc:	9b08      	ldr	r3, [sp, #32]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d05c      	beq.n	8007a8c <_dtoa_r+0xa3c>
 80079d2:	6869      	ldr	r1, [r5, #4]
 80079d4:	4648      	mov	r0, r9
 80079d6:	f000 fa0b 	bl	8007df0 <_Balloc>
 80079da:	4606      	mov	r6, r0
 80079dc:	b928      	cbnz	r0, 80079ea <_dtoa_r+0x99a>
 80079de:	4b82      	ldr	r3, [pc, #520]	@ (8007be8 <_dtoa_r+0xb98>)
 80079e0:	4602      	mov	r2, r0
 80079e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80079e6:	f7ff bb4a 	b.w	800707e <_dtoa_r+0x2e>
 80079ea:	692a      	ldr	r2, [r5, #16]
 80079ec:	3202      	adds	r2, #2
 80079ee:	0092      	lsls	r2, r2, #2
 80079f0:	f105 010c 	add.w	r1, r5, #12
 80079f4:	300c      	adds	r0, #12
 80079f6:	f000 ffa3 	bl	8008940 <memcpy>
 80079fa:	2201      	movs	r2, #1
 80079fc:	4631      	mov	r1, r6
 80079fe:	4648      	mov	r0, r9
 8007a00:	f000 fbfc 	bl	80081fc <__lshift>
 8007a04:	f10a 0301 	add.w	r3, sl, #1
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	eb0a 030b 	add.w	r3, sl, fp
 8007a0e:	9308      	str	r3, [sp, #32]
 8007a10:	9b04      	ldr	r3, [sp, #16]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	462f      	mov	r7, r5
 8007a18:	9306      	str	r3, [sp, #24]
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	9b00      	ldr	r3, [sp, #0]
 8007a1e:	9802      	ldr	r0, [sp, #8]
 8007a20:	4621      	mov	r1, r4
 8007a22:	f103 3bff 	add.w	fp, r3, #4294967295
 8007a26:	f7ff fa8a 	bl	8006f3e <quorem>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	3330      	adds	r3, #48	@ 0x30
 8007a2e:	9003      	str	r0, [sp, #12]
 8007a30:	4639      	mov	r1, r7
 8007a32:	9802      	ldr	r0, [sp, #8]
 8007a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a36:	f000 fc4d 	bl	80082d4 <__mcmp>
 8007a3a:	462a      	mov	r2, r5
 8007a3c:	9004      	str	r0, [sp, #16]
 8007a3e:	4621      	mov	r1, r4
 8007a40:	4648      	mov	r0, r9
 8007a42:	f000 fc63 	bl	800830c <__mdiff>
 8007a46:	68c2      	ldr	r2, [r0, #12]
 8007a48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	bb02      	cbnz	r2, 8007a90 <_dtoa_r+0xa40>
 8007a4e:	4601      	mov	r1, r0
 8007a50:	9802      	ldr	r0, [sp, #8]
 8007a52:	f000 fc3f 	bl	80082d4 <__mcmp>
 8007a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a58:	4602      	mov	r2, r0
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	4648      	mov	r0, r9
 8007a5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a62:	f000 fa05 	bl	8007e70 <_Bfree>
 8007a66:	9b07      	ldr	r3, [sp, #28]
 8007a68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a6a:	9e00      	ldr	r6, [sp, #0]
 8007a6c:	ea42 0103 	orr.w	r1, r2, r3
 8007a70:	9b06      	ldr	r3, [sp, #24]
 8007a72:	4319      	orrs	r1, r3
 8007a74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a76:	d10d      	bne.n	8007a94 <_dtoa_r+0xa44>
 8007a78:	2b39      	cmp	r3, #57	@ 0x39
 8007a7a:	d027      	beq.n	8007acc <_dtoa_r+0xa7c>
 8007a7c:	9a04      	ldr	r2, [sp, #16]
 8007a7e:	2a00      	cmp	r2, #0
 8007a80:	dd01      	ble.n	8007a86 <_dtoa_r+0xa36>
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	3331      	adds	r3, #49	@ 0x31
 8007a86:	f88b 3000 	strb.w	r3, [fp]
 8007a8a:	e52e      	b.n	80074ea <_dtoa_r+0x49a>
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e7b9      	b.n	8007a04 <_dtoa_r+0x9b4>
 8007a90:	2201      	movs	r2, #1
 8007a92:	e7e2      	b.n	8007a5a <_dtoa_r+0xa0a>
 8007a94:	9904      	ldr	r1, [sp, #16]
 8007a96:	2900      	cmp	r1, #0
 8007a98:	db04      	blt.n	8007aa4 <_dtoa_r+0xa54>
 8007a9a:	9807      	ldr	r0, [sp, #28]
 8007a9c:	4301      	orrs	r1, r0
 8007a9e:	9806      	ldr	r0, [sp, #24]
 8007aa0:	4301      	orrs	r1, r0
 8007aa2:	d120      	bne.n	8007ae6 <_dtoa_r+0xa96>
 8007aa4:	2a00      	cmp	r2, #0
 8007aa6:	ddee      	ble.n	8007a86 <_dtoa_r+0xa36>
 8007aa8:	9902      	ldr	r1, [sp, #8]
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	2201      	movs	r2, #1
 8007aae:	4648      	mov	r0, r9
 8007ab0:	f000 fba4 	bl	80081fc <__lshift>
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	9002      	str	r0, [sp, #8]
 8007ab8:	f000 fc0c 	bl	80082d4 <__mcmp>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	9b00      	ldr	r3, [sp, #0]
 8007ac0:	dc02      	bgt.n	8007ac8 <_dtoa_r+0xa78>
 8007ac2:	d1e0      	bne.n	8007a86 <_dtoa_r+0xa36>
 8007ac4:	07da      	lsls	r2, r3, #31
 8007ac6:	d5de      	bpl.n	8007a86 <_dtoa_r+0xa36>
 8007ac8:	2b39      	cmp	r3, #57	@ 0x39
 8007aca:	d1da      	bne.n	8007a82 <_dtoa_r+0xa32>
 8007acc:	2339      	movs	r3, #57	@ 0x39
 8007ace:	f88b 3000 	strb.w	r3, [fp]
 8007ad2:	4633      	mov	r3, r6
 8007ad4:	461e      	mov	r6, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007adc:	2a39      	cmp	r2, #57	@ 0x39
 8007ade:	d04e      	beq.n	8007b7e <_dtoa_r+0xb2e>
 8007ae0:	3201      	adds	r2, #1
 8007ae2:	701a      	strb	r2, [r3, #0]
 8007ae4:	e501      	b.n	80074ea <_dtoa_r+0x49a>
 8007ae6:	2a00      	cmp	r2, #0
 8007ae8:	dd03      	ble.n	8007af2 <_dtoa_r+0xaa2>
 8007aea:	2b39      	cmp	r3, #57	@ 0x39
 8007aec:	d0ee      	beq.n	8007acc <_dtoa_r+0xa7c>
 8007aee:	3301      	adds	r3, #1
 8007af0:	e7c9      	b.n	8007a86 <_dtoa_r+0xa36>
 8007af2:	9a00      	ldr	r2, [sp, #0]
 8007af4:	9908      	ldr	r1, [sp, #32]
 8007af6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007afa:	428a      	cmp	r2, r1
 8007afc:	d028      	beq.n	8007b50 <_dtoa_r+0xb00>
 8007afe:	9902      	ldr	r1, [sp, #8]
 8007b00:	2300      	movs	r3, #0
 8007b02:	220a      	movs	r2, #10
 8007b04:	4648      	mov	r0, r9
 8007b06:	f000 f9d5 	bl	8007eb4 <__multadd>
 8007b0a:	42af      	cmp	r7, r5
 8007b0c:	9002      	str	r0, [sp, #8]
 8007b0e:	f04f 0300 	mov.w	r3, #0
 8007b12:	f04f 020a 	mov.w	r2, #10
 8007b16:	4639      	mov	r1, r7
 8007b18:	4648      	mov	r0, r9
 8007b1a:	d107      	bne.n	8007b2c <_dtoa_r+0xadc>
 8007b1c:	f000 f9ca 	bl	8007eb4 <__multadd>
 8007b20:	4607      	mov	r7, r0
 8007b22:	4605      	mov	r5, r0
 8007b24:	9b00      	ldr	r3, [sp, #0]
 8007b26:	3301      	adds	r3, #1
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	e777      	b.n	8007a1c <_dtoa_r+0x9cc>
 8007b2c:	f000 f9c2 	bl	8007eb4 <__multadd>
 8007b30:	4629      	mov	r1, r5
 8007b32:	4607      	mov	r7, r0
 8007b34:	2300      	movs	r3, #0
 8007b36:	220a      	movs	r2, #10
 8007b38:	4648      	mov	r0, r9
 8007b3a:	f000 f9bb 	bl	8007eb4 <__multadd>
 8007b3e:	4605      	mov	r5, r0
 8007b40:	e7f0      	b.n	8007b24 <_dtoa_r+0xad4>
 8007b42:	f1bb 0f00 	cmp.w	fp, #0
 8007b46:	bfcc      	ite	gt
 8007b48:	465e      	movgt	r6, fp
 8007b4a:	2601      	movle	r6, #1
 8007b4c:	4456      	add	r6, sl
 8007b4e:	2700      	movs	r7, #0
 8007b50:	9902      	ldr	r1, [sp, #8]
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	2201      	movs	r2, #1
 8007b56:	4648      	mov	r0, r9
 8007b58:	f000 fb50 	bl	80081fc <__lshift>
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	9002      	str	r0, [sp, #8]
 8007b60:	f000 fbb8 	bl	80082d4 <__mcmp>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	dcb4      	bgt.n	8007ad2 <_dtoa_r+0xa82>
 8007b68:	d102      	bne.n	8007b70 <_dtoa_r+0xb20>
 8007b6a:	9b00      	ldr	r3, [sp, #0]
 8007b6c:	07db      	lsls	r3, r3, #31
 8007b6e:	d4b0      	bmi.n	8007ad2 <_dtoa_r+0xa82>
 8007b70:	4633      	mov	r3, r6
 8007b72:	461e      	mov	r6, r3
 8007b74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b78:	2a30      	cmp	r2, #48	@ 0x30
 8007b7a:	d0fa      	beq.n	8007b72 <_dtoa_r+0xb22>
 8007b7c:	e4b5      	b.n	80074ea <_dtoa_r+0x49a>
 8007b7e:	459a      	cmp	sl, r3
 8007b80:	d1a8      	bne.n	8007ad4 <_dtoa_r+0xa84>
 8007b82:	2331      	movs	r3, #49	@ 0x31
 8007b84:	f108 0801 	add.w	r8, r8, #1
 8007b88:	f88a 3000 	strb.w	r3, [sl]
 8007b8c:	e4ad      	b.n	80074ea <_dtoa_r+0x49a>
 8007b8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007bec <_dtoa_r+0xb9c>
 8007b94:	b11b      	cbz	r3, 8007b9e <_dtoa_r+0xb4e>
 8007b96:	f10a 0308 	add.w	r3, sl, #8
 8007b9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b9c:	6013      	str	r3, [r2, #0]
 8007b9e:	4650      	mov	r0, sl
 8007ba0:	b017      	add	sp, #92	@ 0x5c
 8007ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba6:	9b07      	ldr	r3, [sp, #28]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	f77f ae2e 	ble.w	800780a <_dtoa_r+0x7ba>
 8007bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	2001      	movs	r0, #1
 8007bb4:	e64d      	b.n	8007852 <_dtoa_r+0x802>
 8007bb6:	f1bb 0f00 	cmp.w	fp, #0
 8007bba:	f77f aed9 	ble.w	8007970 <_dtoa_r+0x920>
 8007bbe:	4656      	mov	r6, sl
 8007bc0:	9802      	ldr	r0, [sp, #8]
 8007bc2:	4621      	mov	r1, r4
 8007bc4:	f7ff f9bb 	bl	8006f3e <quorem>
 8007bc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007bcc:	f806 3b01 	strb.w	r3, [r6], #1
 8007bd0:	eba6 020a 	sub.w	r2, r6, sl
 8007bd4:	4593      	cmp	fp, r2
 8007bd6:	ddb4      	ble.n	8007b42 <_dtoa_r+0xaf2>
 8007bd8:	9902      	ldr	r1, [sp, #8]
 8007bda:	2300      	movs	r3, #0
 8007bdc:	220a      	movs	r2, #10
 8007bde:	4648      	mov	r0, r9
 8007be0:	f000 f968 	bl	8007eb4 <__multadd>
 8007be4:	9002      	str	r0, [sp, #8]
 8007be6:	e7eb      	b.n	8007bc0 <_dtoa_r+0xb70>
 8007be8:	08009bfc 	.word	0x08009bfc
 8007bec:	08009b80 	.word	0x08009b80

08007bf0 <_free_r>:
 8007bf0:	b538      	push	{r3, r4, r5, lr}
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	d041      	beq.n	8007c7c <_free_r+0x8c>
 8007bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bfc:	1f0c      	subs	r4, r1, #4
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	bfb8      	it	lt
 8007c02:	18e4      	addlt	r4, r4, r3
 8007c04:	f000 f8e8 	bl	8007dd8 <__malloc_lock>
 8007c08:	4a1d      	ldr	r2, [pc, #116]	@ (8007c80 <_free_r+0x90>)
 8007c0a:	6813      	ldr	r3, [r2, #0]
 8007c0c:	b933      	cbnz	r3, 8007c1c <_free_r+0x2c>
 8007c0e:	6063      	str	r3, [r4, #4]
 8007c10:	6014      	str	r4, [r2, #0]
 8007c12:	4628      	mov	r0, r5
 8007c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c18:	f000 b8e4 	b.w	8007de4 <__malloc_unlock>
 8007c1c:	42a3      	cmp	r3, r4
 8007c1e:	d908      	bls.n	8007c32 <_free_r+0x42>
 8007c20:	6820      	ldr	r0, [r4, #0]
 8007c22:	1821      	adds	r1, r4, r0
 8007c24:	428b      	cmp	r3, r1
 8007c26:	bf01      	itttt	eq
 8007c28:	6819      	ldreq	r1, [r3, #0]
 8007c2a:	685b      	ldreq	r3, [r3, #4]
 8007c2c:	1809      	addeq	r1, r1, r0
 8007c2e:	6021      	streq	r1, [r4, #0]
 8007c30:	e7ed      	b.n	8007c0e <_free_r+0x1e>
 8007c32:	461a      	mov	r2, r3
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	b10b      	cbz	r3, 8007c3c <_free_r+0x4c>
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	d9fa      	bls.n	8007c32 <_free_r+0x42>
 8007c3c:	6811      	ldr	r1, [r2, #0]
 8007c3e:	1850      	adds	r0, r2, r1
 8007c40:	42a0      	cmp	r0, r4
 8007c42:	d10b      	bne.n	8007c5c <_free_r+0x6c>
 8007c44:	6820      	ldr	r0, [r4, #0]
 8007c46:	4401      	add	r1, r0
 8007c48:	1850      	adds	r0, r2, r1
 8007c4a:	4283      	cmp	r3, r0
 8007c4c:	6011      	str	r1, [r2, #0]
 8007c4e:	d1e0      	bne.n	8007c12 <_free_r+0x22>
 8007c50:	6818      	ldr	r0, [r3, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	6053      	str	r3, [r2, #4]
 8007c56:	4408      	add	r0, r1
 8007c58:	6010      	str	r0, [r2, #0]
 8007c5a:	e7da      	b.n	8007c12 <_free_r+0x22>
 8007c5c:	d902      	bls.n	8007c64 <_free_r+0x74>
 8007c5e:	230c      	movs	r3, #12
 8007c60:	602b      	str	r3, [r5, #0]
 8007c62:	e7d6      	b.n	8007c12 <_free_r+0x22>
 8007c64:	6820      	ldr	r0, [r4, #0]
 8007c66:	1821      	adds	r1, r4, r0
 8007c68:	428b      	cmp	r3, r1
 8007c6a:	bf04      	itt	eq
 8007c6c:	6819      	ldreq	r1, [r3, #0]
 8007c6e:	685b      	ldreq	r3, [r3, #4]
 8007c70:	6063      	str	r3, [r4, #4]
 8007c72:	bf04      	itt	eq
 8007c74:	1809      	addeq	r1, r1, r0
 8007c76:	6021      	streq	r1, [r4, #0]
 8007c78:	6054      	str	r4, [r2, #4]
 8007c7a:	e7ca      	b.n	8007c12 <_free_r+0x22>
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
 8007c7e:	bf00      	nop
 8007c80:	20000638 	.word	0x20000638

08007c84 <malloc>:
 8007c84:	4b02      	ldr	r3, [pc, #8]	@ (8007c90 <malloc+0xc>)
 8007c86:	4601      	mov	r1, r0
 8007c88:	6818      	ldr	r0, [r3, #0]
 8007c8a:	f000 b825 	b.w	8007cd8 <_malloc_r>
 8007c8e:	bf00      	nop
 8007c90:	20000018 	.word	0x20000018

08007c94 <sbrk_aligned>:
 8007c94:	b570      	push	{r4, r5, r6, lr}
 8007c96:	4e0f      	ldr	r6, [pc, #60]	@ (8007cd4 <sbrk_aligned+0x40>)
 8007c98:	460c      	mov	r4, r1
 8007c9a:	6831      	ldr	r1, [r6, #0]
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	b911      	cbnz	r1, 8007ca6 <sbrk_aligned+0x12>
 8007ca0:	f000 fe3e 	bl	8008920 <_sbrk_r>
 8007ca4:	6030      	str	r0, [r6, #0]
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4628      	mov	r0, r5
 8007caa:	f000 fe39 	bl	8008920 <_sbrk_r>
 8007cae:	1c43      	adds	r3, r0, #1
 8007cb0:	d103      	bne.n	8007cba <sbrk_aligned+0x26>
 8007cb2:	f04f 34ff 	mov.w	r4, #4294967295
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	bd70      	pop	{r4, r5, r6, pc}
 8007cba:	1cc4      	adds	r4, r0, #3
 8007cbc:	f024 0403 	bic.w	r4, r4, #3
 8007cc0:	42a0      	cmp	r0, r4
 8007cc2:	d0f8      	beq.n	8007cb6 <sbrk_aligned+0x22>
 8007cc4:	1a21      	subs	r1, r4, r0
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f000 fe2a 	bl	8008920 <_sbrk_r>
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d1f2      	bne.n	8007cb6 <sbrk_aligned+0x22>
 8007cd0:	e7ef      	b.n	8007cb2 <sbrk_aligned+0x1e>
 8007cd2:	bf00      	nop
 8007cd4:	20000634 	.word	0x20000634

08007cd8 <_malloc_r>:
 8007cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cdc:	1ccd      	adds	r5, r1, #3
 8007cde:	f025 0503 	bic.w	r5, r5, #3
 8007ce2:	3508      	adds	r5, #8
 8007ce4:	2d0c      	cmp	r5, #12
 8007ce6:	bf38      	it	cc
 8007ce8:	250c      	movcc	r5, #12
 8007cea:	2d00      	cmp	r5, #0
 8007cec:	4606      	mov	r6, r0
 8007cee:	db01      	blt.n	8007cf4 <_malloc_r+0x1c>
 8007cf0:	42a9      	cmp	r1, r5
 8007cf2:	d904      	bls.n	8007cfe <_malloc_r+0x26>
 8007cf4:	230c      	movs	r3, #12
 8007cf6:	6033      	str	r3, [r6, #0]
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007dd4 <_malloc_r+0xfc>
 8007d02:	f000 f869 	bl	8007dd8 <__malloc_lock>
 8007d06:	f8d8 3000 	ldr.w	r3, [r8]
 8007d0a:	461c      	mov	r4, r3
 8007d0c:	bb44      	cbnz	r4, 8007d60 <_malloc_r+0x88>
 8007d0e:	4629      	mov	r1, r5
 8007d10:	4630      	mov	r0, r6
 8007d12:	f7ff ffbf 	bl	8007c94 <sbrk_aligned>
 8007d16:	1c43      	adds	r3, r0, #1
 8007d18:	4604      	mov	r4, r0
 8007d1a:	d158      	bne.n	8007dce <_malloc_r+0xf6>
 8007d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d20:	4627      	mov	r7, r4
 8007d22:	2f00      	cmp	r7, #0
 8007d24:	d143      	bne.n	8007dae <_malloc_r+0xd6>
 8007d26:	2c00      	cmp	r4, #0
 8007d28:	d04b      	beq.n	8007dc2 <_malloc_r+0xea>
 8007d2a:	6823      	ldr	r3, [r4, #0]
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	4630      	mov	r0, r6
 8007d30:	eb04 0903 	add.w	r9, r4, r3
 8007d34:	f000 fdf4 	bl	8008920 <_sbrk_r>
 8007d38:	4581      	cmp	r9, r0
 8007d3a:	d142      	bne.n	8007dc2 <_malloc_r+0xea>
 8007d3c:	6821      	ldr	r1, [r4, #0]
 8007d3e:	1a6d      	subs	r5, r5, r1
 8007d40:	4629      	mov	r1, r5
 8007d42:	4630      	mov	r0, r6
 8007d44:	f7ff ffa6 	bl	8007c94 <sbrk_aligned>
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d03a      	beq.n	8007dc2 <_malloc_r+0xea>
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	442b      	add	r3, r5
 8007d50:	6023      	str	r3, [r4, #0]
 8007d52:	f8d8 3000 	ldr.w	r3, [r8]
 8007d56:	685a      	ldr	r2, [r3, #4]
 8007d58:	bb62      	cbnz	r2, 8007db4 <_malloc_r+0xdc>
 8007d5a:	f8c8 7000 	str.w	r7, [r8]
 8007d5e:	e00f      	b.n	8007d80 <_malloc_r+0xa8>
 8007d60:	6822      	ldr	r2, [r4, #0]
 8007d62:	1b52      	subs	r2, r2, r5
 8007d64:	d420      	bmi.n	8007da8 <_malloc_r+0xd0>
 8007d66:	2a0b      	cmp	r2, #11
 8007d68:	d917      	bls.n	8007d9a <_malloc_r+0xc2>
 8007d6a:	1961      	adds	r1, r4, r5
 8007d6c:	42a3      	cmp	r3, r4
 8007d6e:	6025      	str	r5, [r4, #0]
 8007d70:	bf18      	it	ne
 8007d72:	6059      	strne	r1, [r3, #4]
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	bf08      	it	eq
 8007d78:	f8c8 1000 	streq.w	r1, [r8]
 8007d7c:	5162      	str	r2, [r4, r5]
 8007d7e:	604b      	str	r3, [r1, #4]
 8007d80:	4630      	mov	r0, r6
 8007d82:	f000 f82f 	bl	8007de4 <__malloc_unlock>
 8007d86:	f104 000b 	add.w	r0, r4, #11
 8007d8a:	1d23      	adds	r3, r4, #4
 8007d8c:	f020 0007 	bic.w	r0, r0, #7
 8007d90:	1ac2      	subs	r2, r0, r3
 8007d92:	bf1c      	itt	ne
 8007d94:	1a1b      	subne	r3, r3, r0
 8007d96:	50a3      	strne	r3, [r4, r2]
 8007d98:	e7af      	b.n	8007cfa <_malloc_r+0x22>
 8007d9a:	6862      	ldr	r2, [r4, #4]
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	bf0c      	ite	eq
 8007da0:	f8c8 2000 	streq.w	r2, [r8]
 8007da4:	605a      	strne	r2, [r3, #4]
 8007da6:	e7eb      	b.n	8007d80 <_malloc_r+0xa8>
 8007da8:	4623      	mov	r3, r4
 8007daa:	6864      	ldr	r4, [r4, #4]
 8007dac:	e7ae      	b.n	8007d0c <_malloc_r+0x34>
 8007dae:	463c      	mov	r4, r7
 8007db0:	687f      	ldr	r7, [r7, #4]
 8007db2:	e7b6      	b.n	8007d22 <_malloc_r+0x4a>
 8007db4:	461a      	mov	r2, r3
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	42a3      	cmp	r3, r4
 8007dba:	d1fb      	bne.n	8007db4 <_malloc_r+0xdc>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	6053      	str	r3, [r2, #4]
 8007dc0:	e7de      	b.n	8007d80 <_malloc_r+0xa8>
 8007dc2:	230c      	movs	r3, #12
 8007dc4:	6033      	str	r3, [r6, #0]
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	f000 f80c 	bl	8007de4 <__malloc_unlock>
 8007dcc:	e794      	b.n	8007cf8 <_malloc_r+0x20>
 8007dce:	6005      	str	r5, [r0, #0]
 8007dd0:	e7d6      	b.n	8007d80 <_malloc_r+0xa8>
 8007dd2:	bf00      	nop
 8007dd4:	20000638 	.word	0x20000638

08007dd8 <__malloc_lock>:
 8007dd8:	4801      	ldr	r0, [pc, #4]	@ (8007de0 <__malloc_lock+0x8>)
 8007dda:	f7ff b8ae 	b.w	8006f3a <__retarget_lock_acquire_recursive>
 8007dde:	bf00      	nop
 8007de0:	20000630 	.word	0x20000630

08007de4 <__malloc_unlock>:
 8007de4:	4801      	ldr	r0, [pc, #4]	@ (8007dec <__malloc_unlock+0x8>)
 8007de6:	f7ff b8a9 	b.w	8006f3c <__retarget_lock_release_recursive>
 8007dea:	bf00      	nop
 8007dec:	20000630 	.word	0x20000630

08007df0 <_Balloc>:
 8007df0:	b570      	push	{r4, r5, r6, lr}
 8007df2:	69c6      	ldr	r6, [r0, #28]
 8007df4:	4604      	mov	r4, r0
 8007df6:	460d      	mov	r5, r1
 8007df8:	b976      	cbnz	r6, 8007e18 <_Balloc+0x28>
 8007dfa:	2010      	movs	r0, #16
 8007dfc:	f7ff ff42 	bl	8007c84 <malloc>
 8007e00:	4602      	mov	r2, r0
 8007e02:	61e0      	str	r0, [r4, #28]
 8007e04:	b920      	cbnz	r0, 8007e10 <_Balloc+0x20>
 8007e06:	4b18      	ldr	r3, [pc, #96]	@ (8007e68 <_Balloc+0x78>)
 8007e08:	4818      	ldr	r0, [pc, #96]	@ (8007e6c <_Balloc+0x7c>)
 8007e0a:	216b      	movs	r1, #107	@ 0x6b
 8007e0c:	f000 fda6 	bl	800895c <__assert_func>
 8007e10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e14:	6006      	str	r6, [r0, #0]
 8007e16:	60c6      	str	r6, [r0, #12]
 8007e18:	69e6      	ldr	r6, [r4, #28]
 8007e1a:	68f3      	ldr	r3, [r6, #12]
 8007e1c:	b183      	cbz	r3, 8007e40 <_Balloc+0x50>
 8007e1e:	69e3      	ldr	r3, [r4, #28]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e26:	b9b8      	cbnz	r0, 8007e58 <_Balloc+0x68>
 8007e28:	2101      	movs	r1, #1
 8007e2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e2e:	1d72      	adds	r2, r6, #5
 8007e30:	0092      	lsls	r2, r2, #2
 8007e32:	4620      	mov	r0, r4
 8007e34:	f000 fdb0 	bl	8008998 <_calloc_r>
 8007e38:	b160      	cbz	r0, 8007e54 <_Balloc+0x64>
 8007e3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e3e:	e00e      	b.n	8007e5e <_Balloc+0x6e>
 8007e40:	2221      	movs	r2, #33	@ 0x21
 8007e42:	2104      	movs	r1, #4
 8007e44:	4620      	mov	r0, r4
 8007e46:	f000 fda7 	bl	8008998 <_calloc_r>
 8007e4a:	69e3      	ldr	r3, [r4, #28]
 8007e4c:	60f0      	str	r0, [r6, #12]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1e4      	bne.n	8007e1e <_Balloc+0x2e>
 8007e54:	2000      	movs	r0, #0
 8007e56:	bd70      	pop	{r4, r5, r6, pc}
 8007e58:	6802      	ldr	r2, [r0, #0]
 8007e5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e64:	e7f7      	b.n	8007e56 <_Balloc+0x66>
 8007e66:	bf00      	nop
 8007e68:	08009b8d 	.word	0x08009b8d
 8007e6c:	08009c0d 	.word	0x08009c0d

08007e70 <_Bfree>:
 8007e70:	b570      	push	{r4, r5, r6, lr}
 8007e72:	69c6      	ldr	r6, [r0, #28]
 8007e74:	4605      	mov	r5, r0
 8007e76:	460c      	mov	r4, r1
 8007e78:	b976      	cbnz	r6, 8007e98 <_Bfree+0x28>
 8007e7a:	2010      	movs	r0, #16
 8007e7c:	f7ff ff02 	bl	8007c84 <malloc>
 8007e80:	4602      	mov	r2, r0
 8007e82:	61e8      	str	r0, [r5, #28]
 8007e84:	b920      	cbnz	r0, 8007e90 <_Bfree+0x20>
 8007e86:	4b09      	ldr	r3, [pc, #36]	@ (8007eac <_Bfree+0x3c>)
 8007e88:	4809      	ldr	r0, [pc, #36]	@ (8007eb0 <_Bfree+0x40>)
 8007e8a:	218f      	movs	r1, #143	@ 0x8f
 8007e8c:	f000 fd66 	bl	800895c <__assert_func>
 8007e90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e94:	6006      	str	r6, [r0, #0]
 8007e96:	60c6      	str	r6, [r0, #12]
 8007e98:	b13c      	cbz	r4, 8007eaa <_Bfree+0x3a>
 8007e9a:	69eb      	ldr	r3, [r5, #28]
 8007e9c:	6862      	ldr	r2, [r4, #4]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ea4:	6021      	str	r1, [r4, #0]
 8007ea6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007eaa:	bd70      	pop	{r4, r5, r6, pc}
 8007eac:	08009b8d 	.word	0x08009b8d
 8007eb0:	08009c0d 	.word	0x08009c0d

08007eb4 <__multadd>:
 8007eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb8:	690d      	ldr	r5, [r1, #16]
 8007eba:	4607      	mov	r7, r0
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	461e      	mov	r6, r3
 8007ec0:	f101 0c14 	add.w	ip, r1, #20
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	f8dc 3000 	ldr.w	r3, [ip]
 8007eca:	b299      	uxth	r1, r3
 8007ecc:	fb02 6101 	mla	r1, r2, r1, r6
 8007ed0:	0c1e      	lsrs	r6, r3, #16
 8007ed2:	0c0b      	lsrs	r3, r1, #16
 8007ed4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ed8:	b289      	uxth	r1, r1
 8007eda:	3001      	adds	r0, #1
 8007edc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ee0:	4285      	cmp	r5, r0
 8007ee2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ee6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007eea:	dcec      	bgt.n	8007ec6 <__multadd+0x12>
 8007eec:	b30e      	cbz	r6, 8007f32 <__multadd+0x7e>
 8007eee:	68a3      	ldr	r3, [r4, #8]
 8007ef0:	42ab      	cmp	r3, r5
 8007ef2:	dc19      	bgt.n	8007f28 <__multadd+0x74>
 8007ef4:	6861      	ldr	r1, [r4, #4]
 8007ef6:	4638      	mov	r0, r7
 8007ef8:	3101      	adds	r1, #1
 8007efa:	f7ff ff79 	bl	8007df0 <_Balloc>
 8007efe:	4680      	mov	r8, r0
 8007f00:	b928      	cbnz	r0, 8007f0e <__multadd+0x5a>
 8007f02:	4602      	mov	r2, r0
 8007f04:	4b0c      	ldr	r3, [pc, #48]	@ (8007f38 <__multadd+0x84>)
 8007f06:	480d      	ldr	r0, [pc, #52]	@ (8007f3c <__multadd+0x88>)
 8007f08:	21ba      	movs	r1, #186	@ 0xba
 8007f0a:	f000 fd27 	bl	800895c <__assert_func>
 8007f0e:	6922      	ldr	r2, [r4, #16]
 8007f10:	3202      	adds	r2, #2
 8007f12:	f104 010c 	add.w	r1, r4, #12
 8007f16:	0092      	lsls	r2, r2, #2
 8007f18:	300c      	adds	r0, #12
 8007f1a:	f000 fd11 	bl	8008940 <memcpy>
 8007f1e:	4621      	mov	r1, r4
 8007f20:	4638      	mov	r0, r7
 8007f22:	f7ff ffa5 	bl	8007e70 <_Bfree>
 8007f26:	4644      	mov	r4, r8
 8007f28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f2c:	3501      	adds	r5, #1
 8007f2e:	615e      	str	r6, [r3, #20]
 8007f30:	6125      	str	r5, [r4, #16]
 8007f32:	4620      	mov	r0, r4
 8007f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f38:	08009bfc 	.word	0x08009bfc
 8007f3c:	08009c0d 	.word	0x08009c0d

08007f40 <__hi0bits>:
 8007f40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f44:	4603      	mov	r3, r0
 8007f46:	bf36      	itet	cc
 8007f48:	0403      	lslcc	r3, r0, #16
 8007f4a:	2000      	movcs	r0, #0
 8007f4c:	2010      	movcc	r0, #16
 8007f4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f52:	bf3c      	itt	cc
 8007f54:	021b      	lslcc	r3, r3, #8
 8007f56:	3008      	addcc	r0, #8
 8007f58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f5c:	bf3c      	itt	cc
 8007f5e:	011b      	lslcc	r3, r3, #4
 8007f60:	3004      	addcc	r0, #4
 8007f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f66:	bf3c      	itt	cc
 8007f68:	009b      	lslcc	r3, r3, #2
 8007f6a:	3002      	addcc	r0, #2
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	db05      	blt.n	8007f7c <__hi0bits+0x3c>
 8007f70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f74:	f100 0001 	add.w	r0, r0, #1
 8007f78:	bf08      	it	eq
 8007f7a:	2020      	moveq	r0, #32
 8007f7c:	4770      	bx	lr

08007f7e <__lo0bits>:
 8007f7e:	6803      	ldr	r3, [r0, #0]
 8007f80:	4602      	mov	r2, r0
 8007f82:	f013 0007 	ands.w	r0, r3, #7
 8007f86:	d00b      	beq.n	8007fa0 <__lo0bits+0x22>
 8007f88:	07d9      	lsls	r1, r3, #31
 8007f8a:	d421      	bmi.n	8007fd0 <__lo0bits+0x52>
 8007f8c:	0798      	lsls	r0, r3, #30
 8007f8e:	bf49      	itett	mi
 8007f90:	085b      	lsrmi	r3, r3, #1
 8007f92:	089b      	lsrpl	r3, r3, #2
 8007f94:	2001      	movmi	r0, #1
 8007f96:	6013      	strmi	r3, [r2, #0]
 8007f98:	bf5c      	itt	pl
 8007f9a:	6013      	strpl	r3, [r2, #0]
 8007f9c:	2002      	movpl	r0, #2
 8007f9e:	4770      	bx	lr
 8007fa0:	b299      	uxth	r1, r3
 8007fa2:	b909      	cbnz	r1, 8007fa8 <__lo0bits+0x2a>
 8007fa4:	0c1b      	lsrs	r3, r3, #16
 8007fa6:	2010      	movs	r0, #16
 8007fa8:	b2d9      	uxtb	r1, r3
 8007faa:	b909      	cbnz	r1, 8007fb0 <__lo0bits+0x32>
 8007fac:	3008      	adds	r0, #8
 8007fae:	0a1b      	lsrs	r3, r3, #8
 8007fb0:	0719      	lsls	r1, r3, #28
 8007fb2:	bf04      	itt	eq
 8007fb4:	091b      	lsreq	r3, r3, #4
 8007fb6:	3004      	addeq	r0, #4
 8007fb8:	0799      	lsls	r1, r3, #30
 8007fba:	bf04      	itt	eq
 8007fbc:	089b      	lsreq	r3, r3, #2
 8007fbe:	3002      	addeq	r0, #2
 8007fc0:	07d9      	lsls	r1, r3, #31
 8007fc2:	d403      	bmi.n	8007fcc <__lo0bits+0x4e>
 8007fc4:	085b      	lsrs	r3, r3, #1
 8007fc6:	f100 0001 	add.w	r0, r0, #1
 8007fca:	d003      	beq.n	8007fd4 <__lo0bits+0x56>
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	4770      	bx	lr
 8007fd0:	2000      	movs	r0, #0
 8007fd2:	4770      	bx	lr
 8007fd4:	2020      	movs	r0, #32
 8007fd6:	4770      	bx	lr

08007fd8 <__i2b>:
 8007fd8:	b510      	push	{r4, lr}
 8007fda:	460c      	mov	r4, r1
 8007fdc:	2101      	movs	r1, #1
 8007fde:	f7ff ff07 	bl	8007df0 <_Balloc>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	b928      	cbnz	r0, 8007ff2 <__i2b+0x1a>
 8007fe6:	4b05      	ldr	r3, [pc, #20]	@ (8007ffc <__i2b+0x24>)
 8007fe8:	4805      	ldr	r0, [pc, #20]	@ (8008000 <__i2b+0x28>)
 8007fea:	f240 1145 	movw	r1, #325	@ 0x145
 8007fee:	f000 fcb5 	bl	800895c <__assert_func>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	6144      	str	r4, [r0, #20]
 8007ff6:	6103      	str	r3, [r0, #16]
 8007ff8:	bd10      	pop	{r4, pc}
 8007ffa:	bf00      	nop
 8007ffc:	08009bfc 	.word	0x08009bfc
 8008000:	08009c0d 	.word	0x08009c0d

08008004 <__multiply>:
 8008004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008008:	4617      	mov	r7, r2
 800800a:	690a      	ldr	r2, [r1, #16]
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	429a      	cmp	r2, r3
 8008010:	bfa8      	it	ge
 8008012:	463b      	movge	r3, r7
 8008014:	4689      	mov	r9, r1
 8008016:	bfa4      	itt	ge
 8008018:	460f      	movge	r7, r1
 800801a:	4699      	movge	r9, r3
 800801c:	693d      	ldr	r5, [r7, #16]
 800801e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	eb05 060a 	add.w	r6, r5, sl
 800802a:	42b3      	cmp	r3, r6
 800802c:	b085      	sub	sp, #20
 800802e:	bfb8      	it	lt
 8008030:	3101      	addlt	r1, #1
 8008032:	f7ff fedd 	bl	8007df0 <_Balloc>
 8008036:	b930      	cbnz	r0, 8008046 <__multiply+0x42>
 8008038:	4602      	mov	r2, r0
 800803a:	4b41      	ldr	r3, [pc, #260]	@ (8008140 <__multiply+0x13c>)
 800803c:	4841      	ldr	r0, [pc, #260]	@ (8008144 <__multiply+0x140>)
 800803e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008042:	f000 fc8b 	bl	800895c <__assert_func>
 8008046:	f100 0414 	add.w	r4, r0, #20
 800804a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800804e:	4623      	mov	r3, r4
 8008050:	2200      	movs	r2, #0
 8008052:	4573      	cmp	r3, lr
 8008054:	d320      	bcc.n	8008098 <__multiply+0x94>
 8008056:	f107 0814 	add.w	r8, r7, #20
 800805a:	f109 0114 	add.w	r1, r9, #20
 800805e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008062:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008066:	9302      	str	r3, [sp, #8]
 8008068:	1beb      	subs	r3, r5, r7
 800806a:	3b15      	subs	r3, #21
 800806c:	f023 0303 	bic.w	r3, r3, #3
 8008070:	3304      	adds	r3, #4
 8008072:	3715      	adds	r7, #21
 8008074:	42bd      	cmp	r5, r7
 8008076:	bf38      	it	cc
 8008078:	2304      	movcc	r3, #4
 800807a:	9301      	str	r3, [sp, #4]
 800807c:	9b02      	ldr	r3, [sp, #8]
 800807e:	9103      	str	r1, [sp, #12]
 8008080:	428b      	cmp	r3, r1
 8008082:	d80c      	bhi.n	800809e <__multiply+0x9a>
 8008084:	2e00      	cmp	r6, #0
 8008086:	dd03      	ble.n	8008090 <__multiply+0x8c>
 8008088:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800808c:	2b00      	cmp	r3, #0
 800808e:	d055      	beq.n	800813c <__multiply+0x138>
 8008090:	6106      	str	r6, [r0, #16]
 8008092:	b005      	add	sp, #20
 8008094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008098:	f843 2b04 	str.w	r2, [r3], #4
 800809c:	e7d9      	b.n	8008052 <__multiply+0x4e>
 800809e:	f8b1 a000 	ldrh.w	sl, [r1]
 80080a2:	f1ba 0f00 	cmp.w	sl, #0
 80080a6:	d01f      	beq.n	80080e8 <__multiply+0xe4>
 80080a8:	46c4      	mov	ip, r8
 80080aa:	46a1      	mov	r9, r4
 80080ac:	2700      	movs	r7, #0
 80080ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80080b2:	f8d9 3000 	ldr.w	r3, [r9]
 80080b6:	fa1f fb82 	uxth.w	fp, r2
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80080c0:	443b      	add	r3, r7
 80080c2:	f8d9 7000 	ldr.w	r7, [r9]
 80080c6:	0c12      	lsrs	r2, r2, #16
 80080c8:	0c3f      	lsrs	r7, r7, #16
 80080ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80080ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080d8:	4565      	cmp	r5, ip
 80080da:	f849 3b04 	str.w	r3, [r9], #4
 80080de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80080e2:	d8e4      	bhi.n	80080ae <__multiply+0xaa>
 80080e4:	9b01      	ldr	r3, [sp, #4]
 80080e6:	50e7      	str	r7, [r4, r3]
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080ee:	3104      	adds	r1, #4
 80080f0:	f1b9 0f00 	cmp.w	r9, #0
 80080f4:	d020      	beq.n	8008138 <__multiply+0x134>
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	4647      	mov	r7, r8
 80080fa:	46a4      	mov	ip, r4
 80080fc:	f04f 0a00 	mov.w	sl, #0
 8008100:	f8b7 b000 	ldrh.w	fp, [r7]
 8008104:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008108:	fb09 220b 	mla	r2, r9, fp, r2
 800810c:	4452      	add	r2, sl
 800810e:	b29b      	uxth	r3, r3
 8008110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008114:	f84c 3b04 	str.w	r3, [ip], #4
 8008118:	f857 3b04 	ldr.w	r3, [r7], #4
 800811c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008120:	f8bc 3000 	ldrh.w	r3, [ip]
 8008124:	fb09 330a 	mla	r3, r9, sl, r3
 8008128:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800812c:	42bd      	cmp	r5, r7
 800812e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008132:	d8e5      	bhi.n	8008100 <__multiply+0xfc>
 8008134:	9a01      	ldr	r2, [sp, #4]
 8008136:	50a3      	str	r3, [r4, r2]
 8008138:	3404      	adds	r4, #4
 800813a:	e79f      	b.n	800807c <__multiply+0x78>
 800813c:	3e01      	subs	r6, #1
 800813e:	e7a1      	b.n	8008084 <__multiply+0x80>
 8008140:	08009bfc 	.word	0x08009bfc
 8008144:	08009c0d 	.word	0x08009c0d

08008148 <__pow5mult>:
 8008148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800814c:	4615      	mov	r5, r2
 800814e:	f012 0203 	ands.w	r2, r2, #3
 8008152:	4607      	mov	r7, r0
 8008154:	460e      	mov	r6, r1
 8008156:	d007      	beq.n	8008168 <__pow5mult+0x20>
 8008158:	4c25      	ldr	r4, [pc, #148]	@ (80081f0 <__pow5mult+0xa8>)
 800815a:	3a01      	subs	r2, #1
 800815c:	2300      	movs	r3, #0
 800815e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008162:	f7ff fea7 	bl	8007eb4 <__multadd>
 8008166:	4606      	mov	r6, r0
 8008168:	10ad      	asrs	r5, r5, #2
 800816a:	d03d      	beq.n	80081e8 <__pow5mult+0xa0>
 800816c:	69fc      	ldr	r4, [r7, #28]
 800816e:	b97c      	cbnz	r4, 8008190 <__pow5mult+0x48>
 8008170:	2010      	movs	r0, #16
 8008172:	f7ff fd87 	bl	8007c84 <malloc>
 8008176:	4602      	mov	r2, r0
 8008178:	61f8      	str	r0, [r7, #28]
 800817a:	b928      	cbnz	r0, 8008188 <__pow5mult+0x40>
 800817c:	4b1d      	ldr	r3, [pc, #116]	@ (80081f4 <__pow5mult+0xac>)
 800817e:	481e      	ldr	r0, [pc, #120]	@ (80081f8 <__pow5mult+0xb0>)
 8008180:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008184:	f000 fbea 	bl	800895c <__assert_func>
 8008188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800818c:	6004      	str	r4, [r0, #0]
 800818e:	60c4      	str	r4, [r0, #12]
 8008190:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008198:	b94c      	cbnz	r4, 80081ae <__pow5mult+0x66>
 800819a:	f240 2171 	movw	r1, #625	@ 0x271
 800819e:	4638      	mov	r0, r7
 80081a0:	f7ff ff1a 	bl	8007fd8 <__i2b>
 80081a4:	2300      	movs	r3, #0
 80081a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80081aa:	4604      	mov	r4, r0
 80081ac:	6003      	str	r3, [r0, #0]
 80081ae:	f04f 0900 	mov.w	r9, #0
 80081b2:	07eb      	lsls	r3, r5, #31
 80081b4:	d50a      	bpl.n	80081cc <__pow5mult+0x84>
 80081b6:	4631      	mov	r1, r6
 80081b8:	4622      	mov	r2, r4
 80081ba:	4638      	mov	r0, r7
 80081bc:	f7ff ff22 	bl	8008004 <__multiply>
 80081c0:	4631      	mov	r1, r6
 80081c2:	4680      	mov	r8, r0
 80081c4:	4638      	mov	r0, r7
 80081c6:	f7ff fe53 	bl	8007e70 <_Bfree>
 80081ca:	4646      	mov	r6, r8
 80081cc:	106d      	asrs	r5, r5, #1
 80081ce:	d00b      	beq.n	80081e8 <__pow5mult+0xa0>
 80081d0:	6820      	ldr	r0, [r4, #0]
 80081d2:	b938      	cbnz	r0, 80081e4 <__pow5mult+0x9c>
 80081d4:	4622      	mov	r2, r4
 80081d6:	4621      	mov	r1, r4
 80081d8:	4638      	mov	r0, r7
 80081da:	f7ff ff13 	bl	8008004 <__multiply>
 80081de:	6020      	str	r0, [r4, #0]
 80081e0:	f8c0 9000 	str.w	r9, [r0]
 80081e4:	4604      	mov	r4, r0
 80081e6:	e7e4      	b.n	80081b2 <__pow5mult+0x6a>
 80081e8:	4630      	mov	r0, r6
 80081ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ee:	bf00      	nop
 80081f0:	08009cc0 	.word	0x08009cc0
 80081f4:	08009b8d 	.word	0x08009b8d
 80081f8:	08009c0d 	.word	0x08009c0d

080081fc <__lshift>:
 80081fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008200:	460c      	mov	r4, r1
 8008202:	6849      	ldr	r1, [r1, #4]
 8008204:	6923      	ldr	r3, [r4, #16]
 8008206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800820a:	68a3      	ldr	r3, [r4, #8]
 800820c:	4607      	mov	r7, r0
 800820e:	4691      	mov	r9, r2
 8008210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008214:	f108 0601 	add.w	r6, r8, #1
 8008218:	42b3      	cmp	r3, r6
 800821a:	db0b      	blt.n	8008234 <__lshift+0x38>
 800821c:	4638      	mov	r0, r7
 800821e:	f7ff fde7 	bl	8007df0 <_Balloc>
 8008222:	4605      	mov	r5, r0
 8008224:	b948      	cbnz	r0, 800823a <__lshift+0x3e>
 8008226:	4602      	mov	r2, r0
 8008228:	4b28      	ldr	r3, [pc, #160]	@ (80082cc <__lshift+0xd0>)
 800822a:	4829      	ldr	r0, [pc, #164]	@ (80082d0 <__lshift+0xd4>)
 800822c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008230:	f000 fb94 	bl	800895c <__assert_func>
 8008234:	3101      	adds	r1, #1
 8008236:	005b      	lsls	r3, r3, #1
 8008238:	e7ee      	b.n	8008218 <__lshift+0x1c>
 800823a:	2300      	movs	r3, #0
 800823c:	f100 0114 	add.w	r1, r0, #20
 8008240:	f100 0210 	add.w	r2, r0, #16
 8008244:	4618      	mov	r0, r3
 8008246:	4553      	cmp	r3, sl
 8008248:	db33      	blt.n	80082b2 <__lshift+0xb6>
 800824a:	6920      	ldr	r0, [r4, #16]
 800824c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008250:	f104 0314 	add.w	r3, r4, #20
 8008254:	f019 091f 	ands.w	r9, r9, #31
 8008258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800825c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008260:	d02b      	beq.n	80082ba <__lshift+0xbe>
 8008262:	f1c9 0e20 	rsb	lr, r9, #32
 8008266:	468a      	mov	sl, r1
 8008268:	2200      	movs	r2, #0
 800826a:	6818      	ldr	r0, [r3, #0]
 800826c:	fa00 f009 	lsl.w	r0, r0, r9
 8008270:	4310      	orrs	r0, r2
 8008272:	f84a 0b04 	str.w	r0, [sl], #4
 8008276:	f853 2b04 	ldr.w	r2, [r3], #4
 800827a:	459c      	cmp	ip, r3
 800827c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008280:	d8f3      	bhi.n	800826a <__lshift+0x6e>
 8008282:	ebac 0304 	sub.w	r3, ip, r4
 8008286:	3b15      	subs	r3, #21
 8008288:	f023 0303 	bic.w	r3, r3, #3
 800828c:	3304      	adds	r3, #4
 800828e:	f104 0015 	add.w	r0, r4, #21
 8008292:	4560      	cmp	r0, ip
 8008294:	bf88      	it	hi
 8008296:	2304      	movhi	r3, #4
 8008298:	50ca      	str	r2, [r1, r3]
 800829a:	b10a      	cbz	r2, 80082a0 <__lshift+0xa4>
 800829c:	f108 0602 	add.w	r6, r8, #2
 80082a0:	3e01      	subs	r6, #1
 80082a2:	4638      	mov	r0, r7
 80082a4:	612e      	str	r6, [r5, #16]
 80082a6:	4621      	mov	r1, r4
 80082a8:	f7ff fde2 	bl	8007e70 <_Bfree>
 80082ac:	4628      	mov	r0, r5
 80082ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80082b6:	3301      	adds	r3, #1
 80082b8:	e7c5      	b.n	8008246 <__lshift+0x4a>
 80082ba:	3904      	subs	r1, #4
 80082bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80082c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80082c4:	459c      	cmp	ip, r3
 80082c6:	d8f9      	bhi.n	80082bc <__lshift+0xc0>
 80082c8:	e7ea      	b.n	80082a0 <__lshift+0xa4>
 80082ca:	bf00      	nop
 80082cc:	08009bfc 	.word	0x08009bfc
 80082d0:	08009c0d 	.word	0x08009c0d

080082d4 <__mcmp>:
 80082d4:	690a      	ldr	r2, [r1, #16]
 80082d6:	4603      	mov	r3, r0
 80082d8:	6900      	ldr	r0, [r0, #16]
 80082da:	1a80      	subs	r0, r0, r2
 80082dc:	b530      	push	{r4, r5, lr}
 80082de:	d10e      	bne.n	80082fe <__mcmp+0x2a>
 80082e0:	3314      	adds	r3, #20
 80082e2:	3114      	adds	r1, #20
 80082e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082f4:	4295      	cmp	r5, r2
 80082f6:	d003      	beq.n	8008300 <__mcmp+0x2c>
 80082f8:	d205      	bcs.n	8008306 <__mcmp+0x32>
 80082fa:	f04f 30ff 	mov.w	r0, #4294967295
 80082fe:	bd30      	pop	{r4, r5, pc}
 8008300:	42a3      	cmp	r3, r4
 8008302:	d3f3      	bcc.n	80082ec <__mcmp+0x18>
 8008304:	e7fb      	b.n	80082fe <__mcmp+0x2a>
 8008306:	2001      	movs	r0, #1
 8008308:	e7f9      	b.n	80082fe <__mcmp+0x2a>
	...

0800830c <__mdiff>:
 800830c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008310:	4689      	mov	r9, r1
 8008312:	4606      	mov	r6, r0
 8008314:	4611      	mov	r1, r2
 8008316:	4648      	mov	r0, r9
 8008318:	4614      	mov	r4, r2
 800831a:	f7ff ffdb 	bl	80082d4 <__mcmp>
 800831e:	1e05      	subs	r5, r0, #0
 8008320:	d112      	bne.n	8008348 <__mdiff+0x3c>
 8008322:	4629      	mov	r1, r5
 8008324:	4630      	mov	r0, r6
 8008326:	f7ff fd63 	bl	8007df0 <_Balloc>
 800832a:	4602      	mov	r2, r0
 800832c:	b928      	cbnz	r0, 800833a <__mdiff+0x2e>
 800832e:	4b3f      	ldr	r3, [pc, #252]	@ (800842c <__mdiff+0x120>)
 8008330:	f240 2137 	movw	r1, #567	@ 0x237
 8008334:	483e      	ldr	r0, [pc, #248]	@ (8008430 <__mdiff+0x124>)
 8008336:	f000 fb11 	bl	800895c <__assert_func>
 800833a:	2301      	movs	r3, #1
 800833c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008340:	4610      	mov	r0, r2
 8008342:	b003      	add	sp, #12
 8008344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008348:	bfbc      	itt	lt
 800834a:	464b      	movlt	r3, r9
 800834c:	46a1      	movlt	r9, r4
 800834e:	4630      	mov	r0, r6
 8008350:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008354:	bfba      	itte	lt
 8008356:	461c      	movlt	r4, r3
 8008358:	2501      	movlt	r5, #1
 800835a:	2500      	movge	r5, #0
 800835c:	f7ff fd48 	bl	8007df0 <_Balloc>
 8008360:	4602      	mov	r2, r0
 8008362:	b918      	cbnz	r0, 800836c <__mdiff+0x60>
 8008364:	4b31      	ldr	r3, [pc, #196]	@ (800842c <__mdiff+0x120>)
 8008366:	f240 2145 	movw	r1, #581	@ 0x245
 800836a:	e7e3      	b.n	8008334 <__mdiff+0x28>
 800836c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008370:	6926      	ldr	r6, [r4, #16]
 8008372:	60c5      	str	r5, [r0, #12]
 8008374:	f109 0310 	add.w	r3, r9, #16
 8008378:	f109 0514 	add.w	r5, r9, #20
 800837c:	f104 0e14 	add.w	lr, r4, #20
 8008380:	f100 0b14 	add.w	fp, r0, #20
 8008384:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008388:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800838c:	9301      	str	r3, [sp, #4]
 800838e:	46d9      	mov	r9, fp
 8008390:	f04f 0c00 	mov.w	ip, #0
 8008394:	9b01      	ldr	r3, [sp, #4]
 8008396:	f85e 0b04 	ldr.w	r0, [lr], #4
 800839a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800839e:	9301      	str	r3, [sp, #4]
 80083a0:	fa1f f38a 	uxth.w	r3, sl
 80083a4:	4619      	mov	r1, r3
 80083a6:	b283      	uxth	r3, r0
 80083a8:	1acb      	subs	r3, r1, r3
 80083aa:	0c00      	lsrs	r0, r0, #16
 80083ac:	4463      	add	r3, ip
 80083ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80083b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80083bc:	4576      	cmp	r6, lr
 80083be:	f849 3b04 	str.w	r3, [r9], #4
 80083c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083c6:	d8e5      	bhi.n	8008394 <__mdiff+0x88>
 80083c8:	1b33      	subs	r3, r6, r4
 80083ca:	3b15      	subs	r3, #21
 80083cc:	f023 0303 	bic.w	r3, r3, #3
 80083d0:	3415      	adds	r4, #21
 80083d2:	3304      	adds	r3, #4
 80083d4:	42a6      	cmp	r6, r4
 80083d6:	bf38      	it	cc
 80083d8:	2304      	movcc	r3, #4
 80083da:	441d      	add	r5, r3
 80083dc:	445b      	add	r3, fp
 80083de:	461e      	mov	r6, r3
 80083e0:	462c      	mov	r4, r5
 80083e2:	4544      	cmp	r4, r8
 80083e4:	d30e      	bcc.n	8008404 <__mdiff+0xf8>
 80083e6:	f108 0103 	add.w	r1, r8, #3
 80083ea:	1b49      	subs	r1, r1, r5
 80083ec:	f021 0103 	bic.w	r1, r1, #3
 80083f0:	3d03      	subs	r5, #3
 80083f2:	45a8      	cmp	r8, r5
 80083f4:	bf38      	it	cc
 80083f6:	2100      	movcc	r1, #0
 80083f8:	440b      	add	r3, r1
 80083fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083fe:	b191      	cbz	r1, 8008426 <__mdiff+0x11a>
 8008400:	6117      	str	r7, [r2, #16]
 8008402:	e79d      	b.n	8008340 <__mdiff+0x34>
 8008404:	f854 1b04 	ldr.w	r1, [r4], #4
 8008408:	46e6      	mov	lr, ip
 800840a:	0c08      	lsrs	r0, r1, #16
 800840c:	fa1c fc81 	uxtah	ip, ip, r1
 8008410:	4471      	add	r1, lr
 8008412:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008416:	b289      	uxth	r1, r1
 8008418:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800841c:	f846 1b04 	str.w	r1, [r6], #4
 8008420:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008424:	e7dd      	b.n	80083e2 <__mdiff+0xd6>
 8008426:	3f01      	subs	r7, #1
 8008428:	e7e7      	b.n	80083fa <__mdiff+0xee>
 800842a:	bf00      	nop
 800842c:	08009bfc 	.word	0x08009bfc
 8008430:	08009c0d 	.word	0x08009c0d

08008434 <__d2b>:
 8008434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008438:	460f      	mov	r7, r1
 800843a:	2101      	movs	r1, #1
 800843c:	ec59 8b10 	vmov	r8, r9, d0
 8008440:	4616      	mov	r6, r2
 8008442:	f7ff fcd5 	bl	8007df0 <_Balloc>
 8008446:	4604      	mov	r4, r0
 8008448:	b930      	cbnz	r0, 8008458 <__d2b+0x24>
 800844a:	4602      	mov	r2, r0
 800844c:	4b23      	ldr	r3, [pc, #140]	@ (80084dc <__d2b+0xa8>)
 800844e:	4824      	ldr	r0, [pc, #144]	@ (80084e0 <__d2b+0xac>)
 8008450:	f240 310f 	movw	r1, #783	@ 0x30f
 8008454:	f000 fa82 	bl	800895c <__assert_func>
 8008458:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800845c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008460:	b10d      	cbz	r5, 8008466 <__d2b+0x32>
 8008462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008466:	9301      	str	r3, [sp, #4]
 8008468:	f1b8 0300 	subs.w	r3, r8, #0
 800846c:	d023      	beq.n	80084b6 <__d2b+0x82>
 800846e:	4668      	mov	r0, sp
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	f7ff fd84 	bl	8007f7e <__lo0bits>
 8008476:	e9dd 1200 	ldrd	r1, r2, [sp]
 800847a:	b1d0      	cbz	r0, 80084b2 <__d2b+0x7e>
 800847c:	f1c0 0320 	rsb	r3, r0, #32
 8008480:	fa02 f303 	lsl.w	r3, r2, r3
 8008484:	430b      	orrs	r3, r1
 8008486:	40c2      	lsrs	r2, r0
 8008488:	6163      	str	r3, [r4, #20]
 800848a:	9201      	str	r2, [sp, #4]
 800848c:	9b01      	ldr	r3, [sp, #4]
 800848e:	61a3      	str	r3, [r4, #24]
 8008490:	2b00      	cmp	r3, #0
 8008492:	bf0c      	ite	eq
 8008494:	2201      	moveq	r2, #1
 8008496:	2202      	movne	r2, #2
 8008498:	6122      	str	r2, [r4, #16]
 800849a:	b1a5      	cbz	r5, 80084c6 <__d2b+0x92>
 800849c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80084a0:	4405      	add	r5, r0
 80084a2:	603d      	str	r5, [r7, #0]
 80084a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80084a8:	6030      	str	r0, [r6, #0]
 80084aa:	4620      	mov	r0, r4
 80084ac:	b003      	add	sp, #12
 80084ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084b2:	6161      	str	r1, [r4, #20]
 80084b4:	e7ea      	b.n	800848c <__d2b+0x58>
 80084b6:	a801      	add	r0, sp, #4
 80084b8:	f7ff fd61 	bl	8007f7e <__lo0bits>
 80084bc:	9b01      	ldr	r3, [sp, #4]
 80084be:	6163      	str	r3, [r4, #20]
 80084c0:	3020      	adds	r0, #32
 80084c2:	2201      	movs	r2, #1
 80084c4:	e7e8      	b.n	8008498 <__d2b+0x64>
 80084c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80084ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80084ce:	6038      	str	r0, [r7, #0]
 80084d0:	6918      	ldr	r0, [r3, #16]
 80084d2:	f7ff fd35 	bl	8007f40 <__hi0bits>
 80084d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084da:	e7e5      	b.n	80084a8 <__d2b+0x74>
 80084dc:	08009bfc 	.word	0x08009bfc
 80084e0:	08009c0d 	.word	0x08009c0d

080084e4 <__ssputs_r>:
 80084e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e8:	688e      	ldr	r6, [r1, #8]
 80084ea:	461f      	mov	r7, r3
 80084ec:	42be      	cmp	r6, r7
 80084ee:	680b      	ldr	r3, [r1, #0]
 80084f0:	4682      	mov	sl, r0
 80084f2:	460c      	mov	r4, r1
 80084f4:	4690      	mov	r8, r2
 80084f6:	d82d      	bhi.n	8008554 <__ssputs_r+0x70>
 80084f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008500:	d026      	beq.n	8008550 <__ssputs_r+0x6c>
 8008502:	6965      	ldr	r5, [r4, #20]
 8008504:	6909      	ldr	r1, [r1, #16]
 8008506:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800850a:	eba3 0901 	sub.w	r9, r3, r1
 800850e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008512:	1c7b      	adds	r3, r7, #1
 8008514:	444b      	add	r3, r9
 8008516:	106d      	asrs	r5, r5, #1
 8008518:	429d      	cmp	r5, r3
 800851a:	bf38      	it	cc
 800851c:	461d      	movcc	r5, r3
 800851e:	0553      	lsls	r3, r2, #21
 8008520:	d527      	bpl.n	8008572 <__ssputs_r+0x8e>
 8008522:	4629      	mov	r1, r5
 8008524:	f7ff fbd8 	bl	8007cd8 <_malloc_r>
 8008528:	4606      	mov	r6, r0
 800852a:	b360      	cbz	r0, 8008586 <__ssputs_r+0xa2>
 800852c:	6921      	ldr	r1, [r4, #16]
 800852e:	464a      	mov	r2, r9
 8008530:	f000 fa06 	bl	8008940 <memcpy>
 8008534:	89a3      	ldrh	r3, [r4, #12]
 8008536:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800853a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800853e:	81a3      	strh	r3, [r4, #12]
 8008540:	6126      	str	r6, [r4, #16]
 8008542:	6165      	str	r5, [r4, #20]
 8008544:	444e      	add	r6, r9
 8008546:	eba5 0509 	sub.w	r5, r5, r9
 800854a:	6026      	str	r6, [r4, #0]
 800854c:	60a5      	str	r5, [r4, #8]
 800854e:	463e      	mov	r6, r7
 8008550:	42be      	cmp	r6, r7
 8008552:	d900      	bls.n	8008556 <__ssputs_r+0x72>
 8008554:	463e      	mov	r6, r7
 8008556:	6820      	ldr	r0, [r4, #0]
 8008558:	4632      	mov	r2, r6
 800855a:	4641      	mov	r1, r8
 800855c:	f000 f9c6 	bl	80088ec <memmove>
 8008560:	68a3      	ldr	r3, [r4, #8]
 8008562:	1b9b      	subs	r3, r3, r6
 8008564:	60a3      	str	r3, [r4, #8]
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	4433      	add	r3, r6
 800856a:	6023      	str	r3, [r4, #0]
 800856c:	2000      	movs	r0, #0
 800856e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008572:	462a      	mov	r2, r5
 8008574:	f000 fa36 	bl	80089e4 <_realloc_r>
 8008578:	4606      	mov	r6, r0
 800857a:	2800      	cmp	r0, #0
 800857c:	d1e0      	bne.n	8008540 <__ssputs_r+0x5c>
 800857e:	6921      	ldr	r1, [r4, #16]
 8008580:	4650      	mov	r0, sl
 8008582:	f7ff fb35 	bl	8007bf0 <_free_r>
 8008586:	230c      	movs	r3, #12
 8008588:	f8ca 3000 	str.w	r3, [sl]
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008592:	81a3      	strh	r3, [r4, #12]
 8008594:	f04f 30ff 	mov.w	r0, #4294967295
 8008598:	e7e9      	b.n	800856e <__ssputs_r+0x8a>
	...

0800859c <_svfiprintf_r>:
 800859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	4698      	mov	r8, r3
 80085a2:	898b      	ldrh	r3, [r1, #12]
 80085a4:	061b      	lsls	r3, r3, #24
 80085a6:	b09d      	sub	sp, #116	@ 0x74
 80085a8:	4607      	mov	r7, r0
 80085aa:	460d      	mov	r5, r1
 80085ac:	4614      	mov	r4, r2
 80085ae:	d510      	bpl.n	80085d2 <_svfiprintf_r+0x36>
 80085b0:	690b      	ldr	r3, [r1, #16]
 80085b2:	b973      	cbnz	r3, 80085d2 <_svfiprintf_r+0x36>
 80085b4:	2140      	movs	r1, #64	@ 0x40
 80085b6:	f7ff fb8f 	bl	8007cd8 <_malloc_r>
 80085ba:	6028      	str	r0, [r5, #0]
 80085bc:	6128      	str	r0, [r5, #16]
 80085be:	b930      	cbnz	r0, 80085ce <_svfiprintf_r+0x32>
 80085c0:	230c      	movs	r3, #12
 80085c2:	603b      	str	r3, [r7, #0]
 80085c4:	f04f 30ff 	mov.w	r0, #4294967295
 80085c8:	b01d      	add	sp, #116	@ 0x74
 80085ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ce:	2340      	movs	r3, #64	@ 0x40
 80085d0:	616b      	str	r3, [r5, #20]
 80085d2:	2300      	movs	r3, #0
 80085d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80085d6:	2320      	movs	r3, #32
 80085d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80085e0:	2330      	movs	r3, #48	@ 0x30
 80085e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008780 <_svfiprintf_r+0x1e4>
 80085e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085ea:	f04f 0901 	mov.w	r9, #1
 80085ee:	4623      	mov	r3, r4
 80085f0:	469a      	mov	sl, r3
 80085f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085f6:	b10a      	cbz	r2, 80085fc <_svfiprintf_r+0x60>
 80085f8:	2a25      	cmp	r2, #37	@ 0x25
 80085fa:	d1f9      	bne.n	80085f0 <_svfiprintf_r+0x54>
 80085fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008600:	d00b      	beq.n	800861a <_svfiprintf_r+0x7e>
 8008602:	465b      	mov	r3, fp
 8008604:	4622      	mov	r2, r4
 8008606:	4629      	mov	r1, r5
 8008608:	4638      	mov	r0, r7
 800860a:	f7ff ff6b 	bl	80084e4 <__ssputs_r>
 800860e:	3001      	adds	r0, #1
 8008610:	f000 80a7 	beq.w	8008762 <_svfiprintf_r+0x1c6>
 8008614:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008616:	445a      	add	r2, fp
 8008618:	9209      	str	r2, [sp, #36]	@ 0x24
 800861a:	f89a 3000 	ldrb.w	r3, [sl]
 800861e:	2b00      	cmp	r3, #0
 8008620:	f000 809f 	beq.w	8008762 <_svfiprintf_r+0x1c6>
 8008624:	2300      	movs	r3, #0
 8008626:	f04f 32ff 	mov.w	r2, #4294967295
 800862a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800862e:	f10a 0a01 	add.w	sl, sl, #1
 8008632:	9304      	str	r3, [sp, #16]
 8008634:	9307      	str	r3, [sp, #28]
 8008636:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800863a:	931a      	str	r3, [sp, #104]	@ 0x68
 800863c:	4654      	mov	r4, sl
 800863e:	2205      	movs	r2, #5
 8008640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008644:	484e      	ldr	r0, [pc, #312]	@ (8008780 <_svfiprintf_r+0x1e4>)
 8008646:	f7f7 fde3 	bl	8000210 <memchr>
 800864a:	9a04      	ldr	r2, [sp, #16]
 800864c:	b9d8      	cbnz	r0, 8008686 <_svfiprintf_r+0xea>
 800864e:	06d0      	lsls	r0, r2, #27
 8008650:	bf44      	itt	mi
 8008652:	2320      	movmi	r3, #32
 8008654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008658:	0711      	lsls	r1, r2, #28
 800865a:	bf44      	itt	mi
 800865c:	232b      	movmi	r3, #43	@ 0x2b
 800865e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008662:	f89a 3000 	ldrb.w	r3, [sl]
 8008666:	2b2a      	cmp	r3, #42	@ 0x2a
 8008668:	d015      	beq.n	8008696 <_svfiprintf_r+0xfa>
 800866a:	9a07      	ldr	r2, [sp, #28]
 800866c:	4654      	mov	r4, sl
 800866e:	2000      	movs	r0, #0
 8008670:	f04f 0c0a 	mov.w	ip, #10
 8008674:	4621      	mov	r1, r4
 8008676:	f811 3b01 	ldrb.w	r3, [r1], #1
 800867a:	3b30      	subs	r3, #48	@ 0x30
 800867c:	2b09      	cmp	r3, #9
 800867e:	d94b      	bls.n	8008718 <_svfiprintf_r+0x17c>
 8008680:	b1b0      	cbz	r0, 80086b0 <_svfiprintf_r+0x114>
 8008682:	9207      	str	r2, [sp, #28]
 8008684:	e014      	b.n	80086b0 <_svfiprintf_r+0x114>
 8008686:	eba0 0308 	sub.w	r3, r0, r8
 800868a:	fa09 f303 	lsl.w	r3, r9, r3
 800868e:	4313      	orrs	r3, r2
 8008690:	9304      	str	r3, [sp, #16]
 8008692:	46a2      	mov	sl, r4
 8008694:	e7d2      	b.n	800863c <_svfiprintf_r+0xa0>
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	1d19      	adds	r1, r3, #4
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	9103      	str	r1, [sp, #12]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bfbb      	ittet	lt
 80086a2:	425b      	neglt	r3, r3
 80086a4:	f042 0202 	orrlt.w	r2, r2, #2
 80086a8:	9307      	strge	r3, [sp, #28]
 80086aa:	9307      	strlt	r3, [sp, #28]
 80086ac:	bfb8      	it	lt
 80086ae:	9204      	strlt	r2, [sp, #16]
 80086b0:	7823      	ldrb	r3, [r4, #0]
 80086b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80086b4:	d10a      	bne.n	80086cc <_svfiprintf_r+0x130>
 80086b6:	7863      	ldrb	r3, [r4, #1]
 80086b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80086ba:	d132      	bne.n	8008722 <_svfiprintf_r+0x186>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	1d1a      	adds	r2, r3, #4
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	9203      	str	r2, [sp, #12]
 80086c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086c8:	3402      	adds	r4, #2
 80086ca:	9305      	str	r3, [sp, #20]
 80086cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008790 <_svfiprintf_r+0x1f4>
 80086d0:	7821      	ldrb	r1, [r4, #0]
 80086d2:	2203      	movs	r2, #3
 80086d4:	4650      	mov	r0, sl
 80086d6:	f7f7 fd9b 	bl	8000210 <memchr>
 80086da:	b138      	cbz	r0, 80086ec <_svfiprintf_r+0x150>
 80086dc:	9b04      	ldr	r3, [sp, #16]
 80086de:	eba0 000a 	sub.w	r0, r0, sl
 80086e2:	2240      	movs	r2, #64	@ 0x40
 80086e4:	4082      	lsls	r2, r0
 80086e6:	4313      	orrs	r3, r2
 80086e8:	3401      	adds	r4, #1
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086f0:	4824      	ldr	r0, [pc, #144]	@ (8008784 <_svfiprintf_r+0x1e8>)
 80086f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086f6:	2206      	movs	r2, #6
 80086f8:	f7f7 fd8a 	bl	8000210 <memchr>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d036      	beq.n	800876e <_svfiprintf_r+0x1d2>
 8008700:	4b21      	ldr	r3, [pc, #132]	@ (8008788 <_svfiprintf_r+0x1ec>)
 8008702:	bb1b      	cbnz	r3, 800874c <_svfiprintf_r+0x1b0>
 8008704:	9b03      	ldr	r3, [sp, #12]
 8008706:	3307      	adds	r3, #7
 8008708:	f023 0307 	bic.w	r3, r3, #7
 800870c:	3308      	adds	r3, #8
 800870e:	9303      	str	r3, [sp, #12]
 8008710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008712:	4433      	add	r3, r6
 8008714:	9309      	str	r3, [sp, #36]	@ 0x24
 8008716:	e76a      	b.n	80085ee <_svfiprintf_r+0x52>
 8008718:	fb0c 3202 	mla	r2, ip, r2, r3
 800871c:	460c      	mov	r4, r1
 800871e:	2001      	movs	r0, #1
 8008720:	e7a8      	b.n	8008674 <_svfiprintf_r+0xd8>
 8008722:	2300      	movs	r3, #0
 8008724:	3401      	adds	r4, #1
 8008726:	9305      	str	r3, [sp, #20]
 8008728:	4619      	mov	r1, r3
 800872a:	f04f 0c0a 	mov.w	ip, #10
 800872e:	4620      	mov	r0, r4
 8008730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008734:	3a30      	subs	r2, #48	@ 0x30
 8008736:	2a09      	cmp	r2, #9
 8008738:	d903      	bls.n	8008742 <_svfiprintf_r+0x1a6>
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0c6      	beq.n	80086cc <_svfiprintf_r+0x130>
 800873e:	9105      	str	r1, [sp, #20]
 8008740:	e7c4      	b.n	80086cc <_svfiprintf_r+0x130>
 8008742:	fb0c 2101 	mla	r1, ip, r1, r2
 8008746:	4604      	mov	r4, r0
 8008748:	2301      	movs	r3, #1
 800874a:	e7f0      	b.n	800872e <_svfiprintf_r+0x192>
 800874c:	ab03      	add	r3, sp, #12
 800874e:	9300      	str	r3, [sp, #0]
 8008750:	462a      	mov	r2, r5
 8008752:	4b0e      	ldr	r3, [pc, #56]	@ (800878c <_svfiprintf_r+0x1f0>)
 8008754:	a904      	add	r1, sp, #16
 8008756:	4638      	mov	r0, r7
 8008758:	f7fd fe74 	bl	8006444 <_printf_float>
 800875c:	1c42      	adds	r2, r0, #1
 800875e:	4606      	mov	r6, r0
 8008760:	d1d6      	bne.n	8008710 <_svfiprintf_r+0x174>
 8008762:	89ab      	ldrh	r3, [r5, #12]
 8008764:	065b      	lsls	r3, r3, #25
 8008766:	f53f af2d 	bmi.w	80085c4 <_svfiprintf_r+0x28>
 800876a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800876c:	e72c      	b.n	80085c8 <_svfiprintf_r+0x2c>
 800876e:	ab03      	add	r3, sp, #12
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	462a      	mov	r2, r5
 8008774:	4b05      	ldr	r3, [pc, #20]	@ (800878c <_svfiprintf_r+0x1f0>)
 8008776:	a904      	add	r1, sp, #16
 8008778:	4638      	mov	r0, r7
 800877a:	f7fe f8fb 	bl	8006974 <_printf_i>
 800877e:	e7ed      	b.n	800875c <_svfiprintf_r+0x1c0>
 8008780:	08009c66 	.word	0x08009c66
 8008784:	08009c70 	.word	0x08009c70
 8008788:	08006445 	.word	0x08006445
 800878c:	080084e5 	.word	0x080084e5
 8008790:	08009c6c 	.word	0x08009c6c

08008794 <__sflush_r>:
 8008794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800879c:	0716      	lsls	r6, r2, #28
 800879e:	4605      	mov	r5, r0
 80087a0:	460c      	mov	r4, r1
 80087a2:	d454      	bmi.n	800884e <__sflush_r+0xba>
 80087a4:	684b      	ldr	r3, [r1, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	dc02      	bgt.n	80087b0 <__sflush_r+0x1c>
 80087aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	dd48      	ble.n	8008842 <__sflush_r+0xae>
 80087b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087b2:	2e00      	cmp	r6, #0
 80087b4:	d045      	beq.n	8008842 <__sflush_r+0xae>
 80087b6:	2300      	movs	r3, #0
 80087b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087bc:	682f      	ldr	r7, [r5, #0]
 80087be:	6a21      	ldr	r1, [r4, #32]
 80087c0:	602b      	str	r3, [r5, #0]
 80087c2:	d030      	beq.n	8008826 <__sflush_r+0x92>
 80087c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	0759      	lsls	r1, r3, #29
 80087ca:	d505      	bpl.n	80087d8 <__sflush_r+0x44>
 80087cc:	6863      	ldr	r3, [r4, #4]
 80087ce:	1ad2      	subs	r2, r2, r3
 80087d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087d2:	b10b      	cbz	r3, 80087d8 <__sflush_r+0x44>
 80087d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80087d6:	1ad2      	subs	r2, r2, r3
 80087d8:	2300      	movs	r3, #0
 80087da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087dc:	6a21      	ldr	r1, [r4, #32]
 80087de:	4628      	mov	r0, r5
 80087e0:	47b0      	blx	r6
 80087e2:	1c43      	adds	r3, r0, #1
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	d106      	bne.n	80087f6 <__sflush_r+0x62>
 80087e8:	6829      	ldr	r1, [r5, #0]
 80087ea:	291d      	cmp	r1, #29
 80087ec:	d82b      	bhi.n	8008846 <__sflush_r+0xb2>
 80087ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008898 <__sflush_r+0x104>)
 80087f0:	40ca      	lsrs	r2, r1
 80087f2:	07d6      	lsls	r6, r2, #31
 80087f4:	d527      	bpl.n	8008846 <__sflush_r+0xb2>
 80087f6:	2200      	movs	r2, #0
 80087f8:	6062      	str	r2, [r4, #4]
 80087fa:	04d9      	lsls	r1, r3, #19
 80087fc:	6922      	ldr	r2, [r4, #16]
 80087fe:	6022      	str	r2, [r4, #0]
 8008800:	d504      	bpl.n	800880c <__sflush_r+0x78>
 8008802:	1c42      	adds	r2, r0, #1
 8008804:	d101      	bne.n	800880a <__sflush_r+0x76>
 8008806:	682b      	ldr	r3, [r5, #0]
 8008808:	b903      	cbnz	r3, 800880c <__sflush_r+0x78>
 800880a:	6560      	str	r0, [r4, #84]	@ 0x54
 800880c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800880e:	602f      	str	r7, [r5, #0]
 8008810:	b1b9      	cbz	r1, 8008842 <__sflush_r+0xae>
 8008812:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008816:	4299      	cmp	r1, r3
 8008818:	d002      	beq.n	8008820 <__sflush_r+0x8c>
 800881a:	4628      	mov	r0, r5
 800881c:	f7ff f9e8 	bl	8007bf0 <_free_r>
 8008820:	2300      	movs	r3, #0
 8008822:	6363      	str	r3, [r4, #52]	@ 0x34
 8008824:	e00d      	b.n	8008842 <__sflush_r+0xae>
 8008826:	2301      	movs	r3, #1
 8008828:	4628      	mov	r0, r5
 800882a:	47b0      	blx	r6
 800882c:	4602      	mov	r2, r0
 800882e:	1c50      	adds	r0, r2, #1
 8008830:	d1c9      	bne.n	80087c6 <__sflush_r+0x32>
 8008832:	682b      	ldr	r3, [r5, #0]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d0c6      	beq.n	80087c6 <__sflush_r+0x32>
 8008838:	2b1d      	cmp	r3, #29
 800883a:	d001      	beq.n	8008840 <__sflush_r+0xac>
 800883c:	2b16      	cmp	r3, #22
 800883e:	d11e      	bne.n	800887e <__sflush_r+0xea>
 8008840:	602f      	str	r7, [r5, #0]
 8008842:	2000      	movs	r0, #0
 8008844:	e022      	b.n	800888c <__sflush_r+0xf8>
 8008846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800884a:	b21b      	sxth	r3, r3
 800884c:	e01b      	b.n	8008886 <__sflush_r+0xf2>
 800884e:	690f      	ldr	r7, [r1, #16]
 8008850:	2f00      	cmp	r7, #0
 8008852:	d0f6      	beq.n	8008842 <__sflush_r+0xae>
 8008854:	0793      	lsls	r3, r2, #30
 8008856:	680e      	ldr	r6, [r1, #0]
 8008858:	bf08      	it	eq
 800885a:	694b      	ldreq	r3, [r1, #20]
 800885c:	600f      	str	r7, [r1, #0]
 800885e:	bf18      	it	ne
 8008860:	2300      	movne	r3, #0
 8008862:	eba6 0807 	sub.w	r8, r6, r7
 8008866:	608b      	str	r3, [r1, #8]
 8008868:	f1b8 0f00 	cmp.w	r8, #0
 800886c:	dde9      	ble.n	8008842 <__sflush_r+0xae>
 800886e:	6a21      	ldr	r1, [r4, #32]
 8008870:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008872:	4643      	mov	r3, r8
 8008874:	463a      	mov	r2, r7
 8008876:	4628      	mov	r0, r5
 8008878:	47b0      	blx	r6
 800887a:	2800      	cmp	r0, #0
 800887c:	dc08      	bgt.n	8008890 <__sflush_r+0xfc>
 800887e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008890:	4407      	add	r7, r0
 8008892:	eba8 0800 	sub.w	r8, r8, r0
 8008896:	e7e7      	b.n	8008868 <__sflush_r+0xd4>
 8008898:	20400001 	.word	0x20400001

0800889c <_fflush_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	690b      	ldr	r3, [r1, #16]
 80088a0:	4605      	mov	r5, r0
 80088a2:	460c      	mov	r4, r1
 80088a4:	b913      	cbnz	r3, 80088ac <_fflush_r+0x10>
 80088a6:	2500      	movs	r5, #0
 80088a8:	4628      	mov	r0, r5
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	b118      	cbz	r0, 80088b6 <_fflush_r+0x1a>
 80088ae:	6a03      	ldr	r3, [r0, #32]
 80088b0:	b90b      	cbnz	r3, 80088b6 <_fflush_r+0x1a>
 80088b2:	f7fe fa09 	bl	8006cc8 <__sinit>
 80088b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d0f3      	beq.n	80088a6 <_fflush_r+0xa>
 80088be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088c0:	07d0      	lsls	r0, r2, #31
 80088c2:	d404      	bmi.n	80088ce <_fflush_r+0x32>
 80088c4:	0599      	lsls	r1, r3, #22
 80088c6:	d402      	bmi.n	80088ce <_fflush_r+0x32>
 80088c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ca:	f7fe fb36 	bl	8006f3a <__retarget_lock_acquire_recursive>
 80088ce:	4628      	mov	r0, r5
 80088d0:	4621      	mov	r1, r4
 80088d2:	f7ff ff5f 	bl	8008794 <__sflush_r>
 80088d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088d8:	07da      	lsls	r2, r3, #31
 80088da:	4605      	mov	r5, r0
 80088dc:	d4e4      	bmi.n	80088a8 <_fflush_r+0xc>
 80088de:	89a3      	ldrh	r3, [r4, #12]
 80088e0:	059b      	lsls	r3, r3, #22
 80088e2:	d4e1      	bmi.n	80088a8 <_fflush_r+0xc>
 80088e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088e6:	f7fe fb29 	bl	8006f3c <__retarget_lock_release_recursive>
 80088ea:	e7dd      	b.n	80088a8 <_fflush_r+0xc>

080088ec <memmove>:
 80088ec:	4288      	cmp	r0, r1
 80088ee:	b510      	push	{r4, lr}
 80088f0:	eb01 0402 	add.w	r4, r1, r2
 80088f4:	d902      	bls.n	80088fc <memmove+0x10>
 80088f6:	4284      	cmp	r4, r0
 80088f8:	4623      	mov	r3, r4
 80088fa:	d807      	bhi.n	800890c <memmove+0x20>
 80088fc:	1e43      	subs	r3, r0, #1
 80088fe:	42a1      	cmp	r1, r4
 8008900:	d008      	beq.n	8008914 <memmove+0x28>
 8008902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008906:	f803 2f01 	strb.w	r2, [r3, #1]!
 800890a:	e7f8      	b.n	80088fe <memmove+0x12>
 800890c:	4402      	add	r2, r0
 800890e:	4601      	mov	r1, r0
 8008910:	428a      	cmp	r2, r1
 8008912:	d100      	bne.n	8008916 <memmove+0x2a>
 8008914:	bd10      	pop	{r4, pc}
 8008916:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800891a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800891e:	e7f7      	b.n	8008910 <memmove+0x24>

08008920 <_sbrk_r>:
 8008920:	b538      	push	{r3, r4, r5, lr}
 8008922:	4d06      	ldr	r5, [pc, #24]	@ (800893c <_sbrk_r+0x1c>)
 8008924:	2300      	movs	r3, #0
 8008926:	4604      	mov	r4, r0
 8008928:	4608      	mov	r0, r1
 800892a:	602b      	str	r3, [r5, #0]
 800892c:	f7f9 fdee 	bl	800250c <_sbrk>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	d102      	bne.n	800893a <_sbrk_r+0x1a>
 8008934:	682b      	ldr	r3, [r5, #0]
 8008936:	b103      	cbz	r3, 800893a <_sbrk_r+0x1a>
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	bd38      	pop	{r3, r4, r5, pc}
 800893c:	2000062c 	.word	0x2000062c

08008940 <memcpy>:
 8008940:	440a      	add	r2, r1
 8008942:	4291      	cmp	r1, r2
 8008944:	f100 33ff 	add.w	r3, r0, #4294967295
 8008948:	d100      	bne.n	800894c <memcpy+0xc>
 800894a:	4770      	bx	lr
 800894c:	b510      	push	{r4, lr}
 800894e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008952:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008956:	4291      	cmp	r1, r2
 8008958:	d1f9      	bne.n	800894e <memcpy+0xe>
 800895a:	bd10      	pop	{r4, pc}

0800895c <__assert_func>:
 800895c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800895e:	4614      	mov	r4, r2
 8008960:	461a      	mov	r2, r3
 8008962:	4b09      	ldr	r3, [pc, #36]	@ (8008988 <__assert_func+0x2c>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4605      	mov	r5, r0
 8008968:	68d8      	ldr	r0, [r3, #12]
 800896a:	b14c      	cbz	r4, 8008980 <__assert_func+0x24>
 800896c:	4b07      	ldr	r3, [pc, #28]	@ (800898c <__assert_func+0x30>)
 800896e:	9100      	str	r1, [sp, #0]
 8008970:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008974:	4906      	ldr	r1, [pc, #24]	@ (8008990 <__assert_func+0x34>)
 8008976:	462b      	mov	r3, r5
 8008978:	f000 f870 	bl	8008a5c <fiprintf>
 800897c:	f000 f880 	bl	8008a80 <abort>
 8008980:	4b04      	ldr	r3, [pc, #16]	@ (8008994 <__assert_func+0x38>)
 8008982:	461c      	mov	r4, r3
 8008984:	e7f3      	b.n	800896e <__assert_func+0x12>
 8008986:	bf00      	nop
 8008988:	20000018 	.word	0x20000018
 800898c:	08009c81 	.word	0x08009c81
 8008990:	08009c8e 	.word	0x08009c8e
 8008994:	08009cbc 	.word	0x08009cbc

08008998 <_calloc_r>:
 8008998:	b570      	push	{r4, r5, r6, lr}
 800899a:	fba1 5402 	umull	r5, r4, r1, r2
 800899e:	b934      	cbnz	r4, 80089ae <_calloc_r+0x16>
 80089a0:	4629      	mov	r1, r5
 80089a2:	f7ff f999 	bl	8007cd8 <_malloc_r>
 80089a6:	4606      	mov	r6, r0
 80089a8:	b928      	cbnz	r0, 80089b6 <_calloc_r+0x1e>
 80089aa:	4630      	mov	r0, r6
 80089ac:	bd70      	pop	{r4, r5, r6, pc}
 80089ae:	220c      	movs	r2, #12
 80089b0:	6002      	str	r2, [r0, #0]
 80089b2:	2600      	movs	r6, #0
 80089b4:	e7f9      	b.n	80089aa <_calloc_r+0x12>
 80089b6:	462a      	mov	r2, r5
 80089b8:	4621      	mov	r1, r4
 80089ba:	f7fe fa41 	bl	8006e40 <memset>
 80089be:	e7f4      	b.n	80089aa <_calloc_r+0x12>

080089c0 <__ascii_mbtowc>:
 80089c0:	b082      	sub	sp, #8
 80089c2:	b901      	cbnz	r1, 80089c6 <__ascii_mbtowc+0x6>
 80089c4:	a901      	add	r1, sp, #4
 80089c6:	b142      	cbz	r2, 80089da <__ascii_mbtowc+0x1a>
 80089c8:	b14b      	cbz	r3, 80089de <__ascii_mbtowc+0x1e>
 80089ca:	7813      	ldrb	r3, [r2, #0]
 80089cc:	600b      	str	r3, [r1, #0]
 80089ce:	7812      	ldrb	r2, [r2, #0]
 80089d0:	1e10      	subs	r0, r2, #0
 80089d2:	bf18      	it	ne
 80089d4:	2001      	movne	r0, #1
 80089d6:	b002      	add	sp, #8
 80089d8:	4770      	bx	lr
 80089da:	4610      	mov	r0, r2
 80089dc:	e7fb      	b.n	80089d6 <__ascii_mbtowc+0x16>
 80089de:	f06f 0001 	mvn.w	r0, #1
 80089e2:	e7f8      	b.n	80089d6 <__ascii_mbtowc+0x16>

080089e4 <_realloc_r>:
 80089e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e8:	4607      	mov	r7, r0
 80089ea:	4614      	mov	r4, r2
 80089ec:	460d      	mov	r5, r1
 80089ee:	b921      	cbnz	r1, 80089fa <_realloc_r+0x16>
 80089f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089f4:	4611      	mov	r1, r2
 80089f6:	f7ff b96f 	b.w	8007cd8 <_malloc_r>
 80089fa:	b92a      	cbnz	r2, 8008a08 <_realloc_r+0x24>
 80089fc:	f7ff f8f8 	bl	8007bf0 <_free_r>
 8008a00:	4625      	mov	r5, r4
 8008a02:	4628      	mov	r0, r5
 8008a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a08:	f000 f841 	bl	8008a8e <_malloc_usable_size_r>
 8008a0c:	4284      	cmp	r4, r0
 8008a0e:	4606      	mov	r6, r0
 8008a10:	d802      	bhi.n	8008a18 <_realloc_r+0x34>
 8008a12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a16:	d8f4      	bhi.n	8008a02 <_realloc_r+0x1e>
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	f7ff f95c 	bl	8007cd8 <_malloc_r>
 8008a20:	4680      	mov	r8, r0
 8008a22:	b908      	cbnz	r0, 8008a28 <_realloc_r+0x44>
 8008a24:	4645      	mov	r5, r8
 8008a26:	e7ec      	b.n	8008a02 <_realloc_r+0x1e>
 8008a28:	42b4      	cmp	r4, r6
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	4629      	mov	r1, r5
 8008a2e:	bf28      	it	cs
 8008a30:	4632      	movcs	r2, r6
 8008a32:	f7ff ff85 	bl	8008940 <memcpy>
 8008a36:	4629      	mov	r1, r5
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7ff f8d9 	bl	8007bf0 <_free_r>
 8008a3e:	e7f1      	b.n	8008a24 <_realloc_r+0x40>

08008a40 <__ascii_wctomb>:
 8008a40:	4603      	mov	r3, r0
 8008a42:	4608      	mov	r0, r1
 8008a44:	b141      	cbz	r1, 8008a58 <__ascii_wctomb+0x18>
 8008a46:	2aff      	cmp	r2, #255	@ 0xff
 8008a48:	d904      	bls.n	8008a54 <__ascii_wctomb+0x14>
 8008a4a:	228a      	movs	r2, #138	@ 0x8a
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a52:	4770      	bx	lr
 8008a54:	700a      	strb	r2, [r1, #0]
 8008a56:	2001      	movs	r0, #1
 8008a58:	4770      	bx	lr
	...

08008a5c <fiprintf>:
 8008a5c:	b40e      	push	{r1, r2, r3}
 8008a5e:	b503      	push	{r0, r1, lr}
 8008a60:	4601      	mov	r1, r0
 8008a62:	ab03      	add	r3, sp, #12
 8008a64:	4805      	ldr	r0, [pc, #20]	@ (8008a7c <fiprintf+0x20>)
 8008a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a6a:	6800      	ldr	r0, [r0, #0]
 8008a6c:	9301      	str	r3, [sp, #4]
 8008a6e:	f000 f83f 	bl	8008af0 <_vfiprintf_r>
 8008a72:	b002      	add	sp, #8
 8008a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a78:	b003      	add	sp, #12
 8008a7a:	4770      	bx	lr
 8008a7c:	20000018 	.word	0x20000018

08008a80 <abort>:
 8008a80:	b508      	push	{r3, lr}
 8008a82:	2006      	movs	r0, #6
 8008a84:	f000 fa08 	bl	8008e98 <raise>
 8008a88:	2001      	movs	r0, #1
 8008a8a:	f7f9 fcc7 	bl	800241c <_exit>

08008a8e <_malloc_usable_size_r>:
 8008a8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a92:	1f18      	subs	r0, r3, #4
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	bfbc      	itt	lt
 8008a98:	580b      	ldrlt	r3, [r1, r0]
 8008a9a:	18c0      	addlt	r0, r0, r3
 8008a9c:	4770      	bx	lr

08008a9e <__sfputc_r>:
 8008a9e:	6893      	ldr	r3, [r2, #8]
 8008aa0:	3b01      	subs	r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	b410      	push	{r4}
 8008aa6:	6093      	str	r3, [r2, #8]
 8008aa8:	da08      	bge.n	8008abc <__sfputc_r+0x1e>
 8008aaa:	6994      	ldr	r4, [r2, #24]
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	db01      	blt.n	8008ab4 <__sfputc_r+0x16>
 8008ab0:	290a      	cmp	r1, #10
 8008ab2:	d103      	bne.n	8008abc <__sfputc_r+0x1e>
 8008ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ab8:	f000 b932 	b.w	8008d20 <__swbuf_r>
 8008abc:	6813      	ldr	r3, [r2, #0]
 8008abe:	1c58      	adds	r0, r3, #1
 8008ac0:	6010      	str	r0, [r2, #0]
 8008ac2:	7019      	strb	r1, [r3, #0]
 8008ac4:	4608      	mov	r0, r1
 8008ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <__sfputs_r>:
 8008acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ace:	4606      	mov	r6, r0
 8008ad0:	460f      	mov	r7, r1
 8008ad2:	4614      	mov	r4, r2
 8008ad4:	18d5      	adds	r5, r2, r3
 8008ad6:	42ac      	cmp	r4, r5
 8008ad8:	d101      	bne.n	8008ade <__sfputs_r+0x12>
 8008ada:	2000      	movs	r0, #0
 8008adc:	e007      	b.n	8008aee <__sfputs_r+0x22>
 8008ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae2:	463a      	mov	r2, r7
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	f7ff ffda 	bl	8008a9e <__sfputc_r>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	d1f3      	bne.n	8008ad6 <__sfputs_r+0xa>
 8008aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008af0 <_vfiprintf_r>:
 8008af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af4:	460d      	mov	r5, r1
 8008af6:	b09d      	sub	sp, #116	@ 0x74
 8008af8:	4614      	mov	r4, r2
 8008afa:	4698      	mov	r8, r3
 8008afc:	4606      	mov	r6, r0
 8008afe:	b118      	cbz	r0, 8008b08 <_vfiprintf_r+0x18>
 8008b00:	6a03      	ldr	r3, [r0, #32]
 8008b02:	b90b      	cbnz	r3, 8008b08 <_vfiprintf_r+0x18>
 8008b04:	f7fe f8e0 	bl	8006cc8 <__sinit>
 8008b08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b0a:	07d9      	lsls	r1, r3, #31
 8008b0c:	d405      	bmi.n	8008b1a <_vfiprintf_r+0x2a>
 8008b0e:	89ab      	ldrh	r3, [r5, #12]
 8008b10:	059a      	lsls	r2, r3, #22
 8008b12:	d402      	bmi.n	8008b1a <_vfiprintf_r+0x2a>
 8008b14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b16:	f7fe fa10 	bl	8006f3a <__retarget_lock_acquire_recursive>
 8008b1a:	89ab      	ldrh	r3, [r5, #12]
 8008b1c:	071b      	lsls	r3, r3, #28
 8008b1e:	d501      	bpl.n	8008b24 <_vfiprintf_r+0x34>
 8008b20:	692b      	ldr	r3, [r5, #16]
 8008b22:	b99b      	cbnz	r3, 8008b4c <_vfiprintf_r+0x5c>
 8008b24:	4629      	mov	r1, r5
 8008b26:	4630      	mov	r0, r6
 8008b28:	f000 f938 	bl	8008d9c <__swsetup_r>
 8008b2c:	b170      	cbz	r0, 8008b4c <_vfiprintf_r+0x5c>
 8008b2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b30:	07dc      	lsls	r4, r3, #31
 8008b32:	d504      	bpl.n	8008b3e <_vfiprintf_r+0x4e>
 8008b34:	f04f 30ff 	mov.w	r0, #4294967295
 8008b38:	b01d      	add	sp, #116	@ 0x74
 8008b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3e:	89ab      	ldrh	r3, [r5, #12]
 8008b40:	0598      	lsls	r0, r3, #22
 8008b42:	d4f7      	bmi.n	8008b34 <_vfiprintf_r+0x44>
 8008b44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b46:	f7fe f9f9 	bl	8006f3c <__retarget_lock_release_recursive>
 8008b4a:	e7f3      	b.n	8008b34 <_vfiprintf_r+0x44>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b50:	2320      	movs	r3, #32
 8008b52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b56:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b5a:	2330      	movs	r3, #48	@ 0x30
 8008b5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d0c <_vfiprintf_r+0x21c>
 8008b60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b64:	f04f 0901 	mov.w	r9, #1
 8008b68:	4623      	mov	r3, r4
 8008b6a:	469a      	mov	sl, r3
 8008b6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b70:	b10a      	cbz	r2, 8008b76 <_vfiprintf_r+0x86>
 8008b72:	2a25      	cmp	r2, #37	@ 0x25
 8008b74:	d1f9      	bne.n	8008b6a <_vfiprintf_r+0x7a>
 8008b76:	ebba 0b04 	subs.w	fp, sl, r4
 8008b7a:	d00b      	beq.n	8008b94 <_vfiprintf_r+0xa4>
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	4622      	mov	r2, r4
 8008b80:	4629      	mov	r1, r5
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7ff ffa2 	bl	8008acc <__sfputs_r>
 8008b88:	3001      	adds	r0, #1
 8008b8a:	f000 80a7 	beq.w	8008cdc <_vfiprintf_r+0x1ec>
 8008b8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b90:	445a      	add	r2, fp
 8008b92:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b94:	f89a 3000 	ldrb.w	r3, [sl]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f000 809f 	beq.w	8008cdc <_vfiprintf_r+0x1ec>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ba8:	f10a 0a01 	add.w	sl, sl, #1
 8008bac:	9304      	str	r3, [sp, #16]
 8008bae:	9307      	str	r3, [sp, #28]
 8008bb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008bb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008bb6:	4654      	mov	r4, sl
 8008bb8:	2205      	movs	r2, #5
 8008bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bbe:	4853      	ldr	r0, [pc, #332]	@ (8008d0c <_vfiprintf_r+0x21c>)
 8008bc0:	f7f7 fb26 	bl	8000210 <memchr>
 8008bc4:	9a04      	ldr	r2, [sp, #16]
 8008bc6:	b9d8      	cbnz	r0, 8008c00 <_vfiprintf_r+0x110>
 8008bc8:	06d1      	lsls	r1, r2, #27
 8008bca:	bf44      	itt	mi
 8008bcc:	2320      	movmi	r3, #32
 8008bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bd2:	0713      	lsls	r3, r2, #28
 8008bd4:	bf44      	itt	mi
 8008bd6:	232b      	movmi	r3, #43	@ 0x2b
 8008bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008be0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008be2:	d015      	beq.n	8008c10 <_vfiprintf_r+0x120>
 8008be4:	9a07      	ldr	r2, [sp, #28]
 8008be6:	4654      	mov	r4, sl
 8008be8:	2000      	movs	r0, #0
 8008bea:	f04f 0c0a 	mov.w	ip, #10
 8008bee:	4621      	mov	r1, r4
 8008bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bf4:	3b30      	subs	r3, #48	@ 0x30
 8008bf6:	2b09      	cmp	r3, #9
 8008bf8:	d94b      	bls.n	8008c92 <_vfiprintf_r+0x1a2>
 8008bfa:	b1b0      	cbz	r0, 8008c2a <_vfiprintf_r+0x13a>
 8008bfc:	9207      	str	r2, [sp, #28]
 8008bfe:	e014      	b.n	8008c2a <_vfiprintf_r+0x13a>
 8008c00:	eba0 0308 	sub.w	r3, r0, r8
 8008c04:	fa09 f303 	lsl.w	r3, r9, r3
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	9304      	str	r3, [sp, #16]
 8008c0c:	46a2      	mov	sl, r4
 8008c0e:	e7d2      	b.n	8008bb6 <_vfiprintf_r+0xc6>
 8008c10:	9b03      	ldr	r3, [sp, #12]
 8008c12:	1d19      	adds	r1, r3, #4
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	9103      	str	r1, [sp, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	bfbb      	ittet	lt
 8008c1c:	425b      	neglt	r3, r3
 8008c1e:	f042 0202 	orrlt.w	r2, r2, #2
 8008c22:	9307      	strge	r3, [sp, #28]
 8008c24:	9307      	strlt	r3, [sp, #28]
 8008c26:	bfb8      	it	lt
 8008c28:	9204      	strlt	r2, [sp, #16]
 8008c2a:	7823      	ldrb	r3, [r4, #0]
 8008c2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c2e:	d10a      	bne.n	8008c46 <_vfiprintf_r+0x156>
 8008c30:	7863      	ldrb	r3, [r4, #1]
 8008c32:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c34:	d132      	bne.n	8008c9c <_vfiprintf_r+0x1ac>
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	1d1a      	adds	r2, r3, #4
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	9203      	str	r2, [sp, #12]
 8008c3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c42:	3402      	adds	r4, #2
 8008c44:	9305      	str	r3, [sp, #20]
 8008c46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d1c <_vfiprintf_r+0x22c>
 8008c4a:	7821      	ldrb	r1, [r4, #0]
 8008c4c:	2203      	movs	r2, #3
 8008c4e:	4650      	mov	r0, sl
 8008c50:	f7f7 fade 	bl	8000210 <memchr>
 8008c54:	b138      	cbz	r0, 8008c66 <_vfiprintf_r+0x176>
 8008c56:	9b04      	ldr	r3, [sp, #16]
 8008c58:	eba0 000a 	sub.w	r0, r0, sl
 8008c5c:	2240      	movs	r2, #64	@ 0x40
 8008c5e:	4082      	lsls	r2, r0
 8008c60:	4313      	orrs	r3, r2
 8008c62:	3401      	adds	r4, #1
 8008c64:	9304      	str	r3, [sp, #16]
 8008c66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c6a:	4829      	ldr	r0, [pc, #164]	@ (8008d10 <_vfiprintf_r+0x220>)
 8008c6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c70:	2206      	movs	r2, #6
 8008c72:	f7f7 facd 	bl	8000210 <memchr>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	d03f      	beq.n	8008cfa <_vfiprintf_r+0x20a>
 8008c7a:	4b26      	ldr	r3, [pc, #152]	@ (8008d14 <_vfiprintf_r+0x224>)
 8008c7c:	bb1b      	cbnz	r3, 8008cc6 <_vfiprintf_r+0x1d6>
 8008c7e:	9b03      	ldr	r3, [sp, #12]
 8008c80:	3307      	adds	r3, #7
 8008c82:	f023 0307 	bic.w	r3, r3, #7
 8008c86:	3308      	adds	r3, #8
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c8c:	443b      	add	r3, r7
 8008c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c90:	e76a      	b.n	8008b68 <_vfiprintf_r+0x78>
 8008c92:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c96:	460c      	mov	r4, r1
 8008c98:	2001      	movs	r0, #1
 8008c9a:	e7a8      	b.n	8008bee <_vfiprintf_r+0xfe>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	3401      	adds	r4, #1
 8008ca0:	9305      	str	r3, [sp, #20]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	f04f 0c0a 	mov.w	ip, #10
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cae:	3a30      	subs	r2, #48	@ 0x30
 8008cb0:	2a09      	cmp	r2, #9
 8008cb2:	d903      	bls.n	8008cbc <_vfiprintf_r+0x1cc>
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d0c6      	beq.n	8008c46 <_vfiprintf_r+0x156>
 8008cb8:	9105      	str	r1, [sp, #20]
 8008cba:	e7c4      	b.n	8008c46 <_vfiprintf_r+0x156>
 8008cbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cc0:	4604      	mov	r4, r0
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e7f0      	b.n	8008ca8 <_vfiprintf_r+0x1b8>
 8008cc6:	ab03      	add	r3, sp, #12
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	462a      	mov	r2, r5
 8008ccc:	4b12      	ldr	r3, [pc, #72]	@ (8008d18 <_vfiprintf_r+0x228>)
 8008cce:	a904      	add	r1, sp, #16
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f7fd fbb7 	bl	8006444 <_printf_float>
 8008cd6:	4607      	mov	r7, r0
 8008cd8:	1c78      	adds	r0, r7, #1
 8008cda:	d1d6      	bne.n	8008c8a <_vfiprintf_r+0x19a>
 8008cdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cde:	07d9      	lsls	r1, r3, #31
 8008ce0:	d405      	bmi.n	8008cee <_vfiprintf_r+0x1fe>
 8008ce2:	89ab      	ldrh	r3, [r5, #12]
 8008ce4:	059a      	lsls	r2, r3, #22
 8008ce6:	d402      	bmi.n	8008cee <_vfiprintf_r+0x1fe>
 8008ce8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cea:	f7fe f927 	bl	8006f3c <__retarget_lock_release_recursive>
 8008cee:	89ab      	ldrh	r3, [r5, #12]
 8008cf0:	065b      	lsls	r3, r3, #25
 8008cf2:	f53f af1f 	bmi.w	8008b34 <_vfiprintf_r+0x44>
 8008cf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cf8:	e71e      	b.n	8008b38 <_vfiprintf_r+0x48>
 8008cfa:	ab03      	add	r3, sp, #12
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	462a      	mov	r2, r5
 8008d00:	4b05      	ldr	r3, [pc, #20]	@ (8008d18 <_vfiprintf_r+0x228>)
 8008d02:	a904      	add	r1, sp, #16
 8008d04:	4630      	mov	r0, r6
 8008d06:	f7fd fe35 	bl	8006974 <_printf_i>
 8008d0a:	e7e4      	b.n	8008cd6 <_vfiprintf_r+0x1e6>
 8008d0c:	08009c66 	.word	0x08009c66
 8008d10:	08009c70 	.word	0x08009c70
 8008d14:	08006445 	.word	0x08006445
 8008d18:	08008acd 	.word	0x08008acd
 8008d1c:	08009c6c 	.word	0x08009c6c

08008d20 <__swbuf_r>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	460e      	mov	r6, r1
 8008d24:	4614      	mov	r4, r2
 8008d26:	4605      	mov	r5, r0
 8008d28:	b118      	cbz	r0, 8008d32 <__swbuf_r+0x12>
 8008d2a:	6a03      	ldr	r3, [r0, #32]
 8008d2c:	b90b      	cbnz	r3, 8008d32 <__swbuf_r+0x12>
 8008d2e:	f7fd ffcb 	bl	8006cc8 <__sinit>
 8008d32:	69a3      	ldr	r3, [r4, #24]
 8008d34:	60a3      	str	r3, [r4, #8]
 8008d36:	89a3      	ldrh	r3, [r4, #12]
 8008d38:	071a      	lsls	r2, r3, #28
 8008d3a:	d501      	bpl.n	8008d40 <__swbuf_r+0x20>
 8008d3c:	6923      	ldr	r3, [r4, #16]
 8008d3e:	b943      	cbnz	r3, 8008d52 <__swbuf_r+0x32>
 8008d40:	4621      	mov	r1, r4
 8008d42:	4628      	mov	r0, r5
 8008d44:	f000 f82a 	bl	8008d9c <__swsetup_r>
 8008d48:	b118      	cbz	r0, 8008d52 <__swbuf_r+0x32>
 8008d4a:	f04f 37ff 	mov.w	r7, #4294967295
 8008d4e:	4638      	mov	r0, r7
 8008d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	6922      	ldr	r2, [r4, #16]
 8008d56:	1a98      	subs	r0, r3, r2
 8008d58:	6963      	ldr	r3, [r4, #20]
 8008d5a:	b2f6      	uxtb	r6, r6
 8008d5c:	4283      	cmp	r3, r0
 8008d5e:	4637      	mov	r7, r6
 8008d60:	dc05      	bgt.n	8008d6e <__swbuf_r+0x4e>
 8008d62:	4621      	mov	r1, r4
 8008d64:	4628      	mov	r0, r5
 8008d66:	f7ff fd99 	bl	800889c <_fflush_r>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	d1ed      	bne.n	8008d4a <__swbuf_r+0x2a>
 8008d6e:	68a3      	ldr	r3, [r4, #8]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	60a3      	str	r3, [r4, #8]
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	1c5a      	adds	r2, r3, #1
 8008d78:	6022      	str	r2, [r4, #0]
 8008d7a:	701e      	strb	r6, [r3, #0]
 8008d7c:	6962      	ldr	r2, [r4, #20]
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d004      	beq.n	8008d8e <__swbuf_r+0x6e>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	07db      	lsls	r3, r3, #31
 8008d88:	d5e1      	bpl.n	8008d4e <__swbuf_r+0x2e>
 8008d8a:	2e0a      	cmp	r6, #10
 8008d8c:	d1df      	bne.n	8008d4e <__swbuf_r+0x2e>
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f7ff fd83 	bl	800889c <_fflush_r>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d0d9      	beq.n	8008d4e <__swbuf_r+0x2e>
 8008d9a:	e7d6      	b.n	8008d4a <__swbuf_r+0x2a>

08008d9c <__swsetup_r>:
 8008d9c:	b538      	push	{r3, r4, r5, lr}
 8008d9e:	4b29      	ldr	r3, [pc, #164]	@ (8008e44 <__swsetup_r+0xa8>)
 8008da0:	4605      	mov	r5, r0
 8008da2:	6818      	ldr	r0, [r3, #0]
 8008da4:	460c      	mov	r4, r1
 8008da6:	b118      	cbz	r0, 8008db0 <__swsetup_r+0x14>
 8008da8:	6a03      	ldr	r3, [r0, #32]
 8008daa:	b90b      	cbnz	r3, 8008db0 <__swsetup_r+0x14>
 8008dac:	f7fd ff8c 	bl	8006cc8 <__sinit>
 8008db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008db4:	0719      	lsls	r1, r3, #28
 8008db6:	d422      	bmi.n	8008dfe <__swsetup_r+0x62>
 8008db8:	06da      	lsls	r2, r3, #27
 8008dba:	d407      	bmi.n	8008dcc <__swsetup_r+0x30>
 8008dbc:	2209      	movs	r2, #9
 8008dbe:	602a      	str	r2, [r5, #0]
 8008dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dc4:	81a3      	strh	r3, [r4, #12]
 8008dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dca:	e033      	b.n	8008e34 <__swsetup_r+0x98>
 8008dcc:	0758      	lsls	r0, r3, #29
 8008dce:	d512      	bpl.n	8008df6 <__swsetup_r+0x5a>
 8008dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dd2:	b141      	cbz	r1, 8008de6 <__swsetup_r+0x4a>
 8008dd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008dd8:	4299      	cmp	r1, r3
 8008dda:	d002      	beq.n	8008de2 <__swsetup_r+0x46>
 8008ddc:	4628      	mov	r0, r5
 8008dde:	f7fe ff07 	bl	8007bf0 <_free_r>
 8008de2:	2300      	movs	r3, #0
 8008de4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008de6:	89a3      	ldrh	r3, [r4, #12]
 8008de8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008dec:	81a3      	strh	r3, [r4, #12]
 8008dee:	2300      	movs	r3, #0
 8008df0:	6063      	str	r3, [r4, #4]
 8008df2:	6923      	ldr	r3, [r4, #16]
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	f043 0308 	orr.w	r3, r3, #8
 8008dfc:	81a3      	strh	r3, [r4, #12]
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	b94b      	cbnz	r3, 8008e16 <__swsetup_r+0x7a>
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e0c:	d003      	beq.n	8008e16 <__swsetup_r+0x7a>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4628      	mov	r0, r5
 8008e12:	f000 f883 	bl	8008f1c <__smakebuf_r>
 8008e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1a:	f013 0201 	ands.w	r2, r3, #1
 8008e1e:	d00a      	beq.n	8008e36 <__swsetup_r+0x9a>
 8008e20:	2200      	movs	r2, #0
 8008e22:	60a2      	str	r2, [r4, #8]
 8008e24:	6962      	ldr	r2, [r4, #20]
 8008e26:	4252      	negs	r2, r2
 8008e28:	61a2      	str	r2, [r4, #24]
 8008e2a:	6922      	ldr	r2, [r4, #16]
 8008e2c:	b942      	cbnz	r2, 8008e40 <__swsetup_r+0xa4>
 8008e2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e32:	d1c5      	bne.n	8008dc0 <__swsetup_r+0x24>
 8008e34:	bd38      	pop	{r3, r4, r5, pc}
 8008e36:	0799      	lsls	r1, r3, #30
 8008e38:	bf58      	it	pl
 8008e3a:	6962      	ldrpl	r2, [r4, #20]
 8008e3c:	60a2      	str	r2, [r4, #8]
 8008e3e:	e7f4      	b.n	8008e2a <__swsetup_r+0x8e>
 8008e40:	2000      	movs	r0, #0
 8008e42:	e7f7      	b.n	8008e34 <__swsetup_r+0x98>
 8008e44:	20000018 	.word	0x20000018

08008e48 <_raise_r>:
 8008e48:	291f      	cmp	r1, #31
 8008e4a:	b538      	push	{r3, r4, r5, lr}
 8008e4c:	4605      	mov	r5, r0
 8008e4e:	460c      	mov	r4, r1
 8008e50:	d904      	bls.n	8008e5c <_raise_r+0x14>
 8008e52:	2316      	movs	r3, #22
 8008e54:	6003      	str	r3, [r0, #0]
 8008e56:	f04f 30ff 	mov.w	r0, #4294967295
 8008e5a:	bd38      	pop	{r3, r4, r5, pc}
 8008e5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008e5e:	b112      	cbz	r2, 8008e66 <_raise_r+0x1e>
 8008e60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e64:	b94b      	cbnz	r3, 8008e7a <_raise_r+0x32>
 8008e66:	4628      	mov	r0, r5
 8008e68:	f000 f830 	bl	8008ecc <_getpid_r>
 8008e6c:	4622      	mov	r2, r4
 8008e6e:	4601      	mov	r1, r0
 8008e70:	4628      	mov	r0, r5
 8008e72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e76:	f000 b817 	b.w	8008ea8 <_kill_r>
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d00a      	beq.n	8008e94 <_raise_r+0x4c>
 8008e7e:	1c59      	adds	r1, r3, #1
 8008e80:	d103      	bne.n	8008e8a <_raise_r+0x42>
 8008e82:	2316      	movs	r3, #22
 8008e84:	6003      	str	r3, [r0, #0]
 8008e86:	2001      	movs	r0, #1
 8008e88:	e7e7      	b.n	8008e5a <_raise_r+0x12>
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e90:	4620      	mov	r0, r4
 8008e92:	4798      	blx	r3
 8008e94:	2000      	movs	r0, #0
 8008e96:	e7e0      	b.n	8008e5a <_raise_r+0x12>

08008e98 <raise>:
 8008e98:	4b02      	ldr	r3, [pc, #8]	@ (8008ea4 <raise+0xc>)
 8008e9a:	4601      	mov	r1, r0
 8008e9c:	6818      	ldr	r0, [r3, #0]
 8008e9e:	f7ff bfd3 	b.w	8008e48 <_raise_r>
 8008ea2:	bf00      	nop
 8008ea4:	20000018 	.word	0x20000018

08008ea8 <_kill_r>:
 8008ea8:	b538      	push	{r3, r4, r5, lr}
 8008eaa:	4d07      	ldr	r5, [pc, #28]	@ (8008ec8 <_kill_r+0x20>)
 8008eac:	2300      	movs	r3, #0
 8008eae:	4604      	mov	r4, r0
 8008eb0:	4608      	mov	r0, r1
 8008eb2:	4611      	mov	r1, r2
 8008eb4:	602b      	str	r3, [r5, #0]
 8008eb6:	f7f9 faa1 	bl	80023fc <_kill>
 8008eba:	1c43      	adds	r3, r0, #1
 8008ebc:	d102      	bne.n	8008ec4 <_kill_r+0x1c>
 8008ebe:	682b      	ldr	r3, [r5, #0]
 8008ec0:	b103      	cbz	r3, 8008ec4 <_kill_r+0x1c>
 8008ec2:	6023      	str	r3, [r4, #0]
 8008ec4:	bd38      	pop	{r3, r4, r5, pc}
 8008ec6:	bf00      	nop
 8008ec8:	2000062c 	.word	0x2000062c

08008ecc <_getpid_r>:
 8008ecc:	f7f9 ba8e 	b.w	80023ec <_getpid>

08008ed0 <__swhatbuf_r>:
 8008ed0:	b570      	push	{r4, r5, r6, lr}
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed8:	2900      	cmp	r1, #0
 8008eda:	b096      	sub	sp, #88	@ 0x58
 8008edc:	4615      	mov	r5, r2
 8008ede:	461e      	mov	r6, r3
 8008ee0:	da0d      	bge.n	8008efe <__swhatbuf_r+0x2e>
 8008ee2:	89a3      	ldrh	r3, [r4, #12]
 8008ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ee8:	f04f 0100 	mov.w	r1, #0
 8008eec:	bf14      	ite	ne
 8008eee:	2340      	movne	r3, #64	@ 0x40
 8008ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	6031      	str	r1, [r6, #0]
 8008ef8:	602b      	str	r3, [r5, #0]
 8008efa:	b016      	add	sp, #88	@ 0x58
 8008efc:	bd70      	pop	{r4, r5, r6, pc}
 8008efe:	466a      	mov	r2, sp
 8008f00:	f000 f848 	bl	8008f94 <_fstat_r>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	dbec      	blt.n	8008ee2 <__swhatbuf_r+0x12>
 8008f08:	9901      	ldr	r1, [sp, #4]
 8008f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f12:	4259      	negs	r1, r3
 8008f14:	4159      	adcs	r1, r3
 8008f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f1a:	e7eb      	b.n	8008ef4 <__swhatbuf_r+0x24>

08008f1c <__smakebuf_r>:
 8008f1c:	898b      	ldrh	r3, [r1, #12]
 8008f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f20:	079d      	lsls	r5, r3, #30
 8008f22:	4606      	mov	r6, r0
 8008f24:	460c      	mov	r4, r1
 8008f26:	d507      	bpl.n	8008f38 <__smakebuf_r+0x1c>
 8008f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f2c:	6023      	str	r3, [r4, #0]
 8008f2e:	6123      	str	r3, [r4, #16]
 8008f30:	2301      	movs	r3, #1
 8008f32:	6163      	str	r3, [r4, #20]
 8008f34:	b003      	add	sp, #12
 8008f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f38:	ab01      	add	r3, sp, #4
 8008f3a:	466a      	mov	r2, sp
 8008f3c:	f7ff ffc8 	bl	8008ed0 <__swhatbuf_r>
 8008f40:	9f00      	ldr	r7, [sp, #0]
 8008f42:	4605      	mov	r5, r0
 8008f44:	4639      	mov	r1, r7
 8008f46:	4630      	mov	r0, r6
 8008f48:	f7fe fec6 	bl	8007cd8 <_malloc_r>
 8008f4c:	b948      	cbnz	r0, 8008f62 <__smakebuf_r+0x46>
 8008f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f52:	059a      	lsls	r2, r3, #22
 8008f54:	d4ee      	bmi.n	8008f34 <__smakebuf_r+0x18>
 8008f56:	f023 0303 	bic.w	r3, r3, #3
 8008f5a:	f043 0302 	orr.w	r3, r3, #2
 8008f5e:	81a3      	strh	r3, [r4, #12]
 8008f60:	e7e2      	b.n	8008f28 <__smakebuf_r+0xc>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	6020      	str	r0, [r4, #0]
 8008f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f6a:	81a3      	strh	r3, [r4, #12]
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f72:	b15b      	cbz	r3, 8008f8c <__smakebuf_r+0x70>
 8008f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f000 f81d 	bl	8008fb8 <_isatty_r>
 8008f7e:	b128      	cbz	r0, 8008f8c <__smakebuf_r+0x70>
 8008f80:	89a3      	ldrh	r3, [r4, #12]
 8008f82:	f023 0303 	bic.w	r3, r3, #3
 8008f86:	f043 0301 	orr.w	r3, r3, #1
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	89a3      	ldrh	r3, [r4, #12]
 8008f8e:	431d      	orrs	r5, r3
 8008f90:	81a5      	strh	r5, [r4, #12]
 8008f92:	e7cf      	b.n	8008f34 <__smakebuf_r+0x18>

08008f94 <_fstat_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	4d07      	ldr	r5, [pc, #28]	@ (8008fb4 <_fstat_r+0x20>)
 8008f98:	2300      	movs	r3, #0
 8008f9a:	4604      	mov	r4, r0
 8008f9c:	4608      	mov	r0, r1
 8008f9e:	4611      	mov	r1, r2
 8008fa0:	602b      	str	r3, [r5, #0]
 8008fa2:	f7f9 fa8b 	bl	80024bc <_fstat>
 8008fa6:	1c43      	adds	r3, r0, #1
 8008fa8:	d102      	bne.n	8008fb0 <_fstat_r+0x1c>
 8008faa:	682b      	ldr	r3, [r5, #0]
 8008fac:	b103      	cbz	r3, 8008fb0 <_fstat_r+0x1c>
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	bd38      	pop	{r3, r4, r5, pc}
 8008fb2:	bf00      	nop
 8008fb4:	2000062c 	.word	0x2000062c

08008fb8 <_isatty_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	4d06      	ldr	r5, [pc, #24]	@ (8008fd4 <_isatty_r+0x1c>)
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	4608      	mov	r0, r1
 8008fc2:	602b      	str	r3, [r5, #0]
 8008fc4:	f7f9 fa8a 	bl	80024dc <_isatty>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	d102      	bne.n	8008fd2 <_isatty_r+0x1a>
 8008fcc:	682b      	ldr	r3, [r5, #0]
 8008fce:	b103      	cbz	r3, 8008fd2 <_isatty_r+0x1a>
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	bd38      	pop	{r3, r4, r5, pc}
 8008fd4:	2000062c 	.word	0x2000062c

08008fd8 <cosf>:
 8008fd8:	ee10 3a10 	vmov	r3, s0
 8008fdc:	b507      	push	{r0, r1, r2, lr}
 8008fde:	4a1e      	ldr	r2, [pc, #120]	@ (8009058 <cosf+0x80>)
 8008fe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d806      	bhi.n	8008ff6 <cosf+0x1e>
 8008fe8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800905c <cosf+0x84>
 8008fec:	b003      	add	sp, #12
 8008fee:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ff2:	f000 b87b 	b.w	80090ec <__kernel_cosf>
 8008ff6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008ffa:	d304      	bcc.n	8009006 <cosf+0x2e>
 8008ffc:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009000:	b003      	add	sp, #12
 8009002:	f85d fb04 	ldr.w	pc, [sp], #4
 8009006:	4668      	mov	r0, sp
 8009008:	f000 f910 	bl	800922c <__ieee754_rem_pio2f>
 800900c:	f000 0003 	and.w	r0, r0, #3
 8009010:	2801      	cmp	r0, #1
 8009012:	d009      	beq.n	8009028 <cosf+0x50>
 8009014:	2802      	cmp	r0, #2
 8009016:	d010      	beq.n	800903a <cosf+0x62>
 8009018:	b9b0      	cbnz	r0, 8009048 <cosf+0x70>
 800901a:	eddd 0a01 	vldr	s1, [sp, #4]
 800901e:	ed9d 0a00 	vldr	s0, [sp]
 8009022:	f000 f863 	bl	80090ec <__kernel_cosf>
 8009026:	e7eb      	b.n	8009000 <cosf+0x28>
 8009028:	eddd 0a01 	vldr	s1, [sp, #4]
 800902c:	ed9d 0a00 	vldr	s0, [sp]
 8009030:	f000 f8b4 	bl	800919c <__kernel_sinf>
 8009034:	eeb1 0a40 	vneg.f32	s0, s0
 8009038:	e7e2      	b.n	8009000 <cosf+0x28>
 800903a:	eddd 0a01 	vldr	s1, [sp, #4]
 800903e:	ed9d 0a00 	vldr	s0, [sp]
 8009042:	f000 f853 	bl	80090ec <__kernel_cosf>
 8009046:	e7f5      	b.n	8009034 <cosf+0x5c>
 8009048:	eddd 0a01 	vldr	s1, [sp, #4]
 800904c:	ed9d 0a00 	vldr	s0, [sp]
 8009050:	2001      	movs	r0, #1
 8009052:	f000 f8a3 	bl	800919c <__kernel_sinf>
 8009056:	e7d3      	b.n	8009000 <cosf+0x28>
 8009058:	3f490fd8 	.word	0x3f490fd8
 800905c:	00000000 	.word	0x00000000

08009060 <sinf>:
 8009060:	ee10 3a10 	vmov	r3, s0
 8009064:	b507      	push	{r0, r1, r2, lr}
 8009066:	4a1f      	ldr	r2, [pc, #124]	@ (80090e4 <sinf+0x84>)
 8009068:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800906c:	4293      	cmp	r3, r2
 800906e:	d807      	bhi.n	8009080 <sinf+0x20>
 8009070:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80090e8 <sinf+0x88>
 8009074:	2000      	movs	r0, #0
 8009076:	b003      	add	sp, #12
 8009078:	f85d eb04 	ldr.w	lr, [sp], #4
 800907c:	f000 b88e 	b.w	800919c <__kernel_sinf>
 8009080:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009084:	d304      	bcc.n	8009090 <sinf+0x30>
 8009086:	ee30 0a40 	vsub.f32	s0, s0, s0
 800908a:	b003      	add	sp, #12
 800908c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009090:	4668      	mov	r0, sp
 8009092:	f000 f8cb 	bl	800922c <__ieee754_rem_pio2f>
 8009096:	f000 0003 	and.w	r0, r0, #3
 800909a:	2801      	cmp	r0, #1
 800909c:	d00a      	beq.n	80090b4 <sinf+0x54>
 800909e:	2802      	cmp	r0, #2
 80090a0:	d00f      	beq.n	80090c2 <sinf+0x62>
 80090a2:	b9c0      	cbnz	r0, 80090d6 <sinf+0x76>
 80090a4:	eddd 0a01 	vldr	s1, [sp, #4]
 80090a8:	ed9d 0a00 	vldr	s0, [sp]
 80090ac:	2001      	movs	r0, #1
 80090ae:	f000 f875 	bl	800919c <__kernel_sinf>
 80090b2:	e7ea      	b.n	800908a <sinf+0x2a>
 80090b4:	eddd 0a01 	vldr	s1, [sp, #4]
 80090b8:	ed9d 0a00 	vldr	s0, [sp]
 80090bc:	f000 f816 	bl	80090ec <__kernel_cosf>
 80090c0:	e7e3      	b.n	800908a <sinf+0x2a>
 80090c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80090c6:	ed9d 0a00 	vldr	s0, [sp]
 80090ca:	2001      	movs	r0, #1
 80090cc:	f000 f866 	bl	800919c <__kernel_sinf>
 80090d0:	eeb1 0a40 	vneg.f32	s0, s0
 80090d4:	e7d9      	b.n	800908a <sinf+0x2a>
 80090d6:	eddd 0a01 	vldr	s1, [sp, #4]
 80090da:	ed9d 0a00 	vldr	s0, [sp]
 80090de:	f000 f805 	bl	80090ec <__kernel_cosf>
 80090e2:	e7f5      	b.n	80090d0 <sinf+0x70>
 80090e4:	3f490fd8 	.word	0x3f490fd8
 80090e8:	00000000 	.word	0x00000000

080090ec <__kernel_cosf>:
 80090ec:	ee10 3a10 	vmov	r3, s0
 80090f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090f4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80090f8:	eef0 6a40 	vmov.f32	s13, s0
 80090fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009100:	d204      	bcs.n	800910c <__kernel_cosf+0x20>
 8009102:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8009106:	ee17 2a90 	vmov	r2, s15
 800910a:	b342      	cbz	r2, 800915e <__kernel_cosf+0x72>
 800910c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009110:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800917c <__kernel_cosf+0x90>
 8009114:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8009180 <__kernel_cosf+0x94>
 8009118:	4a1a      	ldr	r2, [pc, #104]	@ (8009184 <__kernel_cosf+0x98>)
 800911a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800911e:	4293      	cmp	r3, r2
 8009120:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009188 <__kernel_cosf+0x9c>
 8009124:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009128:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800918c <__kernel_cosf+0xa0>
 800912c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009130:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8009190 <__kernel_cosf+0xa4>
 8009134:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009138:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8009194 <__kernel_cosf+0xa8>
 800913c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009140:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8009144:	ee26 6a07 	vmul.f32	s12, s12, s14
 8009148:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800914c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8009150:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009154:	d804      	bhi.n	8009160 <__kernel_cosf+0x74>
 8009156:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800915a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800915e:	4770      	bx	lr
 8009160:	4a0d      	ldr	r2, [pc, #52]	@ (8009198 <__kernel_cosf+0xac>)
 8009162:	4293      	cmp	r3, r2
 8009164:	bf9a      	itte	ls
 8009166:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800916a:	ee07 3a10 	vmovls	s14, r3
 800916e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8009172:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009176:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800917a:	e7ec      	b.n	8009156 <__kernel_cosf+0x6a>
 800917c:	ad47d74e 	.word	0xad47d74e
 8009180:	310f74f6 	.word	0x310f74f6
 8009184:	3e999999 	.word	0x3e999999
 8009188:	b493f27c 	.word	0xb493f27c
 800918c:	37d00d01 	.word	0x37d00d01
 8009190:	bab60b61 	.word	0xbab60b61
 8009194:	3d2aaaab 	.word	0x3d2aaaab
 8009198:	3f480000 	.word	0x3f480000

0800919c <__kernel_sinf>:
 800919c:	ee10 3a10 	vmov	r3, s0
 80091a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091a4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80091a8:	d204      	bcs.n	80091b4 <__kernel_sinf+0x18>
 80091aa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80091ae:	ee17 3a90 	vmov	r3, s15
 80091b2:	b35b      	cbz	r3, 800920c <__kernel_sinf+0x70>
 80091b4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80091b8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009210 <__kernel_sinf+0x74>
 80091bc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8009214 <__kernel_sinf+0x78>
 80091c0:	eea7 6a27 	vfma.f32	s12, s14, s15
 80091c4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8009218 <__kernel_sinf+0x7c>
 80091c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80091cc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800921c <__kernel_sinf+0x80>
 80091d0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80091d4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8009220 <__kernel_sinf+0x84>
 80091d8:	ee60 6a07 	vmul.f32	s13, s0, s14
 80091dc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80091e0:	b930      	cbnz	r0, 80091f0 <__kernel_sinf+0x54>
 80091e2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8009224 <__kernel_sinf+0x88>
 80091e6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80091ea:	eea6 0a26 	vfma.f32	s0, s12, s13
 80091ee:	4770      	bx	lr
 80091f0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80091f4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80091f8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80091fc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009200:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8009228 <__kernel_sinf+0x8c>
 8009204:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009208:	ee30 0a60 	vsub.f32	s0, s0, s1
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	2f2ec9d3 	.word	0x2f2ec9d3
 8009214:	b2d72f34 	.word	0xb2d72f34
 8009218:	3638ef1b 	.word	0x3638ef1b
 800921c:	b9500d01 	.word	0xb9500d01
 8009220:	3c088889 	.word	0x3c088889
 8009224:	be2aaaab 	.word	0xbe2aaaab
 8009228:	3e2aaaab 	.word	0x3e2aaaab

0800922c <__ieee754_rem_pio2f>:
 800922c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800922e:	ee10 6a10 	vmov	r6, s0
 8009232:	4b88      	ldr	r3, [pc, #544]	@ (8009454 <__ieee754_rem_pio2f+0x228>)
 8009234:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8009238:	429d      	cmp	r5, r3
 800923a:	b087      	sub	sp, #28
 800923c:	4604      	mov	r4, r0
 800923e:	d805      	bhi.n	800924c <__ieee754_rem_pio2f+0x20>
 8009240:	2300      	movs	r3, #0
 8009242:	ed80 0a00 	vstr	s0, [r0]
 8009246:	6043      	str	r3, [r0, #4]
 8009248:	2000      	movs	r0, #0
 800924a:	e022      	b.n	8009292 <__ieee754_rem_pio2f+0x66>
 800924c:	4b82      	ldr	r3, [pc, #520]	@ (8009458 <__ieee754_rem_pio2f+0x22c>)
 800924e:	429d      	cmp	r5, r3
 8009250:	d83a      	bhi.n	80092c8 <__ieee754_rem_pio2f+0x9c>
 8009252:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009256:	2e00      	cmp	r6, #0
 8009258:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800945c <__ieee754_rem_pio2f+0x230>
 800925c:	4a80      	ldr	r2, [pc, #512]	@ (8009460 <__ieee754_rem_pio2f+0x234>)
 800925e:	f023 030f 	bic.w	r3, r3, #15
 8009262:	dd18      	ble.n	8009296 <__ieee754_rem_pio2f+0x6a>
 8009264:	4293      	cmp	r3, r2
 8009266:	ee70 7a47 	vsub.f32	s15, s0, s14
 800926a:	bf09      	itett	eq
 800926c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009464 <__ieee754_rem_pio2f+0x238>
 8009270:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009468 <__ieee754_rem_pio2f+0x23c>
 8009274:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800946c <__ieee754_rem_pio2f+0x240>
 8009278:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800927c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009284:	ed80 7a00 	vstr	s14, [r0]
 8009288:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800928c:	edc0 7a01 	vstr	s15, [r0, #4]
 8009290:	2001      	movs	r0, #1
 8009292:	b007      	add	sp, #28
 8009294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009296:	4293      	cmp	r3, r2
 8009298:	ee70 7a07 	vadd.f32	s15, s0, s14
 800929c:	bf09      	itett	eq
 800929e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009464 <__ieee754_rem_pio2f+0x238>
 80092a2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009468 <__ieee754_rem_pio2f+0x23c>
 80092a6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800946c <__ieee754_rem_pio2f+0x240>
 80092aa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80092ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80092b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092b6:	ed80 7a00 	vstr	s14, [r0]
 80092ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092be:	edc0 7a01 	vstr	s15, [r0, #4]
 80092c2:	f04f 30ff 	mov.w	r0, #4294967295
 80092c6:	e7e4      	b.n	8009292 <__ieee754_rem_pio2f+0x66>
 80092c8:	4b69      	ldr	r3, [pc, #420]	@ (8009470 <__ieee754_rem_pio2f+0x244>)
 80092ca:	429d      	cmp	r5, r3
 80092cc:	d873      	bhi.n	80093b6 <__ieee754_rem_pio2f+0x18a>
 80092ce:	f000 f8dd 	bl	800948c <fabsf>
 80092d2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009474 <__ieee754_rem_pio2f+0x248>
 80092d6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80092da:	eee0 7a07 	vfma.f32	s15, s0, s14
 80092de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80092e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092e6:	ee17 0a90 	vmov	r0, s15
 80092ea:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800945c <__ieee754_rem_pio2f+0x230>
 80092ee:	eea7 0a67 	vfms.f32	s0, s14, s15
 80092f2:	281f      	cmp	r0, #31
 80092f4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009468 <__ieee754_rem_pio2f+0x23c>
 80092f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092fc:	eeb1 6a47 	vneg.f32	s12, s14
 8009300:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009304:	ee16 1a90 	vmov	r1, s13
 8009308:	dc09      	bgt.n	800931e <__ieee754_rem_pio2f+0xf2>
 800930a:	4a5b      	ldr	r2, [pc, #364]	@ (8009478 <__ieee754_rem_pio2f+0x24c>)
 800930c:	1e47      	subs	r7, r0, #1
 800930e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009312:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8009316:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800931a:	4293      	cmp	r3, r2
 800931c:	d107      	bne.n	800932e <__ieee754_rem_pio2f+0x102>
 800931e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8009322:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8009326:	2a08      	cmp	r2, #8
 8009328:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800932c:	dc14      	bgt.n	8009358 <__ieee754_rem_pio2f+0x12c>
 800932e:	6021      	str	r1, [r4, #0]
 8009330:	ed94 7a00 	vldr	s14, [r4]
 8009334:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009338:	2e00      	cmp	r6, #0
 800933a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800933e:	ed84 0a01 	vstr	s0, [r4, #4]
 8009342:	daa6      	bge.n	8009292 <__ieee754_rem_pio2f+0x66>
 8009344:	eeb1 7a47 	vneg.f32	s14, s14
 8009348:	eeb1 0a40 	vneg.f32	s0, s0
 800934c:	ed84 7a00 	vstr	s14, [r4]
 8009350:	ed84 0a01 	vstr	s0, [r4, #4]
 8009354:	4240      	negs	r0, r0
 8009356:	e79c      	b.n	8009292 <__ieee754_rem_pio2f+0x66>
 8009358:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009464 <__ieee754_rem_pio2f+0x238>
 800935c:	eef0 6a40 	vmov.f32	s13, s0
 8009360:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009364:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009368:	eee6 7a25 	vfma.f32	s15, s12, s11
 800936c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800946c <__ieee754_rem_pio2f+0x240>
 8009370:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009374:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009378:	ee15 2a90 	vmov	r2, s11
 800937c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009380:	1a5b      	subs	r3, r3, r1
 8009382:	2b19      	cmp	r3, #25
 8009384:	dc04      	bgt.n	8009390 <__ieee754_rem_pio2f+0x164>
 8009386:	edc4 5a00 	vstr	s11, [r4]
 800938a:	eeb0 0a66 	vmov.f32	s0, s13
 800938e:	e7cf      	b.n	8009330 <__ieee754_rem_pio2f+0x104>
 8009390:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800947c <__ieee754_rem_pio2f+0x250>
 8009394:	eeb0 0a66 	vmov.f32	s0, s13
 8009398:	eea6 0a25 	vfma.f32	s0, s12, s11
 800939c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80093a0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009480 <__ieee754_rem_pio2f+0x254>
 80093a4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80093a8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80093ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80093b0:	ed84 7a00 	vstr	s14, [r4]
 80093b4:	e7bc      	b.n	8009330 <__ieee754_rem_pio2f+0x104>
 80093b6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80093ba:	d306      	bcc.n	80093ca <__ieee754_rem_pio2f+0x19e>
 80093bc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80093c0:	edc0 7a01 	vstr	s15, [r0, #4]
 80093c4:	edc0 7a00 	vstr	s15, [r0]
 80093c8:	e73e      	b.n	8009248 <__ieee754_rem_pio2f+0x1c>
 80093ca:	15ea      	asrs	r2, r5, #23
 80093cc:	3a86      	subs	r2, #134	@ 0x86
 80093ce:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80093d2:	ee07 3a90 	vmov	s15, r3
 80093d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80093da:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009484 <__ieee754_rem_pio2f+0x258>
 80093de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80093e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093e6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80093ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80093ee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80093f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80093f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093fa:	ed8d 7a04 	vstr	s14, [sp, #16]
 80093fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009402:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800940a:	edcd 7a05 	vstr	s15, [sp, #20]
 800940e:	d11e      	bne.n	800944e <__ieee754_rem_pio2f+0x222>
 8009410:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8009414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009418:	bf0c      	ite	eq
 800941a:	2301      	moveq	r3, #1
 800941c:	2302      	movne	r3, #2
 800941e:	491a      	ldr	r1, [pc, #104]	@ (8009488 <__ieee754_rem_pio2f+0x25c>)
 8009420:	9101      	str	r1, [sp, #4]
 8009422:	2102      	movs	r1, #2
 8009424:	9100      	str	r1, [sp, #0]
 8009426:	a803      	add	r0, sp, #12
 8009428:	4621      	mov	r1, r4
 800942a:	f000 f837 	bl	800949c <__kernel_rem_pio2f>
 800942e:	2e00      	cmp	r6, #0
 8009430:	f6bf af2f 	bge.w	8009292 <__ieee754_rem_pio2f+0x66>
 8009434:	edd4 7a00 	vldr	s15, [r4]
 8009438:	eef1 7a67 	vneg.f32	s15, s15
 800943c:	edc4 7a00 	vstr	s15, [r4]
 8009440:	edd4 7a01 	vldr	s15, [r4, #4]
 8009444:	eef1 7a67 	vneg.f32	s15, s15
 8009448:	edc4 7a01 	vstr	s15, [r4, #4]
 800944c:	e782      	b.n	8009354 <__ieee754_rem_pio2f+0x128>
 800944e:	2303      	movs	r3, #3
 8009450:	e7e5      	b.n	800941e <__ieee754_rem_pio2f+0x1f2>
 8009452:	bf00      	nop
 8009454:	3f490fd8 	.word	0x3f490fd8
 8009458:	4016cbe3 	.word	0x4016cbe3
 800945c:	3fc90f80 	.word	0x3fc90f80
 8009460:	3fc90fd0 	.word	0x3fc90fd0
 8009464:	37354400 	.word	0x37354400
 8009468:	37354443 	.word	0x37354443
 800946c:	2e85a308 	.word	0x2e85a308
 8009470:	43490f80 	.word	0x43490f80
 8009474:	3f22f984 	.word	0x3f22f984
 8009478:	08009ec4 	.word	0x08009ec4
 800947c:	2e85a300 	.word	0x2e85a300
 8009480:	248d3132 	.word	0x248d3132
 8009484:	43800000 	.word	0x43800000
 8009488:	08009f44 	.word	0x08009f44

0800948c <fabsf>:
 800948c:	ee10 3a10 	vmov	r3, s0
 8009490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009494:	ee00 3a10 	vmov	s0, r3
 8009498:	4770      	bx	lr
	...

0800949c <__kernel_rem_pio2f>:
 800949c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a0:	ed2d 8b04 	vpush	{d8-d9}
 80094a4:	b0d9      	sub	sp, #356	@ 0x164
 80094a6:	4690      	mov	r8, r2
 80094a8:	9001      	str	r0, [sp, #4]
 80094aa:	4ab6      	ldr	r2, [pc, #728]	@ (8009784 <__kernel_rem_pio2f+0x2e8>)
 80094ac:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80094ae:	f118 0f04 	cmn.w	r8, #4
 80094b2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80094b6:	460f      	mov	r7, r1
 80094b8:	f103 3bff 	add.w	fp, r3, #4294967295
 80094bc:	db26      	blt.n	800950c <__kernel_rem_pio2f+0x70>
 80094be:	f1b8 0203 	subs.w	r2, r8, #3
 80094c2:	bf48      	it	mi
 80094c4:	f108 0204 	addmi.w	r2, r8, #4
 80094c8:	10d2      	asrs	r2, r2, #3
 80094ca:	1c55      	adds	r5, r2, #1
 80094cc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80094ce:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 80094d2:	00e8      	lsls	r0, r5, #3
 80094d4:	eba2 060b 	sub.w	r6, r2, fp
 80094d8:	9002      	str	r0, [sp, #8]
 80094da:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80094de:	eb0a 0c0b 	add.w	ip, sl, fp
 80094e2:	ac1c      	add	r4, sp, #112	@ 0x70
 80094e4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80094e8:	2000      	movs	r0, #0
 80094ea:	4560      	cmp	r0, ip
 80094ec:	dd10      	ble.n	8009510 <__kernel_rem_pio2f+0x74>
 80094ee:	a91c      	add	r1, sp, #112	@ 0x70
 80094f0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80094f4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80094f8:	2600      	movs	r6, #0
 80094fa:	4556      	cmp	r6, sl
 80094fc:	dc24      	bgt.n	8009548 <__kernel_rem_pio2f+0xac>
 80094fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009502:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 8009506:	4684      	mov	ip, r0
 8009508:	2400      	movs	r4, #0
 800950a:	e016      	b.n	800953a <__kernel_rem_pio2f+0x9e>
 800950c:	2200      	movs	r2, #0
 800950e:	e7dc      	b.n	80094ca <__kernel_rem_pio2f+0x2e>
 8009510:	42c6      	cmn	r6, r0
 8009512:	bf5d      	ittte	pl
 8009514:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8009518:	ee07 1a90 	vmovpl	s15, r1
 800951c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009520:	eef0 7a47 	vmovmi.f32	s15, s14
 8009524:	ece4 7a01 	vstmia	r4!, {s15}
 8009528:	3001      	adds	r0, #1
 800952a:	e7de      	b.n	80094ea <__kernel_rem_pio2f+0x4e>
 800952c:	ecfe 6a01 	vldmia	lr!, {s13}
 8009530:	ed3c 7a01 	vldmdb	ip!, {s14}
 8009534:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009538:	3401      	adds	r4, #1
 800953a:	455c      	cmp	r4, fp
 800953c:	ddf6      	ble.n	800952c <__kernel_rem_pio2f+0x90>
 800953e:	ece9 7a01 	vstmia	r9!, {s15}
 8009542:	3601      	adds	r6, #1
 8009544:	3004      	adds	r0, #4
 8009546:	e7d8      	b.n	80094fa <__kernel_rem_pio2f+0x5e>
 8009548:	a908      	add	r1, sp, #32
 800954a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800954e:	9104      	str	r1, [sp, #16]
 8009550:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009552:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8009790 <__kernel_rem_pio2f+0x2f4>
 8009556:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800978c <__kernel_rem_pio2f+0x2f0>
 800955a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800955e:	9203      	str	r2, [sp, #12]
 8009560:	4654      	mov	r4, sl
 8009562:	00a2      	lsls	r2, r4, #2
 8009564:	9205      	str	r2, [sp, #20]
 8009566:	aa58      	add	r2, sp, #352	@ 0x160
 8009568:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800956c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009570:	a944      	add	r1, sp, #272	@ 0x110
 8009572:	aa08      	add	r2, sp, #32
 8009574:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009578:	4694      	mov	ip, r2
 800957a:	4626      	mov	r6, r4
 800957c:	2e00      	cmp	r6, #0
 800957e:	dc4c      	bgt.n	800961a <__kernel_rem_pio2f+0x17e>
 8009580:	4628      	mov	r0, r5
 8009582:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009586:	f000 f9f1 	bl	800996c <scalbnf>
 800958a:	eeb0 8a40 	vmov.f32	s16, s0
 800958e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8009592:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009596:	f000 fa4f 	bl	8009a38 <floorf>
 800959a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800959e:	eea0 8a67 	vfms.f32	s16, s0, s15
 80095a2:	2d00      	cmp	r5, #0
 80095a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095a8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80095ac:	ee17 9a90 	vmov	r9, s15
 80095b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095b4:	ee38 8a67 	vsub.f32	s16, s16, s15
 80095b8:	dd41      	ble.n	800963e <__kernel_rem_pio2f+0x1a2>
 80095ba:	f104 3cff 	add.w	ip, r4, #4294967295
 80095be:	a908      	add	r1, sp, #32
 80095c0:	f1c5 0e08 	rsb	lr, r5, #8
 80095c4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80095c8:	fa46 f00e 	asr.w	r0, r6, lr
 80095cc:	4481      	add	r9, r0
 80095ce:	fa00 f00e 	lsl.w	r0, r0, lr
 80095d2:	1a36      	subs	r6, r6, r0
 80095d4:	f1c5 0007 	rsb	r0, r5, #7
 80095d8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80095dc:	4106      	asrs	r6, r0
 80095de:	2e00      	cmp	r6, #0
 80095e0:	dd3c      	ble.n	800965c <__kernel_rem_pio2f+0x1c0>
 80095e2:	f04f 0e00 	mov.w	lr, #0
 80095e6:	f109 0901 	add.w	r9, r9, #1
 80095ea:	4670      	mov	r0, lr
 80095ec:	4574      	cmp	r4, lr
 80095ee:	dc68      	bgt.n	80096c2 <__kernel_rem_pio2f+0x226>
 80095f0:	2d00      	cmp	r5, #0
 80095f2:	dd03      	ble.n	80095fc <__kernel_rem_pio2f+0x160>
 80095f4:	2d01      	cmp	r5, #1
 80095f6:	d074      	beq.n	80096e2 <__kernel_rem_pio2f+0x246>
 80095f8:	2d02      	cmp	r5, #2
 80095fa:	d07d      	beq.n	80096f8 <__kernel_rem_pio2f+0x25c>
 80095fc:	2e02      	cmp	r6, #2
 80095fe:	d12d      	bne.n	800965c <__kernel_rem_pio2f+0x1c0>
 8009600:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009604:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009608:	b340      	cbz	r0, 800965c <__kernel_rem_pio2f+0x1c0>
 800960a:	4628      	mov	r0, r5
 800960c:	9306      	str	r3, [sp, #24]
 800960e:	f000 f9ad 	bl	800996c <scalbnf>
 8009612:	9b06      	ldr	r3, [sp, #24]
 8009614:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009618:	e020      	b.n	800965c <__kernel_rem_pio2f+0x1c0>
 800961a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800961e:	3e01      	subs	r6, #1
 8009620:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009628:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800962c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009630:	ecac 0a01 	vstmia	ip!, {s0}
 8009634:	ed30 0a01 	vldmdb	r0!, {s0}
 8009638:	ee37 0a80 	vadd.f32	s0, s15, s0
 800963c:	e79e      	b.n	800957c <__kernel_rem_pio2f+0xe0>
 800963e:	d105      	bne.n	800964c <__kernel_rem_pio2f+0x1b0>
 8009640:	1e60      	subs	r0, r4, #1
 8009642:	a908      	add	r1, sp, #32
 8009644:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8009648:	11f6      	asrs	r6, r6, #7
 800964a:	e7c8      	b.n	80095de <__kernel_rem_pio2f+0x142>
 800964c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009650:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009658:	da31      	bge.n	80096be <__kernel_rem_pio2f+0x222>
 800965a:	2600      	movs	r6, #0
 800965c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009664:	f040 8098 	bne.w	8009798 <__kernel_rem_pio2f+0x2fc>
 8009668:	1e60      	subs	r0, r4, #1
 800966a:	2200      	movs	r2, #0
 800966c:	4550      	cmp	r0, sl
 800966e:	da4b      	bge.n	8009708 <__kernel_rem_pio2f+0x26c>
 8009670:	2a00      	cmp	r2, #0
 8009672:	d065      	beq.n	8009740 <__kernel_rem_pio2f+0x2a4>
 8009674:	3c01      	subs	r4, #1
 8009676:	ab08      	add	r3, sp, #32
 8009678:	3d08      	subs	r5, #8
 800967a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d0f8      	beq.n	8009674 <__kernel_rem_pio2f+0x1d8>
 8009682:	4628      	mov	r0, r5
 8009684:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009688:	f000 f970 	bl	800996c <scalbnf>
 800968c:	1c63      	adds	r3, r4, #1
 800968e:	aa44      	add	r2, sp, #272	@ 0x110
 8009690:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8009790 <__kernel_rem_pio2f+0x2f4>
 8009694:	0099      	lsls	r1, r3, #2
 8009696:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800969a:	4623      	mov	r3, r4
 800969c:	2b00      	cmp	r3, #0
 800969e:	f280 80a9 	bge.w	80097f4 <__kernel_rem_pio2f+0x358>
 80096a2:	4623      	mov	r3, r4
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	f2c0 80c7 	blt.w	8009838 <__kernel_rem_pio2f+0x39c>
 80096aa:	aa44      	add	r2, sp, #272	@ 0x110
 80096ac:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80096b0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8009788 <__kernel_rem_pio2f+0x2ec>
 80096b4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 80096b8:	2000      	movs	r0, #0
 80096ba:	1ae2      	subs	r2, r4, r3
 80096bc:	e0b1      	b.n	8009822 <__kernel_rem_pio2f+0x386>
 80096be:	2602      	movs	r6, #2
 80096c0:	e78f      	b.n	80095e2 <__kernel_rem_pio2f+0x146>
 80096c2:	f852 1b04 	ldr.w	r1, [r2], #4
 80096c6:	b948      	cbnz	r0, 80096dc <__kernel_rem_pio2f+0x240>
 80096c8:	b121      	cbz	r1, 80096d4 <__kernel_rem_pio2f+0x238>
 80096ca:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80096ce:	f842 1c04 	str.w	r1, [r2, #-4]
 80096d2:	2101      	movs	r1, #1
 80096d4:	f10e 0e01 	add.w	lr, lr, #1
 80096d8:	4608      	mov	r0, r1
 80096da:	e787      	b.n	80095ec <__kernel_rem_pio2f+0x150>
 80096dc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80096e0:	e7f5      	b.n	80096ce <__kernel_rem_pio2f+0x232>
 80096e2:	f104 3cff 	add.w	ip, r4, #4294967295
 80096e6:	aa08      	add	r2, sp, #32
 80096e8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80096ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80096f0:	a908      	add	r1, sp, #32
 80096f2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80096f6:	e781      	b.n	80095fc <__kernel_rem_pio2f+0x160>
 80096f8:	f104 3cff 	add.w	ip, r4, #4294967295
 80096fc:	aa08      	add	r2, sp, #32
 80096fe:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009702:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8009706:	e7f3      	b.n	80096f0 <__kernel_rem_pio2f+0x254>
 8009708:	a908      	add	r1, sp, #32
 800970a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800970e:	3801      	subs	r0, #1
 8009710:	430a      	orrs	r2, r1
 8009712:	e7ab      	b.n	800966c <__kernel_rem_pio2f+0x1d0>
 8009714:	3201      	adds	r2, #1
 8009716:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800971a:	2e00      	cmp	r6, #0
 800971c:	d0fa      	beq.n	8009714 <__kernel_rem_pio2f+0x278>
 800971e:	9905      	ldr	r1, [sp, #20]
 8009720:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8009724:	eb0d 0001 	add.w	r0, sp, r1
 8009728:	18e6      	adds	r6, r4, r3
 800972a:	a91c      	add	r1, sp, #112	@ 0x70
 800972c:	f104 0c01 	add.w	ip, r4, #1
 8009730:	384c      	subs	r0, #76	@ 0x4c
 8009732:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8009736:	4422      	add	r2, r4
 8009738:	4562      	cmp	r2, ip
 800973a:	da04      	bge.n	8009746 <__kernel_rem_pio2f+0x2aa>
 800973c:	4614      	mov	r4, r2
 800973e:	e710      	b.n	8009562 <__kernel_rem_pio2f+0xc6>
 8009740:	9804      	ldr	r0, [sp, #16]
 8009742:	2201      	movs	r2, #1
 8009744:	e7e7      	b.n	8009716 <__kernel_rem_pio2f+0x27a>
 8009746:	9903      	ldr	r1, [sp, #12]
 8009748:	f8dd e004 	ldr.w	lr, [sp, #4]
 800974c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8009750:	9105      	str	r1, [sp, #20]
 8009752:	ee07 1a90 	vmov	s15, r1
 8009756:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800975a:	2400      	movs	r4, #0
 800975c:	ece6 7a01 	vstmia	r6!, {s15}
 8009760:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 8009764:	46b1      	mov	r9, r6
 8009766:	455c      	cmp	r4, fp
 8009768:	dd04      	ble.n	8009774 <__kernel_rem_pio2f+0x2d8>
 800976a:	ece0 7a01 	vstmia	r0!, {s15}
 800976e:	f10c 0c01 	add.w	ip, ip, #1
 8009772:	e7e1      	b.n	8009738 <__kernel_rem_pio2f+0x29c>
 8009774:	ecfe 6a01 	vldmia	lr!, {s13}
 8009778:	ed39 7a01 	vldmdb	r9!, {s14}
 800977c:	3401      	adds	r4, #1
 800977e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009782:	e7f0      	b.n	8009766 <__kernel_rem_pio2f+0x2ca>
 8009784:	0800a288 	.word	0x0800a288
 8009788:	0800a25c 	.word	0x0800a25c
 800978c:	43800000 	.word	0x43800000
 8009790:	3b800000 	.word	0x3b800000
 8009794:	00000000 	.word	0x00000000
 8009798:	9b02      	ldr	r3, [sp, #8]
 800979a:	eeb0 0a48 	vmov.f32	s0, s16
 800979e:	eba3 0008 	sub.w	r0, r3, r8
 80097a2:	f000 f8e3 	bl	800996c <scalbnf>
 80097a6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800978c <__kernel_rem_pio2f+0x2f0>
 80097aa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80097ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b2:	db19      	blt.n	80097e8 <__kernel_rem_pio2f+0x34c>
 80097b4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8009790 <__kernel_rem_pio2f+0x2f4>
 80097b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80097bc:	aa08      	add	r2, sp, #32
 80097be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097c2:	3508      	adds	r5, #8
 80097c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097c8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80097cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80097d4:	ee10 3a10 	vmov	r3, s0
 80097d8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80097dc:	ee17 3a90 	vmov	r3, s15
 80097e0:	3401      	adds	r4, #1
 80097e2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80097e6:	e74c      	b.n	8009682 <__kernel_rem_pio2f+0x1e6>
 80097e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80097ec:	aa08      	add	r2, sp, #32
 80097ee:	ee10 3a10 	vmov	r3, s0
 80097f2:	e7f6      	b.n	80097e2 <__kernel_rem_pio2f+0x346>
 80097f4:	a808      	add	r0, sp, #32
 80097f6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80097fa:	9001      	str	r0, [sp, #4]
 80097fc:	ee07 0a90 	vmov	s15, r0
 8009800:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009804:	3b01      	subs	r3, #1
 8009806:	ee67 7a80 	vmul.f32	s15, s15, s0
 800980a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800980e:	ed62 7a01 	vstmdb	r2!, {s15}
 8009812:	e743      	b.n	800969c <__kernel_rem_pio2f+0x200>
 8009814:	ecfc 6a01 	vldmia	ip!, {s13}
 8009818:	ecb5 7a01 	vldmia	r5!, {s14}
 800981c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009820:	3001      	adds	r0, #1
 8009822:	4550      	cmp	r0, sl
 8009824:	dc01      	bgt.n	800982a <__kernel_rem_pio2f+0x38e>
 8009826:	4290      	cmp	r0, r2
 8009828:	ddf4      	ble.n	8009814 <__kernel_rem_pio2f+0x378>
 800982a:	a858      	add	r0, sp, #352	@ 0x160
 800982c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009830:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8009834:	3b01      	subs	r3, #1
 8009836:	e735      	b.n	80096a4 <__kernel_rem_pio2f+0x208>
 8009838:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800983a:	2b02      	cmp	r3, #2
 800983c:	dc09      	bgt.n	8009852 <__kernel_rem_pio2f+0x3b6>
 800983e:	2b00      	cmp	r3, #0
 8009840:	dc27      	bgt.n	8009892 <__kernel_rem_pio2f+0x3f6>
 8009842:	d040      	beq.n	80098c6 <__kernel_rem_pio2f+0x42a>
 8009844:	f009 0007 	and.w	r0, r9, #7
 8009848:	b059      	add	sp, #356	@ 0x164
 800984a:	ecbd 8b04 	vpop	{d8-d9}
 800984e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009852:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009854:	2b03      	cmp	r3, #3
 8009856:	d1f5      	bne.n	8009844 <__kernel_rem_pio2f+0x3a8>
 8009858:	aa30      	add	r2, sp, #192	@ 0xc0
 800985a:	1f0b      	subs	r3, r1, #4
 800985c:	4413      	add	r3, r2
 800985e:	461a      	mov	r2, r3
 8009860:	4620      	mov	r0, r4
 8009862:	2800      	cmp	r0, #0
 8009864:	dc50      	bgt.n	8009908 <__kernel_rem_pio2f+0x46c>
 8009866:	4622      	mov	r2, r4
 8009868:	2a01      	cmp	r2, #1
 800986a:	dc5d      	bgt.n	8009928 <__kernel_rem_pio2f+0x48c>
 800986c:	ab30      	add	r3, sp, #192	@ 0xc0
 800986e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 8009872:	440b      	add	r3, r1
 8009874:	2c01      	cmp	r4, #1
 8009876:	dc67      	bgt.n	8009948 <__kernel_rem_pio2f+0x4ac>
 8009878:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800987c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8009880:	2e00      	cmp	r6, #0
 8009882:	d167      	bne.n	8009954 <__kernel_rem_pio2f+0x4b8>
 8009884:	edc7 6a00 	vstr	s13, [r7]
 8009888:	ed87 7a01 	vstr	s14, [r7, #4]
 800988c:	edc7 7a02 	vstr	s15, [r7, #8]
 8009890:	e7d8      	b.n	8009844 <__kernel_rem_pio2f+0x3a8>
 8009892:	ab30      	add	r3, sp, #192	@ 0xc0
 8009894:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 8009898:	440b      	add	r3, r1
 800989a:	4622      	mov	r2, r4
 800989c:	2a00      	cmp	r2, #0
 800989e:	da24      	bge.n	80098ea <__kernel_rem_pio2f+0x44e>
 80098a0:	b34e      	cbz	r6, 80098f6 <__kernel_rem_pio2f+0x45a>
 80098a2:	eef1 7a47 	vneg.f32	s15, s14
 80098a6:	edc7 7a00 	vstr	s15, [r7]
 80098aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80098ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098b2:	aa31      	add	r2, sp, #196	@ 0xc4
 80098b4:	2301      	movs	r3, #1
 80098b6:	429c      	cmp	r4, r3
 80098b8:	da20      	bge.n	80098fc <__kernel_rem_pio2f+0x460>
 80098ba:	b10e      	cbz	r6, 80098c0 <__kernel_rem_pio2f+0x424>
 80098bc:	eef1 7a67 	vneg.f32	s15, s15
 80098c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80098c4:	e7be      	b.n	8009844 <__kernel_rem_pio2f+0x3a8>
 80098c6:	ab30      	add	r3, sp, #192	@ 0xc0
 80098c8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8009794 <__kernel_rem_pio2f+0x2f8>
 80098cc:	440b      	add	r3, r1
 80098ce:	2c00      	cmp	r4, #0
 80098d0:	da05      	bge.n	80098de <__kernel_rem_pio2f+0x442>
 80098d2:	b10e      	cbz	r6, 80098d8 <__kernel_rem_pio2f+0x43c>
 80098d4:	eef1 7a67 	vneg.f32	s15, s15
 80098d8:	edc7 7a00 	vstr	s15, [r7]
 80098dc:	e7b2      	b.n	8009844 <__kernel_rem_pio2f+0x3a8>
 80098de:	ed33 7a01 	vldmdb	r3!, {s14}
 80098e2:	3c01      	subs	r4, #1
 80098e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80098e8:	e7f1      	b.n	80098ce <__kernel_rem_pio2f+0x432>
 80098ea:	ed73 7a01 	vldmdb	r3!, {s15}
 80098ee:	3a01      	subs	r2, #1
 80098f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80098f4:	e7d2      	b.n	800989c <__kernel_rem_pio2f+0x400>
 80098f6:	eef0 7a47 	vmov.f32	s15, s14
 80098fa:	e7d4      	b.n	80098a6 <__kernel_rem_pio2f+0x40a>
 80098fc:	ecb2 7a01 	vldmia	r2!, {s14}
 8009900:	3301      	adds	r3, #1
 8009902:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009906:	e7d6      	b.n	80098b6 <__kernel_rem_pio2f+0x41a>
 8009908:	ed72 7a01 	vldmdb	r2!, {s15}
 800990c:	edd2 6a01 	vldr	s13, [r2, #4]
 8009910:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009914:	3801      	subs	r0, #1
 8009916:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800991a:	ed82 7a00 	vstr	s14, [r2]
 800991e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009922:	edc2 7a01 	vstr	s15, [r2, #4]
 8009926:	e79c      	b.n	8009862 <__kernel_rem_pio2f+0x3c6>
 8009928:	ed73 7a01 	vldmdb	r3!, {s15}
 800992c:	edd3 6a01 	vldr	s13, [r3, #4]
 8009930:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009934:	3a01      	subs	r2, #1
 8009936:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800993a:	ed83 7a00 	vstr	s14, [r3]
 800993e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009942:	edc3 7a01 	vstr	s15, [r3, #4]
 8009946:	e78f      	b.n	8009868 <__kernel_rem_pio2f+0x3cc>
 8009948:	ed33 7a01 	vldmdb	r3!, {s14}
 800994c:	3c01      	subs	r4, #1
 800994e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009952:	e78f      	b.n	8009874 <__kernel_rem_pio2f+0x3d8>
 8009954:	eef1 6a66 	vneg.f32	s13, s13
 8009958:	eeb1 7a47 	vneg.f32	s14, s14
 800995c:	edc7 6a00 	vstr	s13, [r7]
 8009960:	ed87 7a01 	vstr	s14, [r7, #4]
 8009964:	eef1 7a67 	vneg.f32	s15, s15
 8009968:	e790      	b.n	800988c <__kernel_rem_pio2f+0x3f0>
 800996a:	bf00      	nop

0800996c <scalbnf>:
 800996c:	ee10 3a10 	vmov	r3, s0
 8009970:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009974:	d02b      	beq.n	80099ce <scalbnf+0x62>
 8009976:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800997a:	d302      	bcc.n	8009982 <scalbnf+0x16>
 800997c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009980:	4770      	bx	lr
 8009982:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8009986:	d123      	bne.n	80099d0 <scalbnf+0x64>
 8009988:	4b24      	ldr	r3, [pc, #144]	@ (8009a1c <scalbnf+0xb0>)
 800998a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009a20 <scalbnf+0xb4>
 800998e:	4298      	cmp	r0, r3
 8009990:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009994:	db17      	blt.n	80099c6 <scalbnf+0x5a>
 8009996:	ee10 3a10 	vmov	r3, s0
 800999a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800999e:	3a19      	subs	r2, #25
 80099a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80099a4:	4288      	cmp	r0, r1
 80099a6:	dd15      	ble.n	80099d4 <scalbnf+0x68>
 80099a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009a24 <scalbnf+0xb8>
 80099ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009a28 <scalbnf+0xbc>
 80099b0:	ee10 3a10 	vmov	r3, s0
 80099b4:	eeb0 7a67 	vmov.f32	s14, s15
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	bfb8      	it	lt
 80099bc:	eef0 7a66 	vmovlt.f32	s15, s13
 80099c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80099c4:	4770      	bx	lr
 80099c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009a2c <scalbnf+0xc0>
 80099ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80099ce:	4770      	bx	lr
 80099d0:	0dd2      	lsrs	r2, r2, #23
 80099d2:	e7e5      	b.n	80099a0 <scalbnf+0x34>
 80099d4:	4410      	add	r0, r2
 80099d6:	28fe      	cmp	r0, #254	@ 0xfe
 80099d8:	dce6      	bgt.n	80099a8 <scalbnf+0x3c>
 80099da:	2800      	cmp	r0, #0
 80099dc:	dd06      	ble.n	80099ec <scalbnf+0x80>
 80099de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80099e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80099e6:	ee00 3a10 	vmov	s0, r3
 80099ea:	4770      	bx	lr
 80099ec:	f110 0f16 	cmn.w	r0, #22
 80099f0:	da09      	bge.n	8009a06 <scalbnf+0x9a>
 80099f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009a2c <scalbnf+0xc0>
 80099f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009a30 <scalbnf+0xc4>
 80099fa:	ee10 3a10 	vmov	r3, s0
 80099fe:	eeb0 7a67 	vmov.f32	s14, s15
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	e7d9      	b.n	80099ba <scalbnf+0x4e>
 8009a06:	3019      	adds	r0, #25
 8009a08:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009a0c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009a10:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009a34 <scalbnf+0xc8>
 8009a14:	ee07 3a90 	vmov	s15, r3
 8009a18:	e7d7      	b.n	80099ca <scalbnf+0x5e>
 8009a1a:	bf00      	nop
 8009a1c:	ffff3cb0 	.word	0xffff3cb0
 8009a20:	4c000000 	.word	0x4c000000
 8009a24:	7149f2ca 	.word	0x7149f2ca
 8009a28:	f149f2ca 	.word	0xf149f2ca
 8009a2c:	0da24260 	.word	0x0da24260
 8009a30:	8da24260 	.word	0x8da24260
 8009a34:	33000000 	.word	0x33000000

08009a38 <floorf>:
 8009a38:	ee10 3a10 	vmov	r3, s0
 8009a3c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009a40:	3a7f      	subs	r2, #127	@ 0x7f
 8009a42:	2a16      	cmp	r2, #22
 8009a44:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009a48:	dc2b      	bgt.n	8009aa2 <floorf+0x6a>
 8009a4a:	2a00      	cmp	r2, #0
 8009a4c:	da12      	bge.n	8009a74 <floorf+0x3c>
 8009a4e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009ab4 <floorf+0x7c>
 8009a52:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009a56:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a5e:	dd06      	ble.n	8009a6e <floorf+0x36>
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	da24      	bge.n	8009aae <floorf+0x76>
 8009a64:	2900      	cmp	r1, #0
 8009a66:	4b14      	ldr	r3, [pc, #80]	@ (8009ab8 <floorf+0x80>)
 8009a68:	bf08      	it	eq
 8009a6a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009a6e:	ee00 3a10 	vmov	s0, r3
 8009a72:	4770      	bx	lr
 8009a74:	4911      	ldr	r1, [pc, #68]	@ (8009abc <floorf+0x84>)
 8009a76:	4111      	asrs	r1, r2
 8009a78:	420b      	tst	r3, r1
 8009a7a:	d0fa      	beq.n	8009a72 <floorf+0x3a>
 8009a7c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009ab4 <floorf+0x7c>
 8009a80:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009a84:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a8c:	ddef      	ble.n	8009a6e <floorf+0x36>
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	bfbe      	ittt	lt
 8009a92:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8009a96:	fa40 f202 	asrlt.w	r2, r0, r2
 8009a9a:	189b      	addlt	r3, r3, r2
 8009a9c:	ea23 0301 	bic.w	r3, r3, r1
 8009aa0:	e7e5      	b.n	8009a6e <floorf+0x36>
 8009aa2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009aa6:	d3e4      	bcc.n	8009a72 <floorf+0x3a>
 8009aa8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009aac:	4770      	bx	lr
 8009aae:	2300      	movs	r3, #0
 8009ab0:	e7dd      	b.n	8009a6e <floorf+0x36>
 8009ab2:	bf00      	nop
 8009ab4:	7149f2ca 	.word	0x7149f2ca
 8009ab8:	bf800000 	.word	0xbf800000
 8009abc:	007fffff 	.word	0x007fffff

08009ac0 <_init>:
 8009ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ac2:	bf00      	nop
 8009ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ac6:	bc08      	pop	{r3}
 8009ac8:	469e      	mov	lr, r3
 8009aca:	4770      	bx	lr

08009acc <_fini>:
 8009acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ace:	bf00      	nop
 8009ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ad2:	bc08      	pop	{r3}
 8009ad4:	469e      	mov	lr, r3
 8009ad6:	4770      	bx	lr
