include mapped_io
include usart
include timer

const
  ADCSRB*    = MappedIoRegister[uint8](0x24)
  ADCSRA*    = MappedIoRegister[uint8](0x25)
  ADC*       = MappedIoRegister[uint16](0x26)
  ADCL*      = MappedIoRegister[uint8](0x26)
  ADCH*      = MappedIoRegister[uint8](0x27)
  ADMUXB*    = MappedIoRegister[uint8](0x28)
  ADMUXA*    = MappedIoRegister[uint8](0x29)
  ACSR0A*    = MappedIoRegister[uint8](0x2A)
  ACSR0B*    = MappedIoRegister[uint8](0x2B)
  ACSR1A*    = MappedIoRegister[uint8](0x2C)
  ACSR1B*    = MappedIoRegister[uint8](0x2D)
  TIFR1*     = MappedIoRegister[uint8](0x2E)
  TIMSK1*    = MappedIoRegister[uint8](0x2F)
  TIFR2*     = MappedIoRegister[uint8](0x30)
  TIMSK2*    = MappedIoRegister[uint8](0x31)
  PCMSK0*    = MappedIoRegister[uint8](0x32)
  GPIOR0*    = MappedIoRegister[uint8](0x33)
  GPIOR1*    = MappedIoRegister[uint8](0x34)
  GPIOR2*    = MappedIoRegister[uint8](0x35)
  PINB*      = MappedIoRegister[uint8](0x36)
  DDRB*      = MappedIoRegister[uint8](0x37)
  PORTB*     = MappedIoRegister[uint8](0x38)
  PINA*      = MappedIoRegister[uint8](0x39)
  DDRA*      = MappedIoRegister[uint8](0x3A)
  PORTA*     = MappedIoRegister[uint8](0x3B)
  EECR*      = MappedIoRegister[uint8](0x3C)
  EEDR*      = MappedIoRegister[uint8](0x3D)
  EEAR*      = MappedIoRegister[uint16](0x3E)
  EEARL*     = MappedIoRegister[uint8](0x3E)
  EEARH*     = MappedIoRegister[uint8](0x3F)
  PCMSK1*    = MappedIoRegister[uint8](0x40)
  WDTCSR*    = MappedIoRegister[uint8](0x41)
  TCCR1C*    = MappedIoRegister[uint8](0x42)
  GTCCR*     = MappedIoRegister[uint8](0x43)
  ICR1*      = MappedIoRegister[uint16](0x44)
  ICR1L*     = MappedIoRegister[uint8](0x44)
  ICR1H*     = MappedIoRegister[uint8](0x45)
  OCR1B*     = MappedIoRegister[uint16](0x48)
  OCR1BL*    = MappedIoRegister[uint8](0x48)
  OCR1BH*    = MappedIoRegister[uint8](0x49)
  OCR1A*     = MappedIoRegister[uint16](0x4A)
  OCR1AL*    = MappedIoRegister[uint8](0x4A)
  OCR1AH*    = MappedIoRegister[uint8](0x4B)
  TCNT1*     = MappedIoRegister[uint16](0x4C)
  TCNT1L*    = MappedIoRegister[uint8](0x4C)
  TCNT1H*    = MappedIoRegister[uint8](0x4D)
  TCCR1B*    = MappedIoRegister[uint8](0x4E)
  TCCR1A*    = MappedIoRegister[uint8](0x4F)
  TCCR0A*    = MappedIoRegister[uint8](0x50)
  TCNT0*     = MappedIoRegister[uint8](0x52)
  TCCR0B*    = MappedIoRegister[uint8](0x53)
  MCUSR*     = MappedIoRegister[uint8](0x54)
  MCUCR*     = MappedIoRegister[uint8](0x55)
  OCR0A*     = MappedIoRegister[uint8](0x56)
  SPMCSR*    = MappedIoRegister[uint8](0x57)
  TIFR0*     = MappedIoRegister[uint8](0x58)
  TIMSK0*    = MappedIoRegister[uint8](0x59)
  GIFR*      = MappedIoRegister[uint8](0x5A)
  GIMSK*     = MappedIoRegister[uint8](0x5B)
  OCR0B*     = MappedIoRegister[uint8](0x5C)
  SP*        = MappedIoRegister[uint16](0x5D)
  SPL*       = MappedIoRegister[uint8](0x5D)
  SPH*       = MappedIoRegister[uint8](0x5E)
  SREG*      = MappedIoRegister[uint8](0x5F)
  DIDR0*     = MappedIoRegister[uint8](0x60)
  DIDR1*     = MappedIoRegister[uint8](0x61)
  PUEB*      = MappedIoRegister[uint8](0x62)
  PUEA*      = MappedIoRegister[uint8](0x63)
  PORTCR*    = MappedIoRegister[uint8](0x64)
  REMAP*     = MappedIoRegister[uint8](0x65)
  TOCPMCOE*  = MappedIoRegister[uint8](0x66)
  TOCPMSA0*  = MappedIoRegister[uint8](0x67)
  TOCPMSA1*  = MappedIoRegister[uint8](0x68)
  PHDE*      = MappedIoRegister[uint8](0x6A)
  PRR*       = MappedIoRegister[uint8](0x70)
  CCP*       = MappedIoRegister[uint8](0x71)
  CLKCR*     = MappedIoRegister[uint8](0x72)
  CLKPR*     = MappedIoRegister[uint8](0x73)
  OSCCAL0*   = MappedIoRegister[uint8](0x74)
  OSCTCAL0A* = MappedIoRegister[uint8](0x75)
  OSCTCAL0B* = MappedIoRegister[uint8](0x76)
  OSCCAL1*   = MappedIoRegister[uint8](0x77)
  UDR0*      = MappedIoRegister[uint8](0x80)
  UBRR0*     = MappedIoRegister[uint16](0x81)
  UBRR0L*    = MappedIoRegister[uint8](0x81)
  UBRR0H*    = MappedIoRegister[uint8](0x82)
  UCSR0D*    = MappedIoRegister[uint8](0x83)
  UCSR0C*    = MappedIoRegister[uint8](0x84)
  UCSR0B*    = MappedIoRegister[uint8](0x85)
  UCSR0A*    = MappedIoRegister[uint8](0x86)
  UDR1*      = MappedIoRegister[uint8](0x90)
  UBRR1*     = MappedIoRegister[uint16](0x91)
  UBRR1L*    = MappedIoRegister[uint8](0x91)
  UBRR1H*    = MappedIoRegister[uint8](0x92)
  UCSR1D*    = MappedIoRegister[uint8](0x93)
  UCSR1C*    = MappedIoRegister[uint8](0x94)
  UCSR1B*    = MappedIoRegister[uint8](0x95)
  UCSR1A*    = MappedIoRegister[uint8](0x96)
  TWSD*      = MappedIoRegister[uint8](0xA0)
  TWSAM*     = MappedIoRegister[uint8](0xA1)
  TWSA*      = MappedIoRegister[uint8](0xA2)
  TWSSRA*    = MappedIoRegister[uint8](0xA3)
  TWSCRB*    = MappedIoRegister[uint8](0xA4)
  TWSCRA*    = MappedIoRegister[uint8](0xA5)
  SPDR*      = MappedIoRegister[uint8](0xB0)
  SPSR*      = MappedIoRegister[uint8](0xB1)
  SPCR*      = MappedIoRegister[uint8](0xB2)
  ICR2*      = MappedIoRegister[uint16](0xC0)
  ICR2L*     = MappedIoRegister[uint8](0xC0)
  ICR2H*     = MappedIoRegister[uint8](0xC1)
  OCR2B*     = MappedIoRegister[uint16](0xC2)
  OCR2BL*    = MappedIoRegister[uint8](0xC2)
  OCR2BH*    = MappedIoRegister[uint8](0xC3)
  OCR2A*     = MappedIoRegister[uint16](0xC4)
  OCR2AL*    = MappedIoRegister[uint8](0xC4)
  OCR2AH*    = MappedIoRegister[uint8](0xC5)
  TCNT2*     = MappedIoRegister[uint16](0xC6)
  TCNT2L*    = MappedIoRegister[uint8](0xC6)
  TCNT2H*    = MappedIoRegister[uint8](0xC7)
  TCCR2C*    = MappedIoRegister[uint8](0xC8)
  TCCR2B*    = MappedIoRegister[uint8](0xC9)
  TCCR2A*    = MappedIoRegister[uint8](0xCA)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)

