<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002365A1-20030102-D00000.TIF SYSTEM "US20030002365A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00001.TIF SYSTEM "US20030002365A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00002.TIF SYSTEM "US20030002365A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00003.TIF SYSTEM "US20030002365A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00004.TIF SYSTEM "US20030002365A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00005.TIF SYSTEM "US20030002365A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00006.TIF SYSTEM "US20030002365A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00007.TIF SYSTEM "US20030002365A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00008.TIF SYSTEM "US20030002365A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00009.TIF SYSTEM "US20030002365A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00010.TIF SYSTEM "US20030002365A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00011.TIF SYSTEM "US20030002365A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030002365A1-20030102-D00012.TIF SYSTEM "US20030002365A1-20030102-D00012.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002365</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10073129</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020213</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-199188</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C005/02</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>G11C005/06</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>201000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>365</class>
<subclass>063000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>365</class>
<subclass>051000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Test apparatus for semiconductor device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Masahiro</given-name>
<family-name>Sato</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Junji</given-name>
<family-name>Akaza</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Nobumi</given-name>
<family-name>Kodama</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Hirohisa</given-name>
<family-name>Mizuno</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Takashi</given-name>
<family-name>Imura</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yasurou</given-name>
<family-name>Matsuzaki</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Fujitsu Limited</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>ARENT FOX KINTNER,</name-1>
<name-2>PLOTKIN &amp; KAHN, PLLC</name-2>
<address>
<address-1>Suite 600</address-1>
<address-2>1050 Connecticut Avenue, N.W.</address-2>
<city>Washington</city>
<state>DC</state>
<postalcode>20036-5339</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A test apparatus for a semiconductor device, which improves the reliability of an operational test on target devices on a wafer using BOST (Built Out Self Test) and BIST (Built In Self Test). The test apparatus includes an external test unit, the BIST circuit formed in the semiconductor device, and BOST device which is coupled between the external test unit and the semiconductor device. Pattern data for a pattern dependency test is stored in the BIST circuit and pattern data for a timing dependency test is stored in the BOST device. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a test apparatus for a semiconductor device, and, more particularly, to a test apparatus equipped with a test circuit connected between a semiconductor device and an external test unit. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> In case where a test for circuit functions or electric characteristics or the like is performed on a plurality of chips of semiconductor memory devices on a wafer, conventionally, a probe is made to contact a pad of each chip and is connected to a test apparatus via a connection cable. The test apparatus provides a predetermined test program to each chip and conducts individual function tests in accordance with the test program. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The probe test suffers a poor precision of signal waveforms to be supplied to the test apparatus and cannot sufficiently secure the reliability in an operational test on a semiconductor memory device which operates at a high speed. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As the operational speeds and the capacities of recent semiconductor memory devices are increased, there arises a problem such that the performance of an external test unit cannot follow up the characteristics of the semiconductor memory devices. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> To supplement the performance of the external test unit, therefore, a test chip called Built Out Self Test (BOST) or a test circuit which is called Built In Self Test (BIST) and preformed in each chip is intervened between a wafer and the external test unit. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Japanese Laid-Open Patent Publication No. 2000-100880 or Japanese Lain-Open Patent Publication No. 9-49864 discloses a test apparatus which has a BOST or BIST provided between an external test unit and a circuit to be measured and performs an operational test. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> However, all tests, such as a timing dependency test and a pattern dependency test, cannot be controlled by the BOST or BIST. In other words, there are test items that can be executed only in a low-speed operational test which is conducted by an external test unit. This makes it difficult to speed up an operational test on target devices on a wafer. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Accordingly, it is an object of the present invention to provide a test apparatus for a semiconductor device, which improves the reliability of an operational test on target devices on a wafer using BOST and BIST. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> In one aspect of the present invention, a test apparatus for testing a semiconductor device is provided. The test apparatus includes an external test unit, a test circuit formed in the semiconductor device, and a test device which is coupled between the external test unit and the semiconductor device. Pattern data for a pattern dependency test is stored in the test circuit and pattern data for a timing dependency test is stored in the test device. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In another aspect of the present invention, a semiconductor device is provided. The semiconductor device includes a BIST circuit in which plural pieces of test pattern data for performing a pattern dependency test are stored. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Other aspects and advantages of the invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which: </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic block diagram of a test apparatus according to one embodiment of the present invention; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a schematic block diagram of a pattern generating circuit of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic block diagram of a decision circuit of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic circuit diagram showing an input/output circuit of the decision circuit of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a schematic block diagram of a BOST of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a schematic circuit diagram of an input/output circuit of the BOST of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a schematic circuit diagram of a driver of the input/output circuit of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a cross-sectional view showing the connection between the BOST chip of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and a wafer; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is an explanatory diagram showing the connection between the BOST chip of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and the wafer; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a schematic side view illustrating one connection between the BOST chip of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and the wafer; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a schematic side view illustrating another connection between the BOST chip of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and the wafer; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a schematic side view illustrating a different connection between the BOST chip of the test apparatus of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and the wafer; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a schematic block diagram for explaining an access test; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a schematic block diagram of a decision circuit of a test circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> is a waveform diagram illustrating clock signals which are generated by the decision circuit of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> is a waveform diagram illustrating output signals of a memory chip which are generated by the decision circuit of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference> is a schematic block diagram of another decision circuit of the test circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 18</cross-reference> is a waveform diagram illustrating the operation of the decision circuit of <cross-reference target="DRAWINGS">FIG. 17</cross-reference>; </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 19</cross-reference> is a waveform diagram illustrating the operation of the decision circuit of <cross-reference target="DRAWINGS">FIG. 17</cross-reference>; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 20</cross-reference> is a schematic block diagram of a further decision circuit of the test circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; and </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is a schematic block diagram of a different decision circuit of the test circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In the drawings, like numerals are used for like elements throughout. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic block diagram of a test apparatus <highlight><bold>100</bold></highlight> according to one embodiment of the present invention. The test apparatus <highlight><bold>100</bold></highlight> includes an external test unit <highlight><bold>1</bold></highlight>, a BOST device (hereinafter called &ldquo;BOST&rdquo;) <highlight><bold>3</bold></highlight> and a BIST circuit (hereinafter called &ldquo;BIST&rdquo;) <highlight><bold>4</bold></highlight>. The BOST <highlight><bold>3</bold></highlight> is connected between a memory chip <highlight><bold>2</bold></highlight> or a to-be-tested chip on a wafer and the external test unit <highlight><bold>1</bold></highlight>. The BOST <highlight><bold>3</bold></highlight> is a semiconductor chip for a test. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The BIST <highlight><bold>4</bold></highlight> is a test circuit formed in the memory chip <highlight><bold>2</bold></highlight>. Stored in the BIST <highlight><bold>4</bold></highlight> are test patterns, such as march, refresh, disturb and long cycle, for a pattern dependency test. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The BOST <highlight><bold>3</bold></highlight> receives BOST-IN signals including supply voltages V<highlight><subscript>DD </subscript></highlight>and GND from the external test unit <highlight><bold>1</bold></highlight>. The BOST <highlight><bold>3</bold></highlight> includes a pattern generating circuit <highlight><bold>5</bold></highlight> and a decision circuit <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The BOST <highlight><bold>3</bold></highlight> supplies the BIST <highlight><bold>4</bold></highlight> in the memory chip <highlight><bold>2</bold></highlight> with BOST-OUT signals including the supply voltages V<highlight><subscript>DD </subscript></highlight>and GND. The BOST-OUT signals are test mode signals for activating the BIST <highlight><bold>4</bold></highlight>. The BIST <highlight><bold>4</bold></highlight> performs a pattern dependency test using prestored test patterns in accordance with the BOST-OUT signals and generates signals indicating test results. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The BIST <highlight><bold>4</bold></highlight> supplies the BOST <highlight><bold>3</bold></highlight> with signals DATA<highlight><bold>0</bold></highlight> to DATAn indicating test results. The decision circuit <highlight><bold>6</bold></highlight> of the BOST <highlight><bold>3</bold></highlight> determines whether the test results are correct according to the signals DATA<highlight><bold>0</bold></highlight> to DATAn and supplies the external test unit <highlight><bold>1</bold></highlight> with signals indicating test results. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The pattern generating circuit <highlight><bold>5</bold></highlight> will now be described referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The pattern generating circuit <highlight><bold>5</bold></highlight> includes a pattern memory <highlight><bold>7</bold></highlight>, a timing generator <highlight><bold>8</bold></highlight>, a wave formatter <highlight><bold>9</bold></highlight>, a counter <highlight><bold>10</bold></highlight> and a clock buffer <highlight><bold>11</bold></highlight>. The pattern memory <highlight><bold>7</bold></highlight> is supplied with a BOST clock signal or a control signal from the external test unit <highlight><bold>1</bold></highlight>. The pattern memory <highlight><bold>7</bold></highlight> supplies the timing generator <highlight><bold>8</bold></highlight> with prestored test pattern data PT for pattern data for a timing dependency test in accordance with the BOST clock signal. The test pattern data PT includes front pattern data. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The timing generator <highlight><bold>8</bold></highlight> generates a reference clock signal CLK and supplies the reference clock signal CLK to the wave formatter <highlight><bold>9</bold></highlight> and the counter <highlight><bold>10</bold></highlight>. The timing generator <highlight><bold>8</bold></highlight> also provides the test pattern data PT to the wave formatter <highlight><bold>9</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The wave formatter <highlight><bold>9</bold></highlight> receives an expected-value control signal or a signal DATA from the external test unit <highlight><bold>1</bold></highlight> and selects either front pattern data or back pattern data and supplies the selected pattern data to the clock buffer <highlight><bold>11</bold></highlight>. When the front pattern data is selected, the wave formatter <highlight><bold>9</bold></highlight> supplies the front pattern data directly to the clock buffer <highlight><bold>11</bold></highlight>. When the back pattern data is selected, the wave formatter <highlight><bold>9</bold></highlight> inverts the front pattern data to generate the back pattern data. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The counter <highlight><bold>10</bold></highlight> counts the pulses of the reference clock signal CLK and provides a count-up signal to the clock buffer <highlight><bold>11</bold></highlight> when the count value reaches a predetermined pulse number. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The clock buffer <highlight><bold>11</bold></highlight> receives test pattern data from the wave formatter <highlight><bold>9</bold></highlight> and supplies that test pattern data to the memory chip <highlight><bold>2</bold></highlight> every time it receives the count-up signal. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The memory chip <highlight><bold>2</bold></highlight> performs a timing dependency test based on the test pattern data supplied from the clock buffer <highlight><bold>11</bold></highlight> and the BOST-OUT signals supplied from the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The decision circuit <highlight><bold>6</bold></highlight> will now be explained with reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The decision circuit <highlight><bold>6</bold></highlight> includes a driver <highlight><bold>12</bold></highlight>, a comparator <highlight><bold>13</bold></highlight>, a P/F decision circuit <highlight><bold>14</bold></highlight> and a result holding RAM <highlight><bold>15</bold></highlight>. The driver <highlight><bold>12</bold></highlight> receives test pattern data PT, generated by the pattern generating circuit <highlight><bold>5</bold></highlight>, as write data WD and supplies the write data WD to the memory chip <highlight><bold>2</bold></highlight>. The test pattern data PT is a write data pattern to be written in the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> After an operation of writing data in the memory chip <highlight><bold>2</bold></highlight> is finished, the written data is sequentially read from the memory chip <highlight><bold>2</bold></highlight>. The comparator <highlight><bold>13</bold></highlight> receives the write data WD and compares the write data WD with read data RD. The comparator <highlight><bold>13</bold></highlight> generates a comparison signal of &ldquo;0&rdquo; when the write data WD matches with the read data RD and generates a comparison signal of &ldquo;1&rdquo; when there is no match. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The P/F decision circuit <highlight><bold>14</bold></highlight> receives the comparison signal from the comparator <highlight><bold>13</bold></highlight> and the expected-value control signal DATA from the pattern generating circuit <highlight><bold>5</bold></highlight>. When the comparison signal is &ldquo;0&rdquo;, the P/F decision circuit <highlight><bold>14</bold></highlight> supplies the result holding RAM <highlight><bold>15</bold></highlight> with a decision signal having the same value (e.g., 0) as the value of the expected-value control signal DATA. When the comparison signal is &ldquo;1&rdquo;, the P/F decision circuit <highlight><bold>14</bold></highlight> supplies the result holding RAM <highlight><bold>15</bold></highlight> with a decision signal having a value (e.g., 1) opposite to the value of the expected-value control signal DATA. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The result holding RAM <highlight><bold>15</bold></highlight> stores the decision signal supplied from the P/F decision circuit <highlight><bold>14</bold></highlight>. When the pattern generating circuit <highlight><bold>5</bold></highlight> provides an output command signal OCM to the result holding RAM <highlight><bold>15</bold></highlight> after an operation of reading data from the memory chip <highlight><bold>2</bold></highlight> is finished, the result holding RAM <highlight><bold>15</bold></highlight> supplies the stored decision signal to the external test unit <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> When receiving the decision signal having the same value as the value of the expected-value control signal DATA from the P/F decision circuit <highlight><bold>14</bold></highlight> after the read operation is completed, the external test unit <highlight><bold>1</bold></highlight> decides that the memory chip <highlight><bold>2</bold></highlight> is normal. When receiving the decision signal whose value is opposite to the value of the expected-value control signal DATA from the P/F decision circuit <highlight><bold>14</bold></highlight>, the external test unit <highlight><bold>1</bold></highlight> decides that the memory chip <highlight><bold>2</bold></highlight> is defective. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> supply voltage V<highlight><subscript>DD </subscript></highlight>and a ground potential GND are supplied as input/output determining supply voltages to the decision circuit <highlight><bold>6</bold></highlight> from the external test unit <highlight><bold>1</bold></highlight>. Specifically, the supply voltage V<highlight><subscript>DD </subscript></highlight>and the ground potential GND are supplied to the driver <highlight><bold>12</bold></highlight> and the comparator <highlight><bold>13</bold></highlight> of the decision circuit <highlight><bold>6</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The driver <highlight><bold>12</bold></highlight> receives the test pattern data PT and supplies the memory chip <highlight><bold>2</bold></highlight> with a write data signal having a maximum amplitude set by the potential difference between the supply voltage V<highlight><subscript>DD </subscript></highlight>and the ground potential GND. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The comparator <highlight><bold>13</bold></highlight> generates a predetermined decision level based on the supply voltage V<highlight><subscript>DD </subscript></highlight>and the ground potential GND and generates a binary comparison signal of &ldquo;1&rdquo; or &ldquo;0&rdquo; by comparing the read data from the memory chip <highlight><bold>2</bold></highlight> with the predetermined decision level. The output level of the driver <highlight><bold>12</bold></highlight> and the decision level of the comparator <highlight><bold>13</bold></highlight> can be adjusted arbitrarily by changing the voltage levels of the supply voltage V<highlight><subscript>DD </subscript></highlight>and the ground potential GND. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, different supply voltages are supplied to the BOST <highlight><bold>3</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight>. In case of conducting an operational test on the memory chip <highlight><bold>2</bold></highlight>, a supply voltage which is out the operation-guaranteeing range may be supplied in order to guarantee the supply voltage margin. Because the BOST <highlight><bold>3</bold></highlight> includes a circuit which needs to be operated with a high precision, such as a circuit for a timing test, a constant supply voltage of, for example, 3.3 V should be supplied to the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> For example, the voltage of a voltage supply V<highlight><subscript>DD1 </subscript></highlight>is supplied to the memory chip <highlight><bold>2</bold></highlight> from the external test unit <highlight><bold>1</bold></highlight> and the voltage of a voltage supply V<highlight><subscript>DD2 </subscript></highlight>different from the voltage supply V<highlight><subscript>DD1 </subscript></highlight>is supplied to the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The BOST <highlight><bold>3</bold></highlight> includes a BOST circuit <highlight><bold>16</bold></highlight>, a memory-chip I/O circuit <highlight><bold>17</bold></highlight> connected between the BOST circuit <highlight><bold>16</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight>, and a test-apparatus I/O circuit <highlight><bold>18</bold></highlight> connected between the BOST circuit <highlight><bold>16</bold></highlight> and the external test unit <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> The memory chip <highlight><bold>2</bold></highlight> is supplied with the voltage of the high-potential voltage supply V<highlight><subscript>DD1 </subscript></highlight>of 3.9 V from the external test unit <highlight><bold>1</bold></highlight> and the BOST <highlight><bold>3</bold></highlight> is supplied with the voltage of the high-potential voltage supply V<highlight><subscript>DD2 </subscript></highlight>of 3.3 V from the external test unit <highlight><bold>1</bold></highlight>. The voltage of a low-potential voltage supply V<highlight><subscript>SS </subscript></highlight>is supplied to both the memory chip <highlight><bold>2</bold></highlight> and the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The input/output of signals between the BOST circuit <highlight><bold>16</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight> is carried out via the memory-chip I/O circuit <highlight><bold>17</bold></highlight>. The input/output of signals between the BOST circuit <highlight><bold>16</bold></highlight> and the external test unit <highlight><bold>1</bold></highlight> is carried out via the test-apparatus I/O circuit <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Output-level generation voltages V<highlight><subscript>H </subscript></highlight>and V<highlight><subscript>L </subscript></highlight>and input-level determining reference voltages V<highlight><subscript>RH </subscript></highlight>and V<highlight><subscript>RL </subscript></highlight>are supplied to the memory-chip I/O circuit <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> The memory-chip I/O circuit <highlight><bold>17</bold></highlight> will now be discussed with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The memory-chip I/O circuit <highlight><bold>17</bold></highlight> includes I/O buffers <highlight><bold>19</bold></highlight> which are equal in quantity to the input/output terminals of the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Each I/O buffer <highlight><bold>19</bold></highlight> includes a driver <highlight><bold>20</bold></highlight>, comparators <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>and a buffer circuit <highlight><bold>22</bold></highlight>. The output-level generation voltages V<highlight><subscript>H </subscript></highlight>and V<highlight><subscript>L </subscript></highlight>are supplied to the driver <highlight><bold>20</bold></highlight>. Based on an input signal IN from the BOST circuit <highlight><bold>16</bold></highlight>, the driver <highlight><bold>20</bold></highlight> supplies the memory chip <highlight><bold>2</bold></highlight> with an output signal OUT having a maximum amplitude set by the potential difference between the output-level generation voltages V<highlight><subscript>H </subscript></highlight>and V<highlight><subscript>L</subscript></highlight>. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> The input-level reference voltage V<highlight><subscript>RH </subscript></highlight>is provided to the comparator <highlight><bold>21</bold></highlight><highlight><italic>a</italic></highlight>. When the voltage of the signal supplied from the memory chip <highlight><bold>2</bold></highlight> is higher than the reference voltage V<highlight><subscript>RH</subscript></highlight>, the comparator <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>supplies an output signal having an H (high) level to the buffer circuit <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> The input-level reference voltage V<highlight><subscript>RL </subscript></highlight>is provided to the comparator <highlight><bold>21</bold></highlight><highlight><italic>b</italic></highlight>. When the voltage of the signal supplied from the memory chip <highlight><bold>2</bold></highlight> is lower than the reference voltage V<highlight><subscript>RL</subscript></highlight>, the comparator <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>supplies an output signal having an L (low) level to the buffer circuit <highlight><bold>22</bold></highlight>. The reference voltage V<highlight><subscript>RH </subscript></highlight>is higher than the reference voltage V<highlight><subscript>RL</subscript></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> presents a schematic circuit diagram of the driver <highlight><bold>20</bold></highlight>. The input signal IN is supplied to the gate of an N channel MOS (NMOS) transistor Tr<highlight><bold>1</bold></highlight> and also to the gate of an NMOS transistor Tr<highlight><bold>2</bold></highlight> via an inverter circuit <highlight><bold>23</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The voltage of the voltage supply V<highlight><subscript>SS </subscript></highlight>is supplied to the source of the transistor Tr<highlight><bold>1</bold></highlight> whose drain is connected to the drain of a P channel MOS (PMOS) transistor Tr<highlight><bold>3</bold></highlight>. The voltage of the voltage supply V<highlight><subscript>SS </subscript></highlight>is supplied to the source of the transistor Tr<highlight><bold>2</bold></highlight> whose drain is connected to the drain of a PMOS transistor Tr<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> The output-level generation voltage V<highlight><subscript>H </subscript></highlight>is supplied to the sources of the transistors Tr<highlight><bold>3</bold></highlight> and Tr<highlight><bold>4</bold></highlight>, the gate of the transistor Tr<highlight><bold>3</bold></highlight> is connected to the drain of the transistor Tr<highlight><bold>4</bold></highlight> whose gate is connected to the drain of the transistor Tr<highlight><bold>3</bold></highlight>. The drain of the transistor Tr<highlight><bold>3</bold></highlight> is connected to the input terminal of an inverter circuit <highlight><bold>23</bold></highlight><highlight><italic>b </italic></highlight>as an output stage. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> The inverter circuit <highlight><bold>23</bold></highlight><highlight><italic>b </italic></highlight>is supplied with the output-level generation voltage V<highlight><subscript>H </subscript></highlight>as a high-potential supply voltage and with the output-level generation voltage V<highlight><subscript>L </subscript></highlight>as a low-potential supply voltage. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> The inverter circuit <highlight><bold>23</bold></highlight><highlight><italic>b </italic></highlight>outputs the output signal OUT which is in phase with the input signal of the driver <highlight><bold>20</bold></highlight>. The output signal OUT varies between the output-level generation voltages V<highlight><subscript>H </subscript></highlight>and V<highlight><subscript>L</subscript></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the BOSTs <highlight><bold>3</bold></highlight> are connected to the memory chip <highlight><bold>2</bold></highlight> formed on a wafer <highlight><bold>25</bold></highlight> via a contactor substrate <highlight><bold>24</bold></highlight>. Each BOST <highlight><bold>3</bold></highlight> is connected to the associated in memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the BOST <highlight><bold>3</bold></highlight> is connected to the memory chip <highlight><bold>2</bold></highlight> via a switch circuit <highlight><bold>26</bold></highlight> which is connected to an intra-substrate interconnection line of the contactor substrate <highlight><bold>24</bold></highlight>. The switch circuit <highlight><bold>26</bold></highlight> is opened or closed in response to an enable signal EN output from the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> The BOST <highlight><bold>3</bold></highlight> generates the enable signal EN based on a decision signal read from the result holding RAM <highlight><bold>15</bold></highlight> of the decision circuit <highlight><bold>6</bold></highlight>. When the memory chip <highlight><bold>2</bold></highlight> is determined as defective based on the decision signal, the enable signal EN disables the switch circuit <highlight><bold>26</bold></highlight>. When the memory chip <highlight><bold>2</bold></highlight> is determined as normal, the enable signal EN enables the switch circuit <highlight><bold>26</bold></highlight>. The memory chip <highlight><bold>2</bold></highlight> that has been decided as defective in the operational test, it is disconnected from the BOST <highlight><bold>3</bold></highlight> and the supply of the BOST-OUT signals to the memory chip <highlight><bold>2</bold></highlight> is stopped. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 10 through 12</cross-reference> illustrate different connections between the BOST <highlight><bold>3</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> According to the connection method shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, contactors <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>are formed on both the top and bottom surfaces of the BOST chip <highlight><bold>3</bold></highlight>. In this case, the BOST chip <highlight><bold>3</bold></highlight> is sandwiched between the contactor substrate <highlight><bold>24</bold></highlight> and the wafer <highlight><bold>25</bold></highlight>, the external test unit <highlight><bold>1</bold></highlight> is connected to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight> via the BOST chip <highlight><bold>3</bold></highlight> which is connected in close proximity to the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> The BOST-IN signals are supplied to the BOST <highlight><bold>3</bold></highlight> from the external test unit <highlight><bold>1</bold></highlight> via the contactor substrate <highlight><bold>24</bold></highlight>, and the BOST-OUT signals generated in the BOST <highlight><bold>3</bold></highlight> are supplied to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight> via the contactors <highlight><bold>27</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> According to the connection method, a package for retaining the BOST chip <highlight><bold>3</bold></highlight> may be formed and contactors may be formed on both the top and bottom surfaces of the package. In this case, it is possible to retain different BOST chips <highlight><bold>3</bold></highlight> in a general-purpose package and connect the contactor substrate <highlight><bold>24</bold></highlight> to the wafer <highlight><bold>25</bold></highlight> by the BOST <highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> According to the connection method shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, contactors <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>are formed only on a first surface of the BOST chip <highlight><bold>3</bold></highlight>, and a second surface of the BOST chip <highlight><bold>3</bold></highlight> is adhered to the contactor substrate <highlight><bold>24</bold></highlight>. As the contactors <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>of the BOST chip <highlight><bold>3</bold></highlight> are made to contact the memory chip <highlight><bold>2</bold></highlight>, the external test unit <highlight><bold>1</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight> are connected via the BOST chip <highlight><bold>3</bold></highlight>. At this time, the BOST chip <highlight><bold>3</bold></highlight> is connected in close proximity to the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> According to the connection method shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the contactors <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>are formed on the first surface of the BOST chip <highlight><bold>3</bold></highlight>. The BOST chip <highlight><bold>3</bold></highlight> is retained in a socket <highlight><bold>28</bold></highlight> and the contactors <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>are respectively connected to contactors <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>b </italic></highlight>of the socket <highlight><bold>28</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Contactors <highlight><bold>29</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>d </italic></highlight>are formed on the upper end of the outer wall of the socket <highlight><bold>28</bold></highlight>. Some contactors <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>of the socket <highlight><bold>28</bold></highlight> are connected to the contactors <highlight><bold>29</bold></highlight><highlight><italic>c </italic></highlight>through the inside of the outer wall of the socket <highlight><bold>28</bold></highlight>. The other contactors <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>are connected to the contactors <highlight><bold>29</bold></highlight><highlight><italic>d </italic></highlight>via contactors <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>formed in the contactor substrate <highlight><bold>24</bold></highlight> and interconnection lines <highlight><bold>30</bold></highlight> laid in the outer wall. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> The socket <highlight><bold>28</bold></highlight> is fastened into a cap <highlight><bold>31</bold></highlight> which is provided with pogo pins <highlight><bold>32</bold></highlight>. The pogo pins <highlight><bold>32</bold></highlight> are respectively connected to the contactors <highlight><bold>29</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>d</italic></highlight>. The pogo pins <highlight><bold>32</bold></highlight> are also connected to the external test unit <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> The contactors <highlight><bold>29</bold></highlight><highlight><italic>b </italic></highlight>of the socket <highlight><bold>28</bold></highlight> are connected to contactors <highlight><bold>33</bold></highlight> formed in the contactor substrate <highlight><bold>24</bold></highlight>. Each contactor <highlight><bold>33</bold></highlight> has a needle-like portion which runs through the contactor substrate <highlight><bold>24</bold></highlight>. The distal ends of the contactors <highlight><bold>33</bold></highlight> are connected to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> In the connection method, as the contactors <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>of the BOST chip <highlight><bold>3</bold></highlight> are made to contact the contactors <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>b </italic></highlight>of the socket <highlight><bold>28</bold></highlight>, the external test unit <highlight><bold>1</bold></highlight> is connected to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight> via the BOST chip <highlight><bold>3</bold></highlight>. At this time, the BOST chip <highlight><bold>3</bold></highlight> is connected in close proximity to the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> shows a method of measuring the access time of the memory chip <highlight><bold>2</bold></highlight> using the BOST <highlight><bold>3</bold></highlight> at the time of performing an operational test on the memory chip <highlight><bold>2</bold></highlight>. The pattern generating circuit <highlight><bold>5</bold></highlight> in the BOST <highlight><bold>3</bold></highlight> provides the clock signal CLK to the memory chip <highlight><bold>2</bold></highlight> and the decision circuit <highlight><bold>6</bold></highlight>. In accordance with the clock signal CLK, the memory chip <highlight><bold>2</bold></highlight> operates and provides an output signal DQ (DATA) to the decision circuit <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Let x be the length of the interconnection line for supplying the clock signal CLK to the memory chip <highlight><bold>2</bold></highlight> from the pattern generating circuit <highlight><bold>5</bold></highlight>, y be the length of the interconnection line for supplying the output signal DQ to the decision circuit <highlight><bold>6</bold></highlight> from the memory chip <highlight><bold>2</bold></highlight> and x&plus;y be the length of the interconnection line for supplying the clock signal CLK to the decision circuit <highlight><bold>6</bold></highlight> from the pattern generating circuit <highlight><bold>5</bold></highlight>. The decision circuit <highlight><bold>6</bold></highlight> compares the input timing for the output signal DQ with the input timing for the clock signal CLK to measure the access time from the supply of the clock signal CLK to the memory chip <highlight><bold>2</bold></highlight> to the outputting of the output signal DQ. That is, the method can measure the access time without using a correction circuit for correcting delays caused by the interconnection lines x and y. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> The structure for determining the access time will now be described. The decision circuit <highlight><bold>6</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference> includes latch circuits <highlight><bold>34</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>34</bold></highlight><highlight><italic>b</italic></highlight>, a selection circuit <highlight><bold>35</bold></highlight>, a frequency counter <highlight><bold>36</bold></highlight>, a high frequency generator <highlight><bold>37</bold></highlight> and an access time determining circuit <highlight><bold>38</bold></highlight> in addition to the driver <highlight><bold>12</bold></highlight>, the comparator <highlight><bold>13</bold></highlight>, the P/F decision circuit <highlight><bold>14</bold></highlight> and the result holding RAM <highlight><bold>15</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> The latch circuit <highlight><bold>34</bold></highlight><highlight><italic>a </italic></highlight>compares the voltage of the clock signal CLK supplied from the pattern generating circuit <highlight><bold>5</bold></highlight> with a predetermined decision voltage and generates an access clock signal clk of an H level or L level, as shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>. The latch circuit <highlight><bold>34</bold></highlight><highlight><italic>b </italic></highlight>compares the voltage of the output signal DQ supplied from the memory chip <highlight><bold>2</bold></highlight> with a predetermined decision voltage and generates an access signal dq of an H level or L level, as shown in <cross-reference target="DRAWINGS">FIG. 16</cross-reference>. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> The selection circuit <highlight><bold>35</bold></highlight> receives the access clock signal clk and the access signal dq and generates an output signal which goes to an H level in response to that one of the access clock signal clk and access signal dq which rises earlier and goes to an L level in response to the signal that rises later. That is, the selection circuit <highlight><bold>35</bold></highlight> generates an EOR logical signal of the access clock signal clk and the access signal dq. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> The frequency counter <highlight><bold>36</bold></highlight> counts the number of pulses of a high-frequency pulse signal from the high frequency generator <highlight><bold>37</bold></highlight>. The frequency counter <highlight><bold>36</bold></highlight> resets the count value and starts counting the number of pulses of the output signal of the high frequency generator <highlight><bold>37</bold></highlight> in response to the rising of the output signal of the selection circuit <highlight><bold>35</bold></highlight>, and stops counting in response to the falling of the output signal of the selection circuit <highlight><bold>35</bold></highlight>. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> The access time determining circuit <highlight><bold>38</bold></highlight> compares the count value of the frequency counter <highlight><bold>36</bold></highlight> with a predetermined reference value and outputs a comparison result. Based on the comparison result, it is determined whether the access time lies within a predetermined range. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 17, a</cross-reference> description will be given of the decision circuit <highlight><bold>6</bold></highlight> which includes the access time determining circuit in case where the output signals DQ of plural bits are output in parallel from the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> The decision circuit <highlight><bold>6</bold></highlight> includes the access time determining circuit <highlight><bold>38</bold></highlight>, first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b</italic></highlight>, an OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and an AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> The clock signal CLK is latched in the latch circuit (not shown) and the access clock signal clk is generated. The access clock signal clk is supplied to the first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> Output signals DQ<highlight><bold>1</bold></highlight> to DQ<highlight><bold>3</bold></highlight> are latched in the respective latch circuits (not shown) and access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> are generated. The access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> are supplied to the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a</italic></highlight>. The output signal of the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>is supplied to the first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a</italic></highlight>, and the output signal of the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>is supplied to the second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> A high-frequency pulse signal is supplied to each of the first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b</italic></highlight>. The first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>starts counting the pulses of the pulse signal at the rising of the output signal of the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and stops counting at the rising of the access clock signal clk. The second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>starts counting the pulses of the pulse signal at the rising of the access clock signal clk and stops counting at the falling of the output signal of the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> The count values of the first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>are supplied to the access time determining circuit <highlight><bold>38</bold></highlight> which in turn determines the access time based on the count values. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> When the rising times of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> differ from one another, as shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>, an output signal out<highlight><bold>1</bold></highlight> is output from the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and an output signal out<highlight><bold>2</bold></highlight> is output from the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> A signal eor rises in response to the rising of the output signal out<highlight><bold>1</bold></highlight> and falls in response to the falling of the output signal out<highlight><bold>2</bold></highlight>. That is, the signal eor indicates the EOR logic of the output signals out<highlight><bold>1</bold></highlight> and out<highlight><bold>2</bold></highlight> and represents the skew of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> The operation of the access time determining circuit <highlight><bold>38</bold></highlight> will now be described by referring to <cross-reference target="DRAWINGS">FIG. 19</cross-reference>. To begin with, a description will be given of the case where the rising of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> leads the rising of the access clock signal clk (the case of a signal eor<highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> In this case, a time t<highlight><bold>1</bold></highlight> from the rising of the signal eor<highlight><bold>1</bold></highlight> to the rising of the access clock signal clk is the access time that should be guaranteed. At the rising of the signal eor<highlight><bold>1</bold></highlight>, the first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>is reset and starts the counting operation. The first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>performs the counting operation during the time t<highlight><bold>1</bold></highlight> from the rising of the signal eor<highlight><bold>1</bold></highlight> to the falling of the access clock signal clk. Therefore, the count value of the first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>during the time t<highlight><bold>1</bold></highlight> is supplied to the access time determining circuit <highlight><bold>38</bold></highlight>. The access time determining circuit <highlight><bold>38</bold></highlight> determines the access time based on the count value and generates a decision signal JG. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> A description will now be given of the case where the rising of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> lags behind the rising of the access clock signal clk (the case of a signal eor<highlight><bold>2</bold></highlight>). </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> In this case, a time t<highlight><bold>2</bold></highlight> from the rising of the access clock signal clk to the falling of the signal eor<highlight><bold>2</bold></highlight> is the access time that should be guaranteed. At the rising of the access clock signal clk, the second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>is reset and starts the counting operation. The second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>performs the counting operation during the time t<highlight><bold>2</bold></highlight> from the rising of the access clock signal clk to the falling of the signal eor<highlight><bold>2</bold></highlight>. Therefore, the count value of the second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>during the time t<highlight><bold>2</bold></highlight> is supplied to the access time determining circuit <highlight><bold>38</bold></highlight>. The access time determining circuit <highlight><bold>38</bold></highlight> determines the access time based on the count value and generates the decision signal JG. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> A description will now be given of the case where the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> rise around the rising of the access clock signal clk (the case of a signal eor<highlight><bold>3</bold></highlight>). In this case, a time t<highlight><bold>3</bold></highlight> from the rising of the signal eor<highlight><bold>3</bold></highlight> to the falling thereof is the access time that should be guaranteed. During the time from the rising of the signal eor<highlight><bold>3</bold></highlight> to the rising of the access clock signal clk, the first frequency counter <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>performs the counting operation. During the time from the rising of the access clock signal clk to the falling of the signal eor<highlight><bold>3</bold></highlight>, the second frequency counter <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>performs the counting operation. The count values of the first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>are supplied to the access time determining circuit <highlight><bold>38</bold></highlight>. The access time determining circuit <highlight><bold>38</bold></highlight> determines the access time based on the two count values and generates the decision signal JG. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> There may be a case where a signal for stopping the counting operation is not supplied to one of the first and second frequency counters <highlight><bold>39</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>39</bold></highlight><highlight><italic>b </italic></highlight>in the decision circuit. In this case, the counting operation may be stopped in the following manner. One frequency counter receives the decision signal JG based on the count value of the other frequency counter from the access time determining circuit <highlight><bold>38</bold></highlight> and stops the counting operation. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 20</cross-reference> illustrates a circuit <highlight><bold>200</bold></highlight> which determines the skew of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight>. The decision circuit <highlight><bold>200</bold></highlight> includes an OR circuit <highlight><bold>40</bold></highlight><highlight><italic>b</italic></highlight>, an AND circuit <highlight><bold>41</bold></highlight><highlight><italic>b</italic></highlight>, a frequency counter <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>and the access time determining circuit <highlight><bold>38</bold></highlight>. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> The OR circuit <highlight><bold>40</bold></highlight><highlight><italic>b </italic></highlight>receives the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> and supplies an OR logical signal to the frequency counter <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight>. The AND circuit <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>receives the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> and supplies an AND logical signal to the frequency counter <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight>. The frequency counter <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>performs the counting operation in accordance with the OR logical signal from the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>b </italic></highlight>and the AND logical signal from the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>and provides a count value to the access time determining circuit <highlight><bold>38</bold></highlight>. The access time determining circuit <highlight><bold>38</bold></highlight> determines the skew of the access signals dq<highlight><bold>1</bold></highlight> to dq<highlight><bold>3</bold></highlight> based on the count value. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is a schematic block diagram showing a decision circuit <highlight><bold>300</bold></highlight> which determines the access time using a reference clock signal ck and an access signal dq supplied from the external test unit <highlight><bold>1</bold></highlight>. An OR circuit <highlight><bold>40</bold></highlight><highlight><italic>c </italic></highlight>receives the reference clock signal ck and the access signal dq and generates an OR logical signal. An AND circuit <highlight><bold>41</bold></highlight><highlight><italic>c </italic></highlight>receives the reference clock signal ck and the access signal dq and generates an AND logical signal. A frequency counter <highlight><bold>42</bold></highlight><highlight><italic>b </italic></highlight>performs the counting operation in accordance with the OR logical signal and the AND logical signal and provides a count value to the access time determining circuit <highlight><bold>38</bold></highlight>. The access time determining circuit <highlight><bold>38</bold></highlight> determines the access time based on the count value. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> The test apparatus <highlight><bold>100</bold></highlight> has the following advantages. </paragraph>
<paragraph id="P-0106" lvl="2"><number>&lsqb;0106&rsqb;</number> (1) The pattern dependency test and timing dependency test for the memory chip <highlight><bold>2</bold></highlight> can be conducted using the external test unit <highlight><bold>1</bold></highlight>, the BOST <highlight><bold>3</bold></highlight> or a test chip and the BIST <highlight><bold>4</bold></highlight> in the memory chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0107" lvl="2"><number>&lsqb;0107&rsqb;</number> (2) The pattern dependency test can be performed by operating the BIST <highlight><bold>4</bold></highlight> in response to the control signal supplied to the BIST <highlight><bold>4</bold></highlight> via the BOST <highlight><bold>3</bold></highlight> from the external test unit <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0108" lvl="2"><number>&lsqb;0108&rsqb;</number> (3) The wave formatter <highlight><bold>9</bold></highlight> produces back pattern data from front pattern data of test pattern data PT in accordance with the expected-value control signal supplied from the external test unit <highlight><bold>1</bold></highlight> using the test pattern data PT read from the pattern memory <highlight><bold>7</bold></highlight> of the pattern generating circuit <highlight><bold>5</bold></highlight> of the BOST <highlight><bold>3</bold></highlight>. It is therefore unnecessary to store both front pattern data and back pattern data in the pattern memory <highlight><bold>7</bold></highlight> with respect to a single piece of test pattern data PT. This can lead to reduction of the memory capacity of the pattern memory <highlight><bold>7</bold></highlight> and make the BOST chip <highlight><bold>3</bold></highlight> compact. </paragraph>
<paragraph id="P-0109" lvl="2"><number>&lsqb;0109&rsqb;</number> (4) The BOST <highlight><bold>3</bold></highlight> generates test pattern data PT for the timing dependency test and supplies the test pattern data PT to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight>. The BOST <highlight><bold>3</bold></highlight> is located in close proximity to the wafer <highlight><bold>25</bold></highlight>. As the test pattern data PT is supplied from a location near the wafer <highlight><bold>25</bold></highlight>, therefore, the precision of the waveform of the test pattern data PT is improved. This results in a faster operational test and an improvement of the reliability of the operational test. </paragraph>
<paragraph id="P-0110" lvl="2"><number>&lsqb;0110&rsqb;</number> (5) As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the decision circuit <highlight><bold>6</bold></highlight> of the BOST <highlight><bold>3</bold></highlight> determines if data read from the memory chip <highlight><bold>2</bold></highlight> is normal. When the data is normal, the decision circuit <highlight><bold>6</bold></highlight> directly supplies the expected-value control signal DATA, supplied from the external test unit <highlight><bold>1</bold></highlight>, to the external test unit <highlight><bold>1</bold></highlight> as the decision result. If the data is not normal, the decision circuit <highlight><bold>6</bold></highlight> inverts the expected-value control signal DATA and supplies the inverted expected-value control signal DATA to the external test unit <highlight><bold>1</bold></highlight> as the decision result. Therefore, the external test unit <highlight><bold>1</bold></highlight> can easily perform a defect check based on the result of the operational test. </paragraph>
<paragraph id="P-0111" lvl="2"><number>&lsqb;0111&rsqb;</number> (6) As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the external test unit <highlight><bold>1</bold></highlight> supplies the output-level generation voltages V<highlight><subscript>H </subscript></highlight>and V<highlight><subscript>L </subscript></highlight>to the driver <highlight><bold>20</bold></highlight> of the I/O circuit <highlight><bold>17</bold></highlight> in the BOST <highlight><bold>3</bold></highlight>. This stabilizes the level of the output signal of the BOST <highlight><bold>3</bold></highlight> that is to be supplied to the memory chip <highlight><bold>2</bold></highlight>, thus improving the reliability of the operational test. </paragraph>
<paragraph id="P-0112" lvl="2"><number>&lsqb;0112&rsqb;</number> (7) As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the external test unit <highlight><bold>1</bold></highlight> supplies the input-level reference voltages V<highlight><subscript>RH </subscript></highlight>and V<highlight><subscript>RL </subscript></highlight>to the comparators <highlight><bold>21</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>21</bold></highlight><highlight><italic>b </italic></highlight>of the I/O circuit <highlight><bold>17</bold></highlight> in the BOST <highlight><bold>3</bold></highlight>. This stabilizes the operation of determining the level of the output signal of the memory chip <highlight><bold>2</bold></highlight>, thus improving the reliability of the operational test. </paragraph>
<paragraph id="P-0113" lvl="2"><number>&lsqb;0113&rsqb;</number> (8) As shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the memory chip <highlight><bold>2</bold></highlight> that has been determined as defective is disconnected from the BOST <highlight><bold>3</bold></highlight>. Therefore, a defective memory chip can be disabled reliably, thus preventing other normal memory chips from malfunctioning due to the operation of the defective memory chip. </paragraph>
<paragraph id="P-0114" lvl="2"><number>&lsqb;0114&rsqb;</number> (9) According to the connection methods illustrated in FIGS. <highlight><bold>10</bold></highlight> to <highlight><bold>12</bold></highlight>, the BOST chip <highlight><bold>3</bold></highlight> is placed at a position in close proximity to the memory chip <highlight><bold>2</bold></highlight> on the wafer <highlight><bold>25</bold></highlight>. This results in a faster operational test and an improvement of the reliability of the operational test. </paragraph>
<paragraph id="P-0115" lvl="2"><number>&lsqb;0115&rsqb;</number> (10) As the BOST chip <highlight><bold>3</bold></highlight> is retained in the socket <highlight><bold>28</bold></highlight>, it is easy to replace a damaged BOST chip <highlight><bold>3</bold></highlight> with a proper one. </paragraph>
<paragraph id="P-0116" lvl="2"><number>&lsqb;0116&rsqb;</number> (11) The access-time measuring method shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> can measure the access time free of the delay caused by the length of the interconnection line between the pattern generating circuit <highlight><bold>5</bold></highlight> and the memory chip <highlight><bold>2</bold></highlight> and the length of the interconnection line between the memory chip <highlight><bold>2</bold></highlight> and the decision circuit <highlight><bold>6</bold></highlight>, without using a correction circuit. </paragraph>
<paragraph id="P-0117" lvl="2"><number>&lsqb;0117&rsqb;</number> (12) The access time of the output signal DQ of the memory a chip <highlight><bold>2</bold></highlight> is measured by generating an EOR logical signal of the clock signal CLK and the output signal DQ and counting the pulse width of that EOR logical signal by means of the frequency counter. </paragraph>
<paragraph id="P-0118" lvl="2"><number>&lsqb;0118&rsqb;</number> (13) In case where a multi-bit output signal is read from the memory chip <highlight><bold>2</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>, the output signal of each bit is supplied to the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a</italic></highlight>. In response to the logical output signals of the OR circuit <highlight><bold>40</bold></highlight><highlight><italic>a </italic></highlight>and the AND circuit <highlight><bold>41</bold></highlight><highlight><italic>a</italic></highlight>, the first and second frequency counters perform the counting operations. The access time determining circuit <highlight><bold>38</bold></highlight> measures the access time of the output signal based on the count values. </paragraph>
<paragraph id="P-0119" lvl="2"><number>&lsqb;0119&rsqb;</number> (14) As shown in <cross-reference target="DRAWINGS">FIG. 20</cross-reference>, the skew of a multi-bit output signal can be measured and determined. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the invention may be embodied in the following forms. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, the BOST chip <highlight><bold>3</bold></highlight> may be retained in a package which has contactors formed on both sides. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> The operational test may be performed on other semiconductor IC chips than a memory chip. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A test apparatus for testing a semiconductor device, comprising: 
<claim-text>an external test unit; </claim-text>
<claim-text>a test circuit formed in the semiconductor device; and </claim-text>
<claim-text>a test device which is coupled between the external test unit and the semiconductor device, wherein pattern data for a pattern dependency test is stored in the test circuit and pattern data for a timing dependency test is stored in the test device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the test circuit is a built in self test (BIST) circuit and the test device is a built out self test (BOST) device. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the external test unit provides a control signal to the BOST device which generates back pattern data by inverting the pattern data for the timing dependency test in accordance with the control signal. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the external test unit provides the BOST device with an output level generating voltage which is used to generate an output level and a reference voltage for input level decision, which is used to determine an input signal supplied from the BOST device. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the BIST circuit generates a signal indicative of a test result by performing a pattern dependency test on the semiconductor device using the pattern data for the pattern dependency test, and the BOST device receives the signal indicative of the test result from the BIST circuit and determines whether the test result is accurate. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein based on a result of decision on the test result, the decision circuit provides reference data to the external test unit or generates inverted data of the reference data and provides the inverted data to the external test unit. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the semiconductor device is one of a plurality of semiconductor devices arranged on a wafer, and the test apparatus further comprises: 
<claim-text>a contactor substrate for coupling the BOST device to the semiconductor device; and </claim-text>
<claim-text>a switch circuit, provided in the contactor substrate, for disconnecting the BOST device from the semiconductor device in accordance with a decision result from the decision circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the semiconductor device is one of a plurality of semiconductor devices arranged on a wafer, the BOST device has a first surface having a first contactor, which is coupled to the semiconductor device, and a second surface having a second contactor, and the test apparatus further comprises a contactor substrate coupled to the second contactor. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the semiconductor device is one of a plurality of semiconductor devices arranged on a wafer, the BOST device has a first surface having a first contactor, which is coupled to the semiconductor device, and a second surface, and the test apparatus further comprises a contactor substrate adhered to the second surface. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the semiconductor device is one of a plurality of semiconductor devices arranged on a wafer, and the test apparatus further comprises: 
<claim-text>a socket for retaining the BOST device; and </claim-text>
<claim-text>a contactor substrate, applied to the socket, for connecting the BOST device to the semiconductor device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the BOST device includes a pattern generating circuit, coupled to the semiconductor device, for generating the pattern data for the timing dependency test and a clock signal, and the test apparatus further comprises: 
<claim-text>a first interconnection line for supplying the clock signal to the semiconductor device from the pattern generating circuit; </claim-text>
<claim-text>a second interconnection line for connecting the semiconductor device to the decision circuit; and </claim-text>
<claim-text>a third interconnection line which has a length equal to a sum of lengths of the first and second interconnection lines and provides the clock signal to the decision circuit from the pattern generating circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the decision circuit includes a measuring circuit for measuring an access time of the semiconductor device using an output signal from the semiconductor device and the clock signal output from the pattern generating circuit. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the measuring circuit includes: 
<claim-text>a logic circuit for generating an EOR logical signal by performing an EOR operation on the clock signal and the output signal; and </claim-text>
<claim-text>a frequency counter, coupled to the logic circuit, for measuring a time interval of the EOR logical signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The test apparatus according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the measuring circuit includes: 
<claim-text>an OR circuit for receiving an output signal of plural bits output from the semiconductor device and generating an OR logical signal; </claim-text>
<claim-text>an AND circuit for receiving an output signal of plural bits output from the semiconductor device and generating an AND logical signal; </claim-text>
<claim-text>a first frequency counter, coupled to the OR circuit, for generating a first count value in accordance with the OR logical signal and the clock signal; </claim-text>
<claim-text>a second frequency counter, coupled to the AND circuit, for generating a second count value in accordance with the AND logical signal and the clock signal; and </claim-text>
<claim-text>an access-time measuring circuit, coupled to the first and second frequency counters, for measuring an access time of the semiconductor device based on one of the first and second count values. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A semiconductor device comprising: 
<claim-text>a BIST circuit in which plural pieces of test pattern data for performing a pattern dependency test are stored.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002365A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002365A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002365A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002365A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002365A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002365A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002365A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002365A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002365A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030002365A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030002365A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030002365A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030002365A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
