// Seed: 3112866518
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4
);
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  assign id_21[-1] = id_22;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    output tri1 id_10,
    output wor id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_8,
      id_3,
      id_2
  );
endmodule
