Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 15 23:43:51 2021
| Host         : C23CDWILLITS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_inst_tdm/f_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clkdiv_inst_thunderbird/f_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut_inst/f_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut_inst/f_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut_inst/f_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut_inst/f_current_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.407        0.000                      0                   96        0.264        0.000                      0                   96        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.407        0.000                      0                   96        0.264        0.000                      0                   96        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.890ns (19.304%)  route 3.720ns (80.696%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.901     9.644    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.768 r  clkdiv_inst/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.768    clkdiv_inst/f_count_0[6]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.079    15.175    clkdiv_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.919ns (19.808%)  route 3.720ns (80.192%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.901     9.644    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.153     9.797 r  clkdiv_inst/f_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.797    clkdiv_inst/f_count_0[8]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[8]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.118    15.214    clkdiv_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.890ns (19.375%)  route 3.703ns (80.625%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.884     9.627    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.751 r  clkdiv_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.751    clkdiv_inst/f_count_0[2]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.081    15.177    clkdiv_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.918ns (19.864%)  route 3.703ns (80.136%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.884     9.627    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.152     9.779 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.779    clkdiv_inst/f_count_0[4]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.118    15.214    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.890ns (20.091%)  route 3.540ns (79.909%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.720     9.463    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.587 r  clkdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.587    clkdiv_inst/f_count_0[5]
    SLICE_X62Y39         FDCE                                         r  clkdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.858    clkdiv_inst/clk
    SLICE_X62Y39         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)        0.029    15.112    clkdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.918ns (20.593%)  route 3.540ns (79.407%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.720     9.463    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.152     9.615 r  clkdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.615    clkdiv_inst/f_count_0[7]
    SLICE_X62Y39         FDCE                                         r  clkdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.858    clkdiv_inst/clk
    SLICE_X62Y39         FDCE                                         r  clkdiv_inst/f_count_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)        0.075    15.158    clkdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.890ns (19.948%)  route 3.571ns (80.051%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.752     9.495    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.619 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.619    clkdiv_inst/f_count_0[1]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.077    15.173    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.914ns (20.377%)  route 3.571ns (79.623%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.752     9.495    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X60Y39         LUT4 (Prop_lut4_I0_O)        0.148     9.643 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.643    clkdiv_inst/f_count_0[3]
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.857    clkdiv_inst/clk
    SLICE_X60Y39         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y39         FDCE (Setup_fdce_C_D)        0.118    15.214    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.890ns (20.782%)  route 3.393ns (79.218%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.573     9.316    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.440 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.440    clkdiv_inst/f_count_0[11]
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.858    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.031    15.114    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.918ns (21.297%)  route 3.393ns (78.703%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.636     5.157    clkdiv_inst/clk
    SLICE_X60Y42         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  clkdiv_inst/f_count_reg[21]/Q
                         net (fo=2, routed)           1.010     6.685    clkdiv_inst/f_count[21]
    SLICE_X60Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.809 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.810     7.619    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.573     9.316    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.152     9.468 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.468    clkdiv_inst/f_count_0[9]
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.858    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Setup_fdce_C_D)        0.075    15.158    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.475    clkdiv_inst/clk
    SLICE_X60Y38         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.814    clkdiv_inst/f_count[0]
    SLICE_X60Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    clkdiv_inst/f_count_0[0]
    SLICE_X60Y38         FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     1.989    clkdiv_inst/clk
    SLICE_X60Y38         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.120     1.595    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_inst_tdm/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst_tdm/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.476    clkdiv_inst_tdm/clk
    SLICE_X64Y38         FDCE                                         r  clkdiv_inst_tdm/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  clkdiv_inst_tdm/f_clk_reg/Q
                         net (fo=3, routed)           0.175     1.815    clkdiv_inst_tdm/CLK
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.860 r  clkdiv_inst_tdm/f_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.860    clkdiv_inst_tdm/f_clk_i_1__1_n_0
    SLICE_X64Y38         FDCE                                         r  clkdiv_inst_tdm/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     1.991    clkdiv_inst_tdm/clk
    SLICE_X64Y38         FDCE                                         r  clkdiv_inst_tdm/f_clk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y38         FDCE (Hold_fdce_C_D)         0.120     1.596    clkdiv_inst_tdm/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clkdiv_inst_thunderbird/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst_thunderbird/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.476    clkdiv_inst_thunderbird/CLK
    SLICE_X59Y42         FDCE                                         r  clkdiv_inst_thunderbird/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  clkdiv_inst_thunderbird/f_count_reg[0]/Q
                         net (fo=3, routed)           0.181     1.798    clkdiv_inst_thunderbird/f_count_reg_n_0_[0]
    SLICE_X59Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  clkdiv_inst_thunderbird/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    clkdiv_inst_thunderbird/f_count[0]
    SLICE_X59Y42         FDCE                                         r  clkdiv_inst_thunderbird/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst_thunderbird/CLK
    SLICE_X59Y42         FDCE                                         r  clkdiv_inst_thunderbird/f_count_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y42         FDCE (Hold_fdce_C_D)         0.091     1.567    clkdiv_inst_thunderbird/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clkdiv_inst_tdm/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst_tdm/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.476    clkdiv_inst_tdm/clk
    SLICE_X64Y39         FDCE                                         r  clkdiv_inst_tdm/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  clkdiv_inst_tdm/f_count_reg[0]/Q
                         net (fo=3, routed)           0.190     1.830    clkdiv_inst_tdm/f_count_reg_n_0_[0]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  clkdiv_inst_tdm/f_count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.875    clkdiv_inst_tdm/f_count[0]
    SLICE_X64Y39         FDCE                                         r  clkdiv_inst_tdm/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     1.991    clkdiv_inst_tdm/clk
    SLICE_X64Y39         FDCE                                         r  clkdiv_inst_tdm/f_count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.120     1.596    clkdiv_inst_tdm/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X62Y41         FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=5, routed)           0.185     1.803    clkdiv_inst/CLK
    SLICE_X62Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.848    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X62Y41         FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X62Y41         FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.091     1.568    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clkdiv_inst_thunderbird/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst_thunderbird/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.587%)  route 0.231ns (55.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.476    clkdiv_inst_thunderbird/CLK
    SLICE_X59Y41         FDCE                                         r  clkdiv_inst_thunderbird/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clkdiv_inst_thunderbird/f_clk_reg/Q
                         net (fo=12, routed)          0.231     1.848    clkdiv_inst_thunderbird/S_reg[7]
    SLICE_X59Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  clkdiv_inst_thunderbird/f_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    clkdiv_inst_thunderbird/f_clk_i_1__0_n_0
    SLICE_X59Y41         FDCE                                         r  clkdiv_inst_thunderbird/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst_thunderbird/CLK
    SLICE_X59Y41         FDCE                                         r  clkdiv_inst_thunderbird/f_clk_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y41         FDCE (Hold_fdce_C_D)         0.091     1.567    clkdiv_inst_thunderbird/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.234ns (40.861%)  route 0.339ns (59.139%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.135     1.754    clkdiv_inst/f_count[10]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.203     2.002    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X60Y41         LUT4 (Prop_lut4_I2_O)        0.048     2.050 r  clkdiv_inst/f_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.050    clkdiv_inst/f_count_0[15]
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst/clk
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[15]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y41         FDCE (Hold_fdce_C_D)         0.131     1.643    clkdiv_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.234ns (40.578%)  route 0.343ns (59.422%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.135     1.754    clkdiv_inst/f_count[10]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.207     2.006    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X60Y41         LUT4 (Prop_lut4_I2_O)        0.048     2.054 r  clkdiv_inst/f_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.054    clkdiv_inst/f_count_0[16]
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst/clk
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[16]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y41         FDCE (Hold_fdce_C_D)         0.131     1.643    clkdiv_inst/f_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.550%)  route 0.339ns (59.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.135     1.754    clkdiv_inst/f_count[10]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.203     2.002    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X60Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.047 r  clkdiv_inst/f_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.047    clkdiv_inst/f_count_0[13]
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst/clk
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[13]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y41         FDCE (Hold_fdce_C_D)         0.120     1.632    clkdiv_inst/f_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.267%)  route 0.343ns (59.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X62Y40         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.135     1.754    clkdiv_inst/f_count[10]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.207     2.006    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X60Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.051 r  clkdiv_inst/f_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.051    clkdiv_inst/f_count_0[14]
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.990    clkdiv_inst/clk
    SLICE_X60Y41         FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y41         FDCE (Hold_fdce_C_D)         0.121     1.633    clkdiv_inst/f_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y38   clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   clkdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   clkdiv_inst/f_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   clkdiv_inst/f_count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   clkdiv_inst/f_count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   clkdiv_inst/f_count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   clkdiv_inst/f_count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   clkdiv_inst/f_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   clkdiv_inst/f_count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   clkdiv_inst/f_count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   clkdiv_inst/f_count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   clkdiv_inst/f_count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   clkdiv_inst_tdm/f_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   clkdiv_inst_tdm/f_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   clkdiv_inst_tdm/f_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   clkdiv_inst_tdm/f_count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y44   clkdiv_inst_tdm/f_count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y44   clkdiv_inst_tdm/f_count_reg[26]/C



