I rewrote the Verilog code from: 
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/Dflip-flop
for learinig purposes. Output from ModelSim: <br/>
![Screenshot at 2021-11-23 15-40-09](https://user-images.githubusercontent.com/43972902/143045230-ccf2f866-1e9a-4c9c-b2d7-13feefcfdd53.png)
