module decoder_5to32(address, out);


	input [4:0] address;
	output [31:0] out;

	wire addr_not[4:0];

	generate
		genvar i;
		for (i = 0; i < 5; i = i + 1) begin
			not(address[i], addr_not[i]);
		end
	endgenerate

	generate
		genvar i, j;
		for (i = 0; i < 32; i = i + 1) begin
			wire [4:0] select_bits;
			wire [4:0] bit_matches;

			for (j = 0; j < 5; j = j + 1) begin
				and(bit_matches[j], i[j], address[j]);
				and(select_bits[j], ~i[j], addr_not[j]);
				or(select_bits[j], bit_matches[j], select_bits[j]);
			end

			and(out[i], select_bits);
		end
	endgenerate

endmodule 