

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'
================================================================
* Date:           Sat Sep 28 22:24:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.053 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20006|    20006|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUTER_ROWS_OUTER_COLS  |    20004|    20004|         6|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:59]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:57]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i2400 %MatB"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten21"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln57 = store i7 0, i7 %i" [src/real_matmul.cpp:57]   --->   Operation 14 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln59 = store i8 0, i8 %j" [src/real_matmul.cpp:59]   --->   Operation 15 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %INNER_ROW_COL"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i15 %indvar_flatten21" [src/real_matmul.cpp:57]   --->   Operation 17 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%icmp_ln57 = icmp_eq  i15 %indvar_flatten21_load, i15 20000" [src/real_matmul.cpp:57]   --->   Operation 18 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln57_1 = add i15 %indvar_flatten21_load, i15 1" [src/real_matmul.cpp:57]   --->   Operation 19 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc91, void %MAT_C_ROWS.exitStub" [src/real_matmul.cpp:57]   --->   Operation 20 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:59]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/real_matmul.cpp:57]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln57 = add i7 %i_load, i7 1" [src/real_matmul.cpp:57]   --->   Operation 23 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_eq  i8 %j_load, i8 200" [src/real_matmul.cpp:59]   --->   Operation 24 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i8 0, i8 %j_load" [src/real_matmul.cpp:57]   --->   Operation 25 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.30ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i7 %add_ln57, i7 %i_load" [src/real_matmul.cpp:57]   --->   Operation 26 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %select_ln57_1" [src/real_matmul.cpp:57]   --->   Operation 27 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln57_1_cast = zext i7 %select_ln57_1" [src/real_matmul.cpp:57]   --->   Operation 28 'zext' 'select_ln57_1_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node empty_29)   --->   "%empty = mul i15 %select_ln57_1_cast, i15 200" [src/real_matmul.cpp:57]   --->   Operation 29 'mul' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%MatA_addr = getelementptr i2400 %MatA, i64 0, i64 %zext_ln57" [src/real_matmul.cpp:63]   --->   Operation 30 'getelementptr' 'MatA_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%MatA_load = load i7 %MatA_addr" [src/real_matmul.cpp:63]   --->   Operation 31 'load' 'MatA_load' <Predicate = (!icmp_ln57)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 100> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %select_ln57" [src/real_matmul.cpp:59]   --->   Operation 32 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%MatB_addr = getelementptr i2400 %MatB, i64 0, i64 %zext_ln59" [src/real_matmul.cpp:63]   --->   Operation 33 'getelementptr' 'MatB_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.20ns)   --->   "%MatB_load = load i8 %MatB_addr" [src/real_matmul.cpp:63]   --->   Operation 34 'load' 'MatB_load' <Predicate = (!icmp_ln57)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 200> <RAM>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln59 = add i8 %select_ln57, i8 1" [src/real_matmul.cpp:59]   --->   Operation 35 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln57 = store i15 %add_ln57_1, i15 %indvar_flatten21" [src/real_matmul.cpp:57]   --->   Operation 36 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln57 = store i7 %select_ln57_1, i7 %i" [src/real_matmul.cpp:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln59 = store i8 %add_ln59, i8 %j" [src/real_matmul.cpp:59]   --->   Operation 38 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node empty_29)   --->   "%empty = mul i15 %select_ln57_1_cast, i15 200" [src/real_matmul.cpp:57]   --->   Operation 39 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/2] (1.20ns)   --->   "%MatA_load = load i7 %MatA_addr" [src/real_matmul.cpp:63]   --->   Operation 40 'load' 'MatA_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 100> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_28 = trunc i2400 %MatA_load" [src/real_matmul.cpp:63]   --->   Operation 41 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 16, i32 31" [src/real_matmul.cpp:63]   --->   Operation 42 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 32, i32 47" [src/real_matmul.cpp:63]   --->   Operation 43 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 48, i32 63" [src/real_matmul.cpp:63]   --->   Operation 44 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 64, i32 79" [src/real_matmul.cpp:63]   --->   Operation 45 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 80, i32 95" [src/real_matmul.cpp:63]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 96, i32 111" [src/real_matmul.cpp:63]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 112, i32 127" [src/real_matmul.cpp:63]   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 128, i32 143" [src/real_matmul.cpp:63]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 144, i32 159" [src/real_matmul.cpp:63]   --->   Operation 50 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 160, i32 175" [src/real_matmul.cpp:63]   --->   Operation 51 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 176, i32 191" [src/real_matmul.cpp:63]   --->   Operation 52 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 192, i32 207" [src/real_matmul.cpp:63]   --->   Operation 53 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 208, i32 223" [src/real_matmul.cpp:63]   --->   Operation 54 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 224, i32 239" [src/real_matmul.cpp:63]   --->   Operation 55 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 240, i32 255" [src/real_matmul.cpp:63]   --->   Operation 56 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 256, i32 271" [src/real_matmul.cpp:63]   --->   Operation 57 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 272, i32 287" [src/real_matmul.cpp:63]   --->   Operation 58 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 288, i32 303" [src/real_matmul.cpp:63]   --->   Operation 59 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 304, i32 319" [src/real_matmul.cpp:63]   --->   Operation 60 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 320, i32 335" [src/real_matmul.cpp:63]   --->   Operation 61 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 336, i32 351" [src/real_matmul.cpp:63]   --->   Operation 62 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 352, i32 367" [src/real_matmul.cpp:63]   --->   Operation 63 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 368, i32 383" [src/real_matmul.cpp:63]   --->   Operation 64 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 384, i32 399" [src/real_matmul.cpp:63]   --->   Operation 65 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 400, i32 415" [src/real_matmul.cpp:63]   --->   Operation 66 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 416, i32 431" [src/real_matmul.cpp:63]   --->   Operation 67 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 432, i32 447" [src/real_matmul.cpp:63]   --->   Operation 68 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 448, i32 463" [src/real_matmul.cpp:63]   --->   Operation 69 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 464, i32 479" [src/real_matmul.cpp:63]   --->   Operation 70 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 480, i32 495" [src/real_matmul.cpp:63]   --->   Operation 71 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 496, i32 511" [src/real_matmul.cpp:63]   --->   Operation 72 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 512, i32 527" [src/real_matmul.cpp:63]   --->   Operation 73 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 528, i32 543" [src/real_matmul.cpp:63]   --->   Operation 74 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 544, i32 559" [src/real_matmul.cpp:63]   --->   Operation 75 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 560, i32 575" [src/real_matmul.cpp:63]   --->   Operation 76 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 576, i32 591" [src/real_matmul.cpp:63]   --->   Operation 77 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 592, i32 607" [src/real_matmul.cpp:63]   --->   Operation 78 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 608, i32 623" [src/real_matmul.cpp:63]   --->   Operation 79 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 624, i32 639" [src/real_matmul.cpp:63]   --->   Operation 80 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 640, i32 655" [src/real_matmul.cpp:63]   --->   Operation 81 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 656, i32 671" [src/real_matmul.cpp:63]   --->   Operation 82 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 672, i32 687" [src/real_matmul.cpp:63]   --->   Operation 83 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 688, i32 703" [src/real_matmul.cpp:63]   --->   Operation 84 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 704, i32 719" [src/real_matmul.cpp:63]   --->   Operation 85 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 720, i32 735" [src/real_matmul.cpp:63]   --->   Operation 86 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 736, i32 751" [src/real_matmul.cpp:63]   --->   Operation 87 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 752, i32 767" [src/real_matmul.cpp:63]   --->   Operation 88 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 768, i32 783" [src/real_matmul.cpp:63]   --->   Operation 89 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 784, i32 799" [src/real_matmul.cpp:63]   --->   Operation 90 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 800, i32 815" [src/real_matmul.cpp:63]   --->   Operation 91 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 816, i32 831" [src/real_matmul.cpp:63]   --->   Operation 92 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 832, i32 847" [src/real_matmul.cpp:63]   --->   Operation 93 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 848, i32 863" [src/real_matmul.cpp:63]   --->   Operation 94 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 864, i32 879" [src/real_matmul.cpp:63]   --->   Operation 95 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 880, i32 895" [src/real_matmul.cpp:63]   --->   Operation 96 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 896, i32 911" [src/real_matmul.cpp:63]   --->   Operation 97 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 912, i32 927" [src/real_matmul.cpp:63]   --->   Operation 98 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 928, i32 943" [src/real_matmul.cpp:63]   --->   Operation 99 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 944, i32 959" [src/real_matmul.cpp:63]   --->   Operation 100 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 960, i32 975" [src/real_matmul.cpp:63]   --->   Operation 101 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 976, i32 991" [src/real_matmul.cpp:63]   --->   Operation 102 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 992, i32 1007" [src/real_matmul.cpp:63]   --->   Operation 103 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1008, i32 1023" [src/real_matmul.cpp:63]   --->   Operation 104 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1024, i32 1039" [src/real_matmul.cpp:63]   --->   Operation 105 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1040, i32 1055" [src/real_matmul.cpp:63]   --->   Operation 106 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1056, i32 1071" [src/real_matmul.cpp:63]   --->   Operation 107 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1072, i32 1087" [src/real_matmul.cpp:63]   --->   Operation 108 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1088, i32 1103" [src/real_matmul.cpp:63]   --->   Operation 109 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1104, i32 1119" [src/real_matmul.cpp:63]   --->   Operation 110 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1120, i32 1135" [src/real_matmul.cpp:63]   --->   Operation 111 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1136, i32 1151" [src/real_matmul.cpp:63]   --->   Operation 112 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1152, i32 1167" [src/real_matmul.cpp:63]   --->   Operation 113 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1168, i32 1183" [src/real_matmul.cpp:63]   --->   Operation 114 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1184, i32 1199" [src/real_matmul.cpp:63]   --->   Operation 115 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1200, i32 1215" [src/real_matmul.cpp:63]   --->   Operation 116 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1216, i32 1231" [src/real_matmul.cpp:63]   --->   Operation 117 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1232, i32 1247" [src/real_matmul.cpp:63]   --->   Operation 118 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1248, i32 1263" [src/real_matmul.cpp:63]   --->   Operation 119 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1264, i32 1279" [src/real_matmul.cpp:63]   --->   Operation 120 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1280, i32 1295" [src/real_matmul.cpp:63]   --->   Operation 121 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1296, i32 1311" [src/real_matmul.cpp:63]   --->   Operation 122 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1312, i32 1327" [src/real_matmul.cpp:63]   --->   Operation 123 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1328, i32 1343" [src/real_matmul.cpp:63]   --->   Operation 124 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1344, i32 1359" [src/real_matmul.cpp:63]   --->   Operation 125 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1360, i32 1375" [src/real_matmul.cpp:63]   --->   Operation 126 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1376, i32 1391" [src/real_matmul.cpp:63]   --->   Operation 127 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1392, i32 1407" [src/real_matmul.cpp:63]   --->   Operation 128 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1408, i32 1423" [src/real_matmul.cpp:63]   --->   Operation 129 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1424, i32 1439" [src/real_matmul.cpp:63]   --->   Operation 130 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1440, i32 1455" [src/real_matmul.cpp:63]   --->   Operation 131 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1456, i32 1471" [src/real_matmul.cpp:63]   --->   Operation 132 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1472, i32 1487" [src/real_matmul.cpp:63]   --->   Operation 133 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1488, i32 1503" [src/real_matmul.cpp:63]   --->   Operation 134 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1504, i32 1519" [src/real_matmul.cpp:63]   --->   Operation 135 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1520, i32 1535" [src/real_matmul.cpp:63]   --->   Operation 136 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1536, i32 1551" [src/real_matmul.cpp:63]   --->   Operation 137 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1552, i32 1567" [src/real_matmul.cpp:63]   --->   Operation 138 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1568, i32 1583" [src/real_matmul.cpp:63]   --->   Operation 139 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1584, i32 1599" [src/real_matmul.cpp:63]   --->   Operation 140 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1600, i32 1615" [src/real_matmul.cpp:63]   --->   Operation 141 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1616, i32 1631" [src/real_matmul.cpp:63]   --->   Operation 142 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1632, i32 1647" [src/real_matmul.cpp:63]   --->   Operation 143 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1648, i32 1663" [src/real_matmul.cpp:63]   --->   Operation 144 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1664, i32 1679" [src/real_matmul.cpp:63]   --->   Operation 145 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1680, i32 1695" [src/real_matmul.cpp:63]   --->   Operation 146 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1696, i32 1711" [src/real_matmul.cpp:63]   --->   Operation 147 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1712, i32 1727" [src/real_matmul.cpp:63]   --->   Operation 148 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1728, i32 1743" [src/real_matmul.cpp:63]   --->   Operation 149 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1744, i32 1759" [src/real_matmul.cpp:63]   --->   Operation 150 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1760, i32 1775" [src/real_matmul.cpp:63]   --->   Operation 151 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1776, i32 1791" [src/real_matmul.cpp:63]   --->   Operation 152 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1792, i32 1807" [src/real_matmul.cpp:63]   --->   Operation 153 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1808, i32 1823" [src/real_matmul.cpp:63]   --->   Operation 154 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1824, i32 1839" [src/real_matmul.cpp:63]   --->   Operation 155 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1840, i32 1855" [src/real_matmul.cpp:63]   --->   Operation 156 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1856, i32 1871" [src/real_matmul.cpp:63]   --->   Operation 157 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1872, i32 1887" [src/real_matmul.cpp:63]   --->   Operation 158 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1888, i32 1903" [src/real_matmul.cpp:63]   --->   Operation 159 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1904, i32 1919" [src/real_matmul.cpp:63]   --->   Operation 160 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1920, i32 1935" [src/real_matmul.cpp:63]   --->   Operation 161 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1936, i32 1951" [src/real_matmul.cpp:63]   --->   Operation 162 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1952, i32 1967" [src/real_matmul.cpp:63]   --->   Operation 163 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1968, i32 1983" [src/real_matmul.cpp:63]   --->   Operation 164 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 1984, i32 1999" [src/real_matmul.cpp:63]   --->   Operation 165 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2000, i32 2015" [src/real_matmul.cpp:63]   --->   Operation 166 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2016, i32 2031" [src/real_matmul.cpp:63]   --->   Operation 167 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2032, i32 2047" [src/real_matmul.cpp:63]   --->   Operation 168 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2048, i32 2063" [src/real_matmul.cpp:63]   --->   Operation 169 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2064, i32 2079" [src/real_matmul.cpp:63]   --->   Operation 170 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2080, i32 2095" [src/real_matmul.cpp:63]   --->   Operation 171 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2096, i32 2111" [src/real_matmul.cpp:63]   --->   Operation 172 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2112, i32 2127" [src/real_matmul.cpp:63]   --->   Operation 173 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2128, i32 2143" [src/real_matmul.cpp:63]   --->   Operation 174 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2144, i32 2159" [src/real_matmul.cpp:63]   --->   Operation 175 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2160, i32 2175" [src/real_matmul.cpp:63]   --->   Operation 176 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2176, i32 2191" [src/real_matmul.cpp:63]   --->   Operation 177 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2192, i32 2207" [src/real_matmul.cpp:63]   --->   Operation 178 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2208, i32 2223" [src/real_matmul.cpp:63]   --->   Operation 179 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2224, i32 2239" [src/real_matmul.cpp:63]   --->   Operation 180 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2240, i32 2255" [src/real_matmul.cpp:63]   --->   Operation 181 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2256, i32 2271" [src/real_matmul.cpp:63]   --->   Operation 182 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2272, i32 2287" [src/real_matmul.cpp:63]   --->   Operation 183 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2288, i32 2303" [src/real_matmul.cpp:63]   --->   Operation 184 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2304, i32 2319" [src/real_matmul.cpp:63]   --->   Operation 185 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2320, i32 2335" [src/real_matmul.cpp:63]   --->   Operation 186 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2336, i32 2351" [src/real_matmul.cpp:63]   --->   Operation 187 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2352, i32 2367" [src/real_matmul.cpp:63]   --->   Operation 188 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2368, i32 2383" [src/real_matmul.cpp:63]   --->   Operation 189 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatA_load, i32 2384, i32 2399" [src/real_matmul.cpp:63]   --->   Operation 190 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/2] (1.20ns)   --->   "%MatB_load = load i8 %MatB_addr" [src/real_matmul.cpp:63]   --->   Operation 191 'load' 'MatB_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 200> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i2400 %MatB_load" [src/real_matmul.cpp:63]   --->   Operation 192 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 16, i32 31" [src/real_matmul.cpp:63]   --->   Operation 193 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 32, i32 47" [src/real_matmul.cpp:63]   --->   Operation 194 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 48, i32 63" [src/real_matmul.cpp:63]   --->   Operation 195 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 64, i32 79" [src/real_matmul.cpp:63]   --->   Operation 196 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 80, i32 95" [src/real_matmul.cpp:63]   --->   Operation 197 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 96, i32 111" [src/real_matmul.cpp:63]   --->   Operation 198 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 112, i32 127" [src/real_matmul.cpp:63]   --->   Operation 199 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 128, i32 143" [src/real_matmul.cpp:63]   --->   Operation 200 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 144, i32 159" [src/real_matmul.cpp:63]   --->   Operation 201 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 160, i32 175" [src/real_matmul.cpp:63]   --->   Operation 202 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 176, i32 191" [src/real_matmul.cpp:63]   --->   Operation 203 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 192, i32 207" [src/real_matmul.cpp:63]   --->   Operation 204 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 208, i32 223" [src/real_matmul.cpp:63]   --->   Operation 205 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 224, i32 239" [src/real_matmul.cpp:63]   --->   Operation 206 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 240, i32 255" [src/real_matmul.cpp:63]   --->   Operation 207 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 256, i32 271" [src/real_matmul.cpp:63]   --->   Operation 208 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 272, i32 287" [src/real_matmul.cpp:63]   --->   Operation 209 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 288, i32 303" [src/real_matmul.cpp:63]   --->   Operation 210 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 304, i32 319" [src/real_matmul.cpp:63]   --->   Operation 211 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 320, i32 335" [src/real_matmul.cpp:63]   --->   Operation 212 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 336, i32 351" [src/real_matmul.cpp:63]   --->   Operation 213 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 352, i32 367" [src/real_matmul.cpp:63]   --->   Operation 214 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 368, i32 383" [src/real_matmul.cpp:63]   --->   Operation 215 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 384, i32 399" [src/real_matmul.cpp:63]   --->   Operation 216 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 400, i32 415" [src/real_matmul.cpp:63]   --->   Operation 217 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 416, i32 431" [src/real_matmul.cpp:63]   --->   Operation 218 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 432, i32 447" [src/real_matmul.cpp:63]   --->   Operation 219 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 448, i32 463" [src/real_matmul.cpp:63]   --->   Operation 220 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 464, i32 479" [src/real_matmul.cpp:63]   --->   Operation 221 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 480, i32 495" [src/real_matmul.cpp:63]   --->   Operation 222 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 496, i32 511" [src/real_matmul.cpp:63]   --->   Operation 223 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 512, i32 527" [src/real_matmul.cpp:63]   --->   Operation 224 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 528, i32 543" [src/real_matmul.cpp:63]   --->   Operation 225 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 544, i32 559" [src/real_matmul.cpp:63]   --->   Operation 226 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 560, i32 575" [src/real_matmul.cpp:63]   --->   Operation 227 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 576, i32 591" [src/real_matmul.cpp:63]   --->   Operation 228 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 592, i32 607" [src/real_matmul.cpp:63]   --->   Operation 229 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 608, i32 623" [src/real_matmul.cpp:63]   --->   Operation 230 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 624, i32 639" [src/real_matmul.cpp:63]   --->   Operation 231 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 640, i32 655" [src/real_matmul.cpp:63]   --->   Operation 232 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 656, i32 671" [src/real_matmul.cpp:63]   --->   Operation 233 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 672, i32 687" [src/real_matmul.cpp:63]   --->   Operation 234 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 688, i32 703" [src/real_matmul.cpp:63]   --->   Operation 235 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 704, i32 719" [src/real_matmul.cpp:63]   --->   Operation 236 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 720, i32 735" [src/real_matmul.cpp:63]   --->   Operation 237 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 736, i32 751" [src/real_matmul.cpp:63]   --->   Operation 238 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 752, i32 767" [src/real_matmul.cpp:63]   --->   Operation 239 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 768, i32 783" [src/real_matmul.cpp:63]   --->   Operation 240 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 784, i32 799" [src/real_matmul.cpp:63]   --->   Operation 241 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 800, i32 815" [src/real_matmul.cpp:63]   --->   Operation 242 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 816, i32 831" [src/real_matmul.cpp:63]   --->   Operation 243 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 832, i32 847" [src/real_matmul.cpp:63]   --->   Operation 244 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 848, i32 863" [src/real_matmul.cpp:63]   --->   Operation 245 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 864, i32 879" [src/real_matmul.cpp:63]   --->   Operation 246 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 880, i32 895" [src/real_matmul.cpp:63]   --->   Operation 247 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 896, i32 911" [src/real_matmul.cpp:63]   --->   Operation 248 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 912, i32 927" [src/real_matmul.cpp:63]   --->   Operation 249 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 928, i32 943" [src/real_matmul.cpp:63]   --->   Operation 250 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 944, i32 959" [src/real_matmul.cpp:63]   --->   Operation 251 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 960, i32 975" [src/real_matmul.cpp:63]   --->   Operation 252 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 976, i32 991" [src/real_matmul.cpp:63]   --->   Operation 253 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 992, i32 1007" [src/real_matmul.cpp:63]   --->   Operation 254 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1008, i32 1023" [src/real_matmul.cpp:63]   --->   Operation 255 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1024, i32 1039" [src/real_matmul.cpp:63]   --->   Operation 256 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1040, i32 1055" [src/real_matmul.cpp:63]   --->   Operation 257 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1056, i32 1071" [src/real_matmul.cpp:63]   --->   Operation 258 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1072, i32 1087" [src/real_matmul.cpp:63]   --->   Operation 259 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1088, i32 1103" [src/real_matmul.cpp:63]   --->   Operation 260 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1104, i32 1119" [src/real_matmul.cpp:63]   --->   Operation 261 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1120, i32 1135" [src/real_matmul.cpp:63]   --->   Operation 262 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1136, i32 1151" [src/real_matmul.cpp:63]   --->   Operation 263 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1152, i32 1167" [src/real_matmul.cpp:63]   --->   Operation 264 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1168, i32 1183" [src/real_matmul.cpp:63]   --->   Operation 265 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1184, i32 1199" [src/real_matmul.cpp:63]   --->   Operation 266 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1200, i32 1215" [src/real_matmul.cpp:63]   --->   Operation 267 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1216, i32 1231" [src/real_matmul.cpp:63]   --->   Operation 268 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1232, i32 1247" [src/real_matmul.cpp:63]   --->   Operation 269 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1248, i32 1263" [src/real_matmul.cpp:63]   --->   Operation 270 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1264, i32 1279" [src/real_matmul.cpp:63]   --->   Operation 271 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1280, i32 1295" [src/real_matmul.cpp:63]   --->   Operation 272 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1296, i32 1311" [src/real_matmul.cpp:63]   --->   Operation 273 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1312, i32 1327" [src/real_matmul.cpp:63]   --->   Operation 274 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1328, i32 1343" [src/real_matmul.cpp:63]   --->   Operation 275 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1344, i32 1359" [src/real_matmul.cpp:63]   --->   Operation 276 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1360, i32 1375" [src/real_matmul.cpp:63]   --->   Operation 277 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1376, i32 1391" [src/real_matmul.cpp:63]   --->   Operation 278 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1392, i32 1407" [src/real_matmul.cpp:63]   --->   Operation 279 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1408, i32 1423" [src/real_matmul.cpp:63]   --->   Operation 280 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1424, i32 1439" [src/real_matmul.cpp:63]   --->   Operation 281 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1440, i32 1455" [src/real_matmul.cpp:63]   --->   Operation 282 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1456, i32 1471" [src/real_matmul.cpp:63]   --->   Operation 283 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1472, i32 1487" [src/real_matmul.cpp:63]   --->   Operation 284 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1488, i32 1503" [src/real_matmul.cpp:63]   --->   Operation 285 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1504, i32 1519" [src/real_matmul.cpp:63]   --->   Operation 286 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1520, i32 1535" [src/real_matmul.cpp:63]   --->   Operation 287 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1536, i32 1551" [src/real_matmul.cpp:63]   --->   Operation 288 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1552, i32 1567" [src/real_matmul.cpp:63]   --->   Operation 289 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1568, i32 1583" [src/real_matmul.cpp:63]   --->   Operation 290 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1584, i32 1599" [src/real_matmul.cpp:63]   --->   Operation 291 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1600, i32 1615" [src/real_matmul.cpp:63]   --->   Operation 292 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1616, i32 1631" [src/real_matmul.cpp:63]   --->   Operation 293 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1632, i32 1647" [src/real_matmul.cpp:63]   --->   Operation 294 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1648, i32 1663" [src/real_matmul.cpp:63]   --->   Operation 295 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1664, i32 1679" [src/real_matmul.cpp:63]   --->   Operation 296 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1680, i32 1695" [src/real_matmul.cpp:63]   --->   Operation 297 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1696, i32 1711" [src/real_matmul.cpp:63]   --->   Operation 298 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1712, i32 1727" [src/real_matmul.cpp:63]   --->   Operation 299 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1728, i32 1743" [src/real_matmul.cpp:63]   --->   Operation 300 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1744, i32 1759" [src/real_matmul.cpp:63]   --->   Operation 301 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1760, i32 1775" [src/real_matmul.cpp:63]   --->   Operation 302 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1776, i32 1791" [src/real_matmul.cpp:63]   --->   Operation 303 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1792, i32 1807" [src/real_matmul.cpp:63]   --->   Operation 304 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1808, i32 1823" [src/real_matmul.cpp:63]   --->   Operation 305 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1824, i32 1839" [src/real_matmul.cpp:63]   --->   Operation 306 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1840, i32 1855" [src/real_matmul.cpp:63]   --->   Operation 307 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1856, i32 1871" [src/real_matmul.cpp:63]   --->   Operation 308 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1872, i32 1887" [src/real_matmul.cpp:63]   --->   Operation 309 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1888, i32 1903" [src/real_matmul.cpp:63]   --->   Operation 310 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1904, i32 1919" [src/real_matmul.cpp:63]   --->   Operation 311 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1920, i32 1935" [src/real_matmul.cpp:63]   --->   Operation 312 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1936, i32 1951" [src/real_matmul.cpp:63]   --->   Operation 313 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1952, i32 1967" [src/real_matmul.cpp:63]   --->   Operation 314 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1968, i32 1983" [src/real_matmul.cpp:63]   --->   Operation 315 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 1984, i32 1999" [src/real_matmul.cpp:63]   --->   Operation 316 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2000, i32 2015" [src/real_matmul.cpp:63]   --->   Operation 317 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2016, i32 2031" [src/real_matmul.cpp:63]   --->   Operation 318 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2032, i32 2047" [src/real_matmul.cpp:63]   --->   Operation 319 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2048, i32 2063" [src/real_matmul.cpp:63]   --->   Operation 320 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2064, i32 2079" [src/real_matmul.cpp:63]   --->   Operation 321 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2080, i32 2095" [src/real_matmul.cpp:63]   --->   Operation 322 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2096, i32 2111" [src/real_matmul.cpp:63]   --->   Operation 323 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2112, i32 2127" [src/real_matmul.cpp:63]   --->   Operation 324 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2128, i32 2143" [src/real_matmul.cpp:63]   --->   Operation 325 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2144, i32 2159" [src/real_matmul.cpp:63]   --->   Operation 326 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2160, i32 2175" [src/real_matmul.cpp:63]   --->   Operation 327 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2176, i32 2191" [src/real_matmul.cpp:63]   --->   Operation 328 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2192, i32 2207" [src/real_matmul.cpp:63]   --->   Operation 329 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2208, i32 2223" [src/real_matmul.cpp:63]   --->   Operation 330 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2224, i32 2239" [src/real_matmul.cpp:63]   --->   Operation 331 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2240, i32 2255" [src/real_matmul.cpp:63]   --->   Operation 332 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2256, i32 2271" [src/real_matmul.cpp:63]   --->   Operation 333 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2272, i32 2287" [src/real_matmul.cpp:63]   --->   Operation 334 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2288, i32 2303" [src/real_matmul.cpp:63]   --->   Operation 335 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2304, i32 2319" [src/real_matmul.cpp:63]   --->   Operation 336 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2320, i32 2335" [src/real_matmul.cpp:63]   --->   Operation 337 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2336, i32 2351" [src/real_matmul.cpp:63]   --->   Operation 338 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2352, i32 2367" [src/real_matmul.cpp:63]   --->   Operation 339 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2368, i32 2383" [src/real_matmul.cpp:63]   --->   Operation 340 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i2400.i32.i32, i2400 %MatB_load, i32 2384, i32 2399" [src/real_matmul.cpp:63]   --->   Operation 341 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.94ns)   --->   "%mul_ln63 = mul i16 %tmp_207, i16 %tmp_58" [src/real_matmul.cpp:63]   --->   Operation 342 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_1 = mul i16 %tmp_187, i16 %tmp_38" [src/real_matmul.cpp:63]   --->   Operation 343 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 344 [1/1] (1.94ns)   --->   "%mul_ln63_2 = mul i16 %tmp_296, i16 %tmp_147" [src/real_matmul.cpp:63]   --->   Operation 344 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (1.94ns)   --->   "%mul_ln63_3 = mul i16 %tmp_272, i16 %tmp_123" [src/real_matmul.cpp:63]   --->   Operation 345 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_4 = mul i16 %tmp_159, i16 %tmp_10" [src/real_matmul.cpp:63]   --->   Operation 346 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 347 [1/1] (1.94ns)   --->   "%mul_ln63_6 = mul i16 %tmp_239, i16 %tmp_90" [src/real_matmul.cpp:63]   --->   Operation 347 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_54)   --->   "%mul_ln63_7 = mul i16 %tmp_204, i16 %tmp_55" [src/real_matmul.cpp:63]   --->   Operation 348 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 349 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_8 = mul i16 %tmp_178, i16 %tmp_29" [src/real_matmul.cpp:63]   --->   Operation 349 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln63_10 = mul i16 %tmp_198, i16 %tmp_49" [src/real_matmul.cpp:63]   --->   Operation 350 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_114)   --->   "%mul_ln63_11 = mul i16 %tmp_265, i16 %tmp_116" [src/real_matmul.cpp:63]   --->   Operation 351 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 352 [1/1] (1.94ns)   --->   "%mul_ln63_12 = mul i16 %tmp_203, i16 %tmp_54" [src/real_matmul.cpp:63]   --->   Operation 352 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln63_13 = mul i16 %tmp_283, i16 %tmp_134" [src/real_matmul.cpp:63]   --->   Operation 353 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (1.94ns)   --->   "%mul_ln63_14 = mul i16 %tmp_188, i16 %tmp_39" [src/real_matmul.cpp:63]   --->   Operation 354 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_82)   --->   "%mul_ln63_15 = mul i16 %tmp_232, i16 %tmp_83" [src/real_matmul.cpp:63]   --->   Operation 355 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 356 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_16 = mul i16 %tmp_192, i16 %tmp_43" [src/real_matmul.cpp:63]   --->   Operation 356 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 357 [1/1] (1.94ns)   --->   "%mul_ln63_17 = mul i16 %tmp_234, i16 %tmp_85" [src/real_matmul.cpp:63]   --->   Operation 357 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_75)   --->   "%mul_ln63_18 = mul i16 %tmp_225, i16 %tmp_76" [src/real_matmul.cpp:63]   --->   Operation 358 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 359 [1/1] (1.94ns)   --->   "%mul_ln63_19 = mul i16 %tmp_149, i16 %tmp_s" [src/real_matmul.cpp:63]   --->   Operation 359 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_78)   --->   "%mul_ln63_21 = mul i16 %tmp_230, i16 %tmp_81" [src/real_matmul.cpp:63]   --->   Operation 360 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 361 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_141)   --->   "%mul_ln63_22 = mul i16 %tmp_294, i16 %tmp_145" [src/real_matmul.cpp:63]   --->   Operation 361 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 362 [1/1] (1.94ns)   --->   "%mul_ln63_23 = mul i16 %tmp_222, i16 %tmp_73" [src/real_matmul.cpp:63]   --->   Operation 362 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (1.94ns)   --->   "%mul_ln63_24 = mul i16 %tmp_264, i16 %tmp_115" [src/real_matmul.cpp:63]   --->   Operation 363 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_93)   --->   "%mul_ln63_25 = mul i16 %tmp_244, i16 %tmp_95" [src/real_matmul.cpp:63]   --->   Operation 364 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 365 [1/1] (1.94ns)   --->   "%mul_ln63_26 = mul i16 %tmp_177, i16 %tmp_28" [src/real_matmul.cpp:63]   --->   Operation 365 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (1.94ns)   --->   "%mul_ln63_27 = mul i16 %tmp_167, i16 %tmp_18" [src/real_matmul.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (1.94ns)   --->   "%mul_ln63_28 = mul i16 %tmp_241, i16 %tmp_92" [src/real_matmul.cpp:63]   --->   Operation 367 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (1.94ns)   --->   "%mul_ln63_29 = mul i16 %tmp_236, i16 %tmp_87" [src/real_matmul.cpp:63]   --->   Operation 368 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_66)   --->   "%mul_ln63_30 = mul i16 %tmp_218, i16 %tmp_69" [src/real_matmul.cpp:63]   --->   Operation 369 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 370 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_132)   --->   "%mul_ln63_31 = mul i16 %tmp_284, i16 %tmp_135" [src/real_matmul.cpp:63]   --->   Operation 370 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 371 [1/1] (1.94ns)   --->   "%mul_ln63_32 = mul i16 %tmp_151, i16 %tmp_2" [src/real_matmul.cpp:63]   --->   Operation 371 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_104)   --->   "%mul_ln63_34 = mul i16 %tmp_256, i16 %tmp_107" [src/real_matmul.cpp:63]   --->   Operation 372 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 373 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_100)   --->   "%mul_ln63_36 = mul i16 %tmp_251, i16 %tmp_102" [src/real_matmul.cpp:63]   --->   Operation 373 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 374 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_49)   --->   "%mul_ln63_37 = mul i16 %tmp_202, i16 %tmp_53" [src/real_matmul.cpp:63]   --->   Operation 374 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 375 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_112)   --->   "%mul_ln63_38 = mul i16 %tmp_263, i16 %tmp_114" [src/real_matmul.cpp:63]   --->   Operation 375 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 376 [1/1] (1.94ns)   --->   "%mul_ln63_39 = mul i16 %tmp_182, i16 %tmp_33" [src/real_matmul.cpp:63]   --->   Operation 376 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_130)   --->   "%mul_ln63_40 = mul i16 %tmp_282, i16 %tmp_133" [src/real_matmul.cpp:63]   --->   Operation 377 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 378 [1/1] (1.94ns)   --->   "%mul_ln63_42 = mul i16 %tmp_248, i16 %tmp_99" [src/real_matmul.cpp:63]   --->   Operation 378 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_142)   --->   "%mul_ln63_43 = mul i16 %tmp_297, i16 %tmp_148" [src/real_matmul.cpp:63]   --->   Operation 379 'mul' 'mul_ln63_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (1.94ns)   --->   "%mul_ln63_45 = mul i16 %tmp_169, i16 %tmp_20" [src/real_matmul.cpp:63]   --->   Operation 380 'mul' 'mul_ln63_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (1.94ns)   --->   "%mul_ln63_46 = mul i16 %tmp_217, i16 %tmp_68" [src/real_matmul.cpp:63]   --->   Operation 381 'mul' 'mul_ln63_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_137)   --->   "%mul_ln63_47 = mul i16 %tmp_289, i16 %tmp_140" [src/real_matmul.cpp:63]   --->   Operation 382 'mul' 'mul_ln63_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 383 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_124)   --->   "%mul_ln63_49 = mul i16 %tmp_278, i16 %tmp_129" [src/real_matmul.cpp:63]   --->   Operation 383 'mul' 'mul_ln63_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 384 [1/1] (1.94ns)   --->   "%mul_ln63_50 = mul i16 %tmp_229, i16 %tmp_80" [src/real_matmul.cpp:63]   --->   Operation 384 'mul' 'mul_ln63_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (1.94ns)   --->   "%mul_ln63_51 = mul i16 %tmp_193, i16 %tmp_44" [src/real_matmul.cpp:63]   --->   Operation 385 'mul' 'mul_ln63_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_96)   --->   "%mul_ln63_52 = mul i16 %tmp_249, i16 %tmp_100" [src/real_matmul.cpp:63]   --->   Operation 386 'mul' 'mul_ln63_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 387 [1/1] (1.94ns)   --->   "%mul_ln63_54 = mul i16 %tmp_215, i16 %tmp_66" [src/real_matmul.cpp:63]   --->   Operation 387 'mul' 'mul_ln63_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln63_55 = mul i16 %tmp_184, i16 %tmp_35" [src/real_matmul.cpp:63]   --->   Operation 388 'mul' 'mul_ln63_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (1.94ns)   --->   "%mul_ln63_56 = mul i16 %tmp_279, i16 %tmp_130" [src/real_matmul.cpp:63]   --->   Operation 389 'mul' 'mul_ln63_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_105)   --->   "%mul_ln63_57 = mul i16 %tmp_259, i16 %tmp_110" [src/real_matmul.cpp:63]   --->   Operation 390 'mul' 'mul_ln63_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 391 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_58 = mul i16 %tmp_173, i16 %tmp_24" [src/real_matmul.cpp:63]   --->   Operation 391 'mul' 'mul_ln63_58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 392 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_119)   --->   "%mul_ln63_59 = mul i16 %tmp_270, i16 %tmp_121" [src/real_matmul.cpp:63]   --->   Operation 392 'mul' 'mul_ln63_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 393 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_86)   --->   "%mul_ln63_60 = mul i16 %tmp_237, i16 %tmp_88" [src/real_matmul.cpp:63]   --->   Operation 393 'mul' 'mul_ln63_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 394 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_55)   --->   "%mul_ln63_61 = mul i16 %tmp_206, i16 %tmp_57" [src/real_matmul.cpp:63]   --->   Operation 394 'mul' 'mul_ln63_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln63_62 = mul i16 %tmp_224, i16 %tmp_75" [src/real_matmul.cpp:63]   --->   Operation 395 'mul' 'mul_ln63_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (1.94ns)   --->   "%mul_ln63_63 = mul i16 %tmp_156, i16 %tmp_7" [src/real_matmul.cpp:63]   --->   Operation 396 'mul' 'mul_ln63_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (1.94ns)   --->   "%mul_ln63_64 = mul i16 %tmp_253, i16 %tmp_104" [src/real_matmul.cpp:63]   --->   Operation 397 'mul' 'mul_ln63_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_129)   --->   "%mul_ln63_65 = mul i16 %tmp_280, i16 %tmp_131" [src/real_matmul.cpp:63]   --->   Operation 398 'mul' 'mul_ln63_65' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 399 [1/1] (1.94ns)   --->   "%mul_ln63_66 = mul i16 %tmp_269, i16 %tmp_120" [src/real_matmul.cpp:63]   --->   Operation 399 'mul' 'mul_ln63_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (1.94ns)   --->   "%mul_ln63_67 = mul i16 %tmp_160, i16 %tmp_11" [src/real_matmul.cpp:63]   --->   Operation 400 'mul' 'mul_ln63_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_68 = mul i16 %tmp_166, i16 %tmp_17" [src/real_matmul.cpp:63]   --->   Operation 401 'mul' 'mul_ln63_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 402 [1/1] (1.94ns)   --->   "%mul_ln63_69 = mul i16 %tmp_288, i16 %tmp_139" [src/real_matmul.cpp:63]   --->   Operation 402 'mul' 'mul_ln63_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (1.94ns)   --->   "%mul_ln63_70 = mul i16 %tmp_154, i16 %tmp_5" [src/real_matmul.cpp:63]   --->   Operation 403 'mul' 'mul_ln63_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_92)   --->   "%mul_ln63_71 = mul i16 %tmp_242, i16 %tmp_93" [src/real_matmul.cpp:63]   --->   Operation 404 'mul' 'mul_ln63_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 405 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_48)   --->   "%mul_ln63_72 = mul i16 %tmp_199, i16 %tmp_50" [src/real_matmul.cpp:63]   --->   Operation 405 'mul' 'mul_ln63_72' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 406 [1/1] (1.94ns)   --->   "%mul_ln63_73 = mul i16 %tmp_245, i16 %tmp_96" [src/real_matmul.cpp:63]   --->   Operation 406 'mul' 'mul_ln63_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_115)   --->   "%mul_ln63_74 = mul i16 %tmp_268, i16 %tmp_119" [src/real_matmul.cpp:63]   --->   Operation 407 'mul' 'mul_ln63_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 408 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_63)   --->   "%mul_ln63_75 = mul i16 %tmp_216, i16 %tmp_67" [src/real_matmul.cpp:63]   --->   Operation 408 'mul' 'mul_ln63_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 409 [1/1] (1.94ns)   --->   "%mul_ln63_76 = mul i16 %tmp_205, i16 %tmp_56" [src/real_matmul.cpp:63]   --->   Operation 409 'mul' 'mul_ln63_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (1.94ns)   --->   "%mul_ln63_77 = mul i16 %tmp_281, i16 %tmp_132" [src/real_matmul.cpp:63]   --->   Operation 410 'mul' 'mul_ln63_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_77)   --->   "%mul_ln63_78 = mul i16 %tmp_227, i16 %tmp_78" [src/real_matmul.cpp:63]   --->   Operation 411 'mul' 'mul_ln63_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 412 [1/1] (1.94ns)   --->   "%mul_ln63_79 = mul i16 %tmp_293, i16 %tmp_144" [src/real_matmul.cpp:63]   --->   Operation 412 'mul' 'mul_ln63_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_67)   --->   "%mul_ln63_80 = mul i16 %tmp_221, i16 %tmp_72" [src/real_matmul.cpp:63]   --->   Operation 413 'mul' 'mul_ln63_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 414 [1/1] (1.94ns)   --->   "%mul_ln63_81 = mul i16 %tmp_179, i16 %tmp_30" [src/real_matmul.cpp:63]   --->   Operation 414 'mul' 'mul_ln63_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_83 = mul i16 %tmp_180, i16 %tmp_31" [src/real_matmul.cpp:63]   --->   Operation 415 'mul' 'mul_ln63_83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 416 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_84 = mul i16 %tmp_185, i16 %tmp_36" [src/real_matmul.cpp:63]   --->   Operation 416 'mul' 'mul_ln63_84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 417 [1/1] (1.94ns)   --->   "%mul_ln63_85 = mul i16 %tmp_258, i16 %tmp_109" [src/real_matmul.cpp:63]   --->   Operation 417 'mul' 'mul_ln63_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_87 = mul i16 %tmp_157, i16 %tmp_8" [src/real_matmul.cpp:63]   --->   Operation 418 'mul' 'mul_ln63_87' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 419 [1/1] (1.94ns)   --->   "%mul_ln63_88 = mul i16 %tmp_267, i16 %tmp_118" [src/real_matmul.cpp:63]   --->   Operation 419 'mul' 'mul_ln63_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (1.94ns)   --->   "%mul_ln63_89 = mul i16 %tmp_172, i16 %tmp_23" [src/real_matmul.cpp:63]   --->   Operation 420 'mul' 'mul_ln63_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_91 = mul i16 %tmp_152, i16 %tmp_3" [src/real_matmul.cpp:63]   --->   Operation 421 'mul' 'mul_ln63_91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 422 [1/1] (1.94ns)   --->   "%mul_ln63_92 = mul i16 %tmp_186, i16 %tmp_37" [src/real_matmul.cpp:63]   --->   Operation 422 'mul' 'mul_ln63_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_44)   --->   "%mul_ln63_94 = mul i16 %tmp_194, i16 %tmp_45" [src/real_matmul.cpp:63]   --->   Operation 423 'mul' 'mul_ln63_94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 424 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_45)   --->   "%mul_ln63_96 = mul i16 %tmp_197, i16 %tmp_48" [src/real_matmul.cpp:63]   --->   Operation 424 'mul' 'mul_ln63_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 425 [1/1] (1.94ns)   --->   "%mul_ln63_97 = mul i16 %tmp_158, i16 %tmp_9" [src/real_matmul.cpp:63]   --->   Operation 425 'mul' 'mul_ln63_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_98 = mul i16 %tmp_175, i16 %tmp_26" [src/real_matmul.cpp:63]   --->   Operation 426 'mul' 'mul_ln63_98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln63_100 = mul i16 %tmp_163, i16 %tmp_14" [src/real_matmul.cpp:63]   --->   Operation 427 'mul' 'mul_ln63_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (1.94ns)   --->   "%mul_ln63_102 = mul i16 %tmp_262, i16 %tmp_113" [src/real_matmul.cpp:63]   --->   Operation 428 'mul' 'mul_ln63_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (1.94ns)   --->   "%mul_ln63_103 = mul i16 %tmp_201, i16 %tmp_52" [src/real_matmul.cpp:63]   --->   Operation 429 'mul' 'mul_ln63_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_104 = mul i16 %tmp_164, i16 %tmp_15" [src/real_matmul.cpp:63]   --->   Operation 430 'mul' 'mul_ln63_104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 431 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_106 = mul i16 %tmp_183, i16 %tmp_34" [src/real_matmul.cpp:63]   --->   Operation 431 'mul' 'mul_ln63_106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 432 [1/1] (1.94ns)   --->   "%mul_ln63_107 = mul i16 %tmp_255, i16 %tmp_106" [src/real_matmul.cpp:63]   --->   Operation 432 'mul' 'mul_ln63_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_109 = mul i16 %tmp_150, i16 %tmp_1" [src/real_matmul.cpp:63]   --->   Operation 433 'mul' 'mul_ln63_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 434 [1/1] (1.94ns)   --->   "%mul_ln63_110 = mul i16 %tmp_174, i16 %tmp_25" [src/real_matmul.cpp:63]   --->   Operation 434 'mul' 'mul_ln63_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_74)   --->   "%mul_ln63_112 = mul i16 %tmp_223, i16 %tmp_74" [src/real_matmul.cpp:63]   --->   Operation 435 'mul' 'mul_ln63_112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 436 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_113 = mul i16 %tmp_189, i16 %tmp_40" [src/real_matmul.cpp:63]   --->   Operation 436 'mul' 'mul_ln63_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 437 [1/1] (1.94ns)   --->   "%mul_ln63_114 = mul i16 %tmp_191, i16 %tmp_42" [src/real_matmul.cpp:63]   --->   Operation 437 'mul' 'mul_ln63_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (1.94ns)   --->   "%mul_ln63_115 = mul i16 %tmp_291, i16 %tmp_142" [src/real_matmul.cpp:63]   --->   Operation 438 'mul' 'mul_ln63_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (1.94ns)   --->   "%mul_ln63_116 = mul i16 %tmp_226, i16 %tmp_77" [src/real_matmul.cpp:63]   --->   Operation 439 'mul' 'mul_ln63_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (1.94ns)   --->   "%mul_ln63_117 = mul i16 %tmp_250, i16 %tmp_101" [src/real_matmul.cpp:63]   --->   Operation 440 'mul' 'mul_ln63_117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_111)   --->   "%mul_ln63_118 = mul i16 %tmp_261, i16 %tmp_112" [src/real_matmul.cpp:63]   --->   Operation 441 'mul' 'mul_ln63_118' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 442 [1/1] (1.94ns)   --->   "%mul_ln63_119 = mul i16 %tmp_165, i16 %tmp_16" [src/real_matmul.cpp:63]   --->   Operation 442 'mul' 'mul_ln63_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (1.94ns)   --->   "%mul_ln63_120 = mul i16 %tmp_243, i16 %tmp_94" [src/real_matmul.cpp:63]   --->   Operation 443 'mul' 'mul_ln63_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_58)   --->   "%mul_ln63_121 = mul i16 %tmp_211, i16 %tmp_62" [src/real_matmul.cpp:63]   --->   Operation 444 'mul' 'mul_ln63_121' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 445 [1/1] (1.94ns)   --->   "%mul_ln63_122 = mul i16 %tmp_212, i16 %tmp_63" [src/real_matmul.cpp:63]   --->   Operation 445 'mul' 'mul_ln63_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (1.94ns)   --->   "%mul_ln63_123 = mul i16 %tmp_210, i16 %tmp_61" [src/real_matmul.cpp:63]   --->   Operation 446 'mul' 'mul_ln63_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (1.94ns)   --->   "%mul_ln63_124 = mul i16 %tmp_286, i16 %tmp_137" [src/real_matmul.cpp:63]   --->   Operation 447 'mul' 'mul_ln63_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_125 = mul i16 %tmp_168, i16 %tmp_19" [src/real_matmul.cpp:63]   --->   Operation 448 'mul' 'mul_ln63_125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 449 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_62)   --->   "%mul_ln63_126 = mul i16 %tmp_213, i16 %tmp_64" [src/real_matmul.cpp:63]   --->   Operation 449 'mul' 'mul_ln63_126' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 450 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_95)   --->   "%mul_ln63_127 = mul i16 %tmp_246, i16 %tmp_97" [src/real_matmul.cpp:63]   --->   Operation 450 'mul' 'mul_ln63_127' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 451 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_87)   --->   "%mul_ln63_129 = mul i16 %tmp_240, i16 %tmp_91" [src/real_matmul.cpp:63]   --->   Operation 451 'mul' 'mul_ln63_129' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 452 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_130 = mul i16 %tmp_161, i16 %tmp_12" [src/real_matmul.cpp:63]   --->   Operation 452 'mul' 'mul_ln63_130' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 453 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_101)   --->   "%mul_ln63_132 = mul i16 %tmp_254, i16 %tmp_105" [src/real_matmul.cpp:63]   --->   Operation 453 'mul' 'mul_ln63_132' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 454 [1/1] (1.94ns)   --->   "%mul_ln63_134 = mul i16 %tmp_260, i16 %tmp_111" [src/real_matmul.cpp:63]   --->   Operation 454 'mul' 'mul_ln63_134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_57)   --->   "%mul_ln63_135 = mul i16 %tmp_208, i16 %tmp_59" [src/real_matmul.cpp:63]   --->   Operation 455 'mul' 'mul_ln63_135' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 456 [1/1] (1.94ns)   --->   "%mul_ln63_136 = mul i16 %tmp_231, i16 %tmp_82" [src/real_matmul.cpp:63]   --->   Operation 456 'mul' 'mul_ln63_136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (1.94ns)   --->   "%mul_ln63_137 = mul i16 %tmp_220, i16 %tmp_71" [src/real_matmul.cpp:63]   --->   Operation 457 'mul' 'mul_ln63_137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_83)   --->   "%mul_ln63_139 = mul i16 %tmp_235, i16 %tmp_86" [src/real_matmul.cpp:63]   --->   Operation 458 'mul' 'mul_ln63_139' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 459 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_140 = mul i16 %tmp_170, i16 %tmp_21" [src/real_matmul.cpp:63]   --->   Operation 459 'mul' 'mul_ln63_140' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 460 [1/1] (1.94ns)   --->   "%mul_ln63_141 = mul i16 %tmp_196, i16 %tmp_47" [src/real_matmul.cpp:63]   --->   Operation 460 'mul' 'mul_ln63_141' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_123)   --->   "%mul_ln63_142 = mul i16 %tmp_275, i16 %tmp_126" [src/real_matmul.cpp:63]   --->   Operation 461 'mul' 'mul_ln63_142' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 462 [1/1] (1.94ns)   --->   "%mul_ln63_144 = mul i16 %tmp_274, i16 %tmp_125" [src/real_matmul.cpp:63]   --->   Operation 462 'mul' 'mul_ln63_144' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_145 = mul i16 %tmp_155, i16 %tmp_6" [src/real_matmul.cpp:63]   --->   Operation 463 'mul' 'mul_ln63_145' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 464 [1/1] (1.94ns)   --->   "%mul_ln63_146 = mul i16 %tmp_277, i16 %tmp_128" [src/real_matmul.cpp:63]   --->   Operation 464 'mul' 'mul_ln63_146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_133)   --->   "%mul_ln63_147 = mul i16 %tmp_287, i16 %tmp_138" [src/real_matmul.cpp:63]   --->   Operation 465 'mul' 'mul_ln63_147' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 466 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_138)   --->   "%mul_ln63_148 = mul i16 %tmp_292, i16 %tmp_143" [src/real_matmul.cpp:63]   --->   Operation 466 'mul' 'mul_ln63_148' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 467 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_120)   --->   "%mul_ln63_149 = mul i16 %tmp_273, i16 %tmp_124" [src/real_matmul.cpp:63]   --->   Operation 467 'mul' 'mul_ln63_149' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 468 [1/3] (0.00ns) (grouped into DSP with root node empty_29)   --->   "%empty = mul i15 %select_ln57_1_cast, i15 200" [src/real_matmul.cpp:57]   --->   Operation 468 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%select_ln57_cast = zext i8 %select_ln57" [src/real_matmul.cpp:57]   --->   Operation 469 'zext' 'select_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_29 = add i15 %empty, i15 %select_ln57_cast" [src/real_matmul.cpp:57]   --->   Operation 470 'add' 'empty_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 471 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_1 = mul i16 %tmp_187, i16 %tmp_38" [src/real_matmul.cpp:63]   --->   Operation 471 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 472 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_4 = mul i16 %tmp_159, i16 %tmp_10" [src/real_matmul.cpp:63]   --->   Operation 472 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 473 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_5 = mul i16 %tmp_153, i16 %tmp_4" [src/real_matmul.cpp:63]   --->   Operation 473 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 474 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_54)   --->   "%mul_ln63_7 = mul i16 %tmp_204, i16 %tmp_55" [src/real_matmul.cpp:63]   --->   Operation 474 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 475 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_8 = mul i16 %tmp_178, i16 %tmp_29" [src/real_matmul.cpp:63]   --->   Operation 475 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 476 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_106)   --->   "%mul_ln63_9 = mul i16 %tmp_257, i16 %tmp_108" [src/real_matmul.cpp:63]   --->   Operation 476 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 477 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_114)   --->   "%mul_ln63_11 = mul i16 %tmp_265, i16 %tmp_116" [src/real_matmul.cpp:63]   --->   Operation 477 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 478 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_82)   --->   "%mul_ln63_15 = mul i16 %tmp_232, i16 %tmp_83" [src/real_matmul.cpp:63]   --->   Operation 478 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 479 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_16 = mul i16 %tmp_192, i16 %tmp_43" [src/real_matmul.cpp:63]   --->   Operation 479 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 480 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_75)   --->   "%mul_ln63_18 = mul i16 %tmp_225, i16 %tmp_76" [src/real_matmul.cpp:63]   --->   Operation 480 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 481 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_20 = mul i16 %tmp_181, i16 %tmp_32" [src/real_matmul.cpp:63]   --->   Operation 481 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 482 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_78)   --->   "%mul_ln63_21 = mul i16 %tmp_230, i16 %tmp_81" [src/real_matmul.cpp:63]   --->   Operation 482 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 483 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_141)   --->   "%mul_ln63_22 = mul i16 %tmp_294, i16 %tmp_145" [src/real_matmul.cpp:63]   --->   Operation 483 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 484 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_93)   --->   "%mul_ln63_25 = mul i16 %tmp_244, i16 %tmp_95" [src/real_matmul.cpp:63]   --->   Operation 484 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 485 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_66)   --->   "%mul_ln63_30 = mul i16 %tmp_218, i16 %tmp_69" [src/real_matmul.cpp:63]   --->   Operation 485 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 486 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_132)   --->   "%mul_ln63_31 = mul i16 %tmp_284, i16 %tmp_135" [src/real_matmul.cpp:63]   --->   Operation 486 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 487 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_139)   --->   "%mul_ln63_33 = mul i16 %tmp_290, i16 %tmp_141" [src/real_matmul.cpp:63]   --->   Operation 487 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 488 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_104)   --->   "%mul_ln63_34 = mul i16 %tmp_256, i16 %tmp_107" [src/real_matmul.cpp:63]   --->   Operation 488 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 489 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_35 = mul i16 %tmp_176, i16 %tmp_27" [src/real_matmul.cpp:63]   --->   Operation 489 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 490 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_100)   --->   "%mul_ln63_36 = mul i16 %tmp_251, i16 %tmp_102" [src/real_matmul.cpp:63]   --->   Operation 490 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 491 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_49)   --->   "%mul_ln63_37 = mul i16 %tmp_202, i16 %tmp_53" [src/real_matmul.cpp:63]   --->   Operation 491 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 492 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_112)   --->   "%mul_ln63_38 = mul i16 %tmp_263, i16 %tmp_114" [src/real_matmul.cpp:63]   --->   Operation 492 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 493 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_130)   --->   "%mul_ln63_40 = mul i16 %tmp_282, i16 %tmp_133" [src/real_matmul.cpp:63]   --->   Operation 493 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 494 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_46)   --->   "%mul_ln63_41 = mul i16 %tmp_195, i16 %tmp_46" [src/real_matmul.cpp:63]   --->   Operation 494 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 495 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_142)   --->   "%mul_ln63_43 = mul i16 %tmp_297, i16 %tmp_148" [src/real_matmul.cpp:63]   --->   Operation 495 'mul' 'mul_ln63_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 496 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_116)   --->   "%mul_ln63_44 = mul i16 %tmp_266, i16 %tmp_117" [src/real_matmul.cpp:63]   --->   Operation 496 'mul' 'mul_ln63_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 497 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_137)   --->   "%mul_ln63_47 = mul i16 %tmp_289, i16 %tmp_140" [src/real_matmul.cpp:63]   --->   Operation 497 'mul' 'mul_ln63_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 498 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_102)   --->   "%mul_ln63_48 = mul i16 %tmp_252, i16 %tmp_103" [src/real_matmul.cpp:63]   --->   Operation 498 'mul' 'mul_ln63_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 499 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_124)   --->   "%mul_ln63_49 = mul i16 %tmp_278, i16 %tmp_129" [src/real_matmul.cpp:63]   --->   Operation 499 'mul' 'mul_ln63_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 500 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_96)   --->   "%mul_ln63_52 = mul i16 %tmp_249, i16 %tmp_100" [src/real_matmul.cpp:63]   --->   Operation 500 'mul' 'mul_ln63_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 501 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_121)   --->   "%mul_ln63_53 = mul i16 %tmp_271, i16 %tmp_122" [src/real_matmul.cpp:63]   --->   Operation 501 'mul' 'mul_ln63_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 502 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_105)   --->   "%mul_ln63_57 = mul i16 %tmp_259, i16 %tmp_110" [src/real_matmul.cpp:63]   --->   Operation 502 'mul' 'mul_ln63_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 503 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_58 = mul i16 %tmp_173, i16 %tmp_24" [src/real_matmul.cpp:63]   --->   Operation 503 'mul' 'mul_ln63_58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 504 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_119)   --->   "%mul_ln63_59 = mul i16 %tmp_270, i16 %tmp_121" [src/real_matmul.cpp:63]   --->   Operation 504 'mul' 'mul_ln63_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 505 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_86)   --->   "%mul_ln63_60 = mul i16 %tmp_237, i16 %tmp_88" [src/real_matmul.cpp:63]   --->   Operation 505 'mul' 'mul_ln63_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 506 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_55)   --->   "%mul_ln63_61 = mul i16 %tmp_206, i16 %tmp_57" [src/real_matmul.cpp:63]   --->   Operation 506 'mul' 'mul_ln63_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 507 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_129)   --->   "%mul_ln63_65 = mul i16 %tmp_280, i16 %tmp_131" [src/real_matmul.cpp:63]   --->   Operation 507 'mul' 'mul_ln63_65' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 508 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_68 = mul i16 %tmp_166, i16 %tmp_17" [src/real_matmul.cpp:63]   --->   Operation 508 'mul' 'mul_ln63_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 509 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_92)   --->   "%mul_ln63_71 = mul i16 %tmp_242, i16 %tmp_93" [src/real_matmul.cpp:63]   --->   Operation 509 'mul' 'mul_ln63_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 510 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_48)   --->   "%mul_ln63_72 = mul i16 %tmp_199, i16 %tmp_50" [src/real_matmul.cpp:63]   --->   Operation 510 'mul' 'mul_ln63_72' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 511 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_115)   --->   "%mul_ln63_74 = mul i16 %tmp_268, i16 %tmp_119" [src/real_matmul.cpp:63]   --->   Operation 511 'mul' 'mul_ln63_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 512 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_63)   --->   "%mul_ln63_75 = mul i16 %tmp_216, i16 %tmp_67" [src/real_matmul.cpp:63]   --->   Operation 512 'mul' 'mul_ln63_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 513 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_77)   --->   "%mul_ln63_78 = mul i16 %tmp_227, i16 %tmp_78" [src/real_matmul.cpp:63]   --->   Operation 513 'mul' 'mul_ln63_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 514 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_67)   --->   "%mul_ln63_80 = mul i16 %tmp_221, i16 %tmp_72" [src/real_matmul.cpp:63]   --->   Operation 514 'mul' 'mul_ln63_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 515 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_82 = mul i16 %tmp_190, i16 %tmp_41" [src/real_matmul.cpp:63]   --->   Operation 515 'mul' 'mul_ln63_82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 516 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_83 = mul i16 %tmp_180, i16 %tmp_31" [src/real_matmul.cpp:63]   --->   Operation 516 'mul' 'mul_ln63_83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 517 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_84 = mul i16 %tmp_185, i16 %tmp_36" [src/real_matmul.cpp:63]   --->   Operation 517 'mul' 'mul_ln63_84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 518 [3/3] (0.99ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_86 = mul i16 %trunc_ln63, i16 %empty_28" [src/real_matmul.cpp:63]   --->   Operation 518 'mul' 'mul_ln63_86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 519 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_87 = mul i16 %tmp_157, i16 %tmp_8" [src/real_matmul.cpp:63]   --->   Operation 519 'mul' 'mul_ln63_87' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 520 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_97)   --->   "%mul_ln63_90 = mul i16 %tmp_247, i16 %tmp_98" [src/real_matmul.cpp:63]   --->   Operation 520 'mul' 'mul_ln63_90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 521 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_91 = mul i16 %tmp_152, i16 %tmp_3" [src/real_matmul.cpp:63]   --->   Operation 521 'mul' 'mul_ln63_91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 522 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_79)   --->   "%mul_ln63_93 = mul i16 %tmp_228, i16 %tmp_79" [src/real_matmul.cpp:63]   --->   Operation 522 'mul' 'mul_ln63_93' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 523 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_44)   --->   "%mul_ln63_94 = mul i16 %tmp_194, i16 %tmp_45" [src/real_matmul.cpp:63]   --->   Operation 523 'mul' 'mul_ln63_94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 524 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_95 = mul i16 %tmp_171, i16 %tmp_22" [src/real_matmul.cpp:63]   --->   Operation 524 'mul' 'mul_ln63_95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 525 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_45)   --->   "%mul_ln63_96 = mul i16 %tmp_197, i16 %tmp_48" [src/real_matmul.cpp:63]   --->   Operation 525 'mul' 'mul_ln63_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 526 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_98 = mul i16 %tmp_175, i16 %tmp_26" [src/real_matmul.cpp:63]   --->   Operation 526 'mul' 'mul_ln63_98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 527 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_88)   --->   "%mul_ln63_99 = mul i16 %tmp_238, i16 %tmp_89" [src/real_matmul.cpp:63]   --->   Operation 527 'mul' 'mul_ln63_99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 528 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_134)   --->   "%mul_ln63_101 = mul i16 %tmp_285, i16 %tmp_136" [src/real_matmul.cpp:63]   --->   Operation 528 'mul' 'mul_ln63_101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 529 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_104 = mul i16 %tmp_164, i16 %tmp_15" [src/real_matmul.cpp:63]   --->   Operation 529 'mul' 'mul_ln63_104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 530 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_68)   --->   "%mul_ln63_105 = mul i16 %tmp_219, i16 %tmp_70" [src/real_matmul.cpp:63]   --->   Operation 530 'mul' 'mul_ln63_105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 531 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_106 = mul i16 %tmp_183, i16 %tmp_34" [src/real_matmul.cpp:63]   --->   Operation 531 'mul' 'mul_ln63_106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 532 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_108 = mul i16 %tmp_162, i16 %tmp_13" [src/real_matmul.cpp:63]   --->   Operation 532 'mul' 'mul_ln63_108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 533 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_109 = mul i16 %tmp_150, i16 %tmp_1" [src/real_matmul.cpp:63]   --->   Operation 533 'mul' 'mul_ln63_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 534 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_143)   --->   "%mul_ln63_111 = mul i16 %tmp_295, i16 %tmp_146" [src/real_matmul.cpp:63]   --->   Operation 534 'mul' 'mul_ln63_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 535 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_74)   --->   "%mul_ln63_112 = mul i16 %tmp_223, i16 %tmp_74" [src/real_matmul.cpp:63]   --->   Operation 535 'mul' 'mul_ln63_112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 536 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_113 = mul i16 %tmp_189, i16 %tmp_40" [src/real_matmul.cpp:63]   --->   Operation 536 'mul' 'mul_ln63_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 537 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_111)   --->   "%mul_ln63_118 = mul i16 %tmp_261, i16 %tmp_112" [src/real_matmul.cpp:63]   --->   Operation 537 'mul' 'mul_ln63_118' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 538 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_58)   --->   "%mul_ln63_121 = mul i16 %tmp_211, i16 %tmp_62" [src/real_matmul.cpp:63]   --->   Operation 538 'mul' 'mul_ln63_121' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 539 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_125 = mul i16 %tmp_168, i16 %tmp_19" [src/real_matmul.cpp:63]   --->   Operation 539 'mul' 'mul_ln63_125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 540 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_62)   --->   "%mul_ln63_126 = mul i16 %tmp_213, i16 %tmp_64" [src/real_matmul.cpp:63]   --->   Operation 540 'mul' 'mul_ln63_126' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 541 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_95)   --->   "%mul_ln63_127 = mul i16 %tmp_246, i16 %tmp_97" [src/real_matmul.cpp:63]   --->   Operation 541 'mul' 'mul_ln63_127' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 542 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_59)   --->   "%mul_ln63_128 = mul i16 %tmp_209, i16 %tmp_60" [src/real_matmul.cpp:63]   --->   Operation 542 'mul' 'mul_ln63_128' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 543 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_87)   --->   "%mul_ln63_129 = mul i16 %tmp_240, i16 %tmp_91" [src/real_matmul.cpp:63]   --->   Operation 543 'mul' 'mul_ln63_129' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 544 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_130 = mul i16 %tmp_161, i16 %tmp_12" [src/real_matmul.cpp:63]   --->   Operation 544 'mul' 'mul_ln63_130' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 545 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_50)   --->   "%mul_ln63_131 = mul i16 %tmp_200, i16 %tmp_51" [src/real_matmul.cpp:63]   --->   Operation 545 'mul' 'mul_ln63_131' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 546 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_101)   --->   "%mul_ln63_132 = mul i16 %tmp_254, i16 %tmp_105" [src/real_matmul.cpp:63]   --->   Operation 546 'mul' 'mul_ln63_132' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 547 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_84)   --->   "%mul_ln63_133 = mul i16 %tmp_233, i16 %tmp_84" [src/real_matmul.cpp:63]   --->   Operation 547 'mul' 'mul_ln63_133' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 548 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_57)   --->   "%mul_ln63_135 = mul i16 %tmp_208, i16 %tmp_59" [src/real_matmul.cpp:63]   --->   Operation 548 'mul' 'mul_ln63_135' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 549 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_64)   --->   "%mul_ln63_138 = mul i16 %tmp_214, i16 %tmp_65" [src/real_matmul.cpp:63]   --->   Operation 549 'mul' 'mul_ln63_138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 550 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_83)   --->   "%mul_ln63_139 = mul i16 %tmp_235, i16 %tmp_86" [src/real_matmul.cpp:63]   --->   Operation 550 'mul' 'mul_ln63_139' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 551 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_140 = mul i16 %tmp_170, i16 %tmp_21" [src/real_matmul.cpp:63]   --->   Operation 551 'mul' 'mul_ln63_140' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 552 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_123)   --->   "%mul_ln63_142 = mul i16 %tmp_275, i16 %tmp_126" [src/real_matmul.cpp:63]   --->   Operation 552 'mul' 'mul_ln63_142' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 553 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_125)   --->   "%mul_ln63_143 = mul i16 %tmp_276, i16 %tmp_127" [src/real_matmul.cpp:63]   --->   Operation 553 'mul' 'mul_ln63_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 554 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_145 = mul i16 %tmp_155, i16 %tmp_6" [src/real_matmul.cpp:63]   --->   Operation 554 'mul' 'mul_ln63_145' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 555 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_133)   --->   "%mul_ln63_147 = mul i16 %tmp_287, i16 %tmp_138" [src/real_matmul.cpp:63]   --->   Operation 555 'mul' 'mul_ln63_147' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 556 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_138)   --->   "%mul_ln63_148 = mul i16 %tmp_292, i16 %tmp_143" [src/real_matmul.cpp:63]   --->   Operation 556 'mul' 'mul_ln63_148' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 557 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_120)   --->   "%mul_ln63_149 = mul i16 %tmp_273, i16 %tmp_124" [src/real_matmul.cpp:63]   --->   Operation 557 'mul' 'mul_ln63_149' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 558 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_29 = add i15 %empty, i15 %select_ln57_cast" [src/real_matmul.cpp:57]   --->   Operation 558 'add' 'empty_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_29" [src/real_matmul.cpp:57]   --->   Operation 559 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%MatC_addr = getelementptr i16 %MatC, i64 0, i64 %p_cast" [src/real_matmul.cpp:57]   --->   Operation 560 'getelementptr' 'MatC_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [2/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:63]   --->   Operation 561 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_4 : Operation 562 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_1 = mul i16 %tmp_187, i16 %tmp_38" [src/real_matmul.cpp:63]   --->   Operation 562 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 563 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_4 = mul i16 %tmp_159, i16 %tmp_10" [src/real_matmul.cpp:63]   --->   Operation 563 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 564 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_5 = mul i16 %tmp_153, i16 %tmp_4" [src/real_matmul.cpp:63]   --->   Operation 564 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_54)   --->   "%mul_ln63_7 = mul i16 %tmp_204, i16 %tmp_55" [src/real_matmul.cpp:63]   --->   Operation 565 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 566 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_8 = mul i16 %tmp_178, i16 %tmp_29" [src/real_matmul.cpp:63]   --->   Operation 566 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 567 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_106)   --->   "%mul_ln63_9 = mul i16 %tmp_257, i16 %tmp_108" [src/real_matmul.cpp:63]   --->   Operation 567 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_114)   --->   "%mul_ln63_11 = mul i16 %tmp_265, i16 %tmp_116" [src/real_matmul.cpp:63]   --->   Operation 568 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 569 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_82)   --->   "%mul_ln63_15 = mul i16 %tmp_232, i16 %tmp_83" [src/real_matmul.cpp:63]   --->   Operation 569 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 570 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_16 = mul i16 %tmp_192, i16 %tmp_43" [src/real_matmul.cpp:63]   --->   Operation 570 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 571 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_75)   --->   "%mul_ln63_18 = mul i16 %tmp_225, i16 %tmp_76" [src/real_matmul.cpp:63]   --->   Operation 571 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 572 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_20 = mul i16 %tmp_181, i16 %tmp_32" [src/real_matmul.cpp:63]   --->   Operation 572 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_78)   --->   "%mul_ln63_21 = mul i16 %tmp_230, i16 %tmp_81" [src/real_matmul.cpp:63]   --->   Operation 573 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 574 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_141)   --->   "%mul_ln63_22 = mul i16 %tmp_294, i16 %tmp_145" [src/real_matmul.cpp:63]   --->   Operation 574 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 575 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_93)   --->   "%mul_ln63_25 = mul i16 %tmp_244, i16 %tmp_95" [src/real_matmul.cpp:63]   --->   Operation 575 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_66)   --->   "%mul_ln63_30 = mul i16 %tmp_218, i16 %tmp_69" [src/real_matmul.cpp:63]   --->   Operation 576 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 577 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_132)   --->   "%mul_ln63_31 = mul i16 %tmp_284, i16 %tmp_135" [src/real_matmul.cpp:63]   --->   Operation 577 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 578 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_139)   --->   "%mul_ln63_33 = mul i16 %tmp_290, i16 %tmp_141" [src/real_matmul.cpp:63]   --->   Operation 578 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 579 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_104)   --->   "%mul_ln63_34 = mul i16 %tmp_256, i16 %tmp_107" [src/real_matmul.cpp:63]   --->   Operation 579 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 580 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_35 = mul i16 %tmp_176, i16 %tmp_27" [src/real_matmul.cpp:63]   --->   Operation 580 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 581 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_100)   --->   "%mul_ln63_36 = mul i16 %tmp_251, i16 %tmp_102" [src/real_matmul.cpp:63]   --->   Operation 581 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 582 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_49)   --->   "%mul_ln63_37 = mul i16 %tmp_202, i16 %tmp_53" [src/real_matmul.cpp:63]   --->   Operation 582 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_112)   --->   "%mul_ln63_38 = mul i16 %tmp_263, i16 %tmp_114" [src/real_matmul.cpp:63]   --->   Operation 583 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_130)   --->   "%mul_ln63_40 = mul i16 %tmp_282, i16 %tmp_133" [src/real_matmul.cpp:63]   --->   Operation 584 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 585 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_46)   --->   "%mul_ln63_41 = mul i16 %tmp_195, i16 %tmp_46" [src/real_matmul.cpp:63]   --->   Operation 585 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_142)   --->   "%mul_ln63_43 = mul i16 %tmp_297, i16 %tmp_148" [src/real_matmul.cpp:63]   --->   Operation 586 'mul' 'mul_ln63_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 587 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_116)   --->   "%mul_ln63_44 = mul i16 %tmp_266, i16 %tmp_117" [src/real_matmul.cpp:63]   --->   Operation 587 'mul' 'mul_ln63_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_137)   --->   "%mul_ln63_47 = mul i16 %tmp_289, i16 %tmp_140" [src/real_matmul.cpp:63]   --->   Operation 588 'mul' 'mul_ln63_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 589 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_102)   --->   "%mul_ln63_48 = mul i16 %tmp_252, i16 %tmp_103" [src/real_matmul.cpp:63]   --->   Operation 589 'mul' 'mul_ln63_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 590 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_124)   --->   "%mul_ln63_49 = mul i16 %tmp_278, i16 %tmp_129" [src/real_matmul.cpp:63]   --->   Operation 590 'mul' 'mul_ln63_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 591 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_96)   --->   "%mul_ln63_52 = mul i16 %tmp_249, i16 %tmp_100" [src/real_matmul.cpp:63]   --->   Operation 591 'mul' 'mul_ln63_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 592 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_121)   --->   "%mul_ln63_53 = mul i16 %tmp_271, i16 %tmp_122" [src/real_matmul.cpp:63]   --->   Operation 592 'mul' 'mul_ln63_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 593 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_105)   --->   "%mul_ln63_57 = mul i16 %tmp_259, i16 %tmp_110" [src/real_matmul.cpp:63]   --->   Operation 593 'mul' 'mul_ln63_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_58 = mul i16 %tmp_173, i16 %tmp_24" [src/real_matmul.cpp:63]   --->   Operation 594 'mul' 'mul_ln63_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 595 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_119)   --->   "%mul_ln63_59 = mul i16 %tmp_270, i16 %tmp_121" [src/real_matmul.cpp:63]   --->   Operation 595 'mul' 'mul_ln63_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 596 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_86)   --->   "%mul_ln63_60 = mul i16 %tmp_237, i16 %tmp_88" [src/real_matmul.cpp:63]   --->   Operation 596 'mul' 'mul_ln63_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 597 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_55)   --->   "%mul_ln63_61 = mul i16 %tmp_206, i16 %tmp_57" [src/real_matmul.cpp:63]   --->   Operation 597 'mul' 'mul_ln63_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_129)   --->   "%mul_ln63_65 = mul i16 %tmp_280, i16 %tmp_131" [src/real_matmul.cpp:63]   --->   Operation 598 'mul' 'mul_ln63_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 599 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_68 = mul i16 %tmp_166, i16 %tmp_17" [src/real_matmul.cpp:63]   --->   Operation 599 'mul' 'mul_ln63_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 600 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_92)   --->   "%mul_ln63_71 = mul i16 %tmp_242, i16 %tmp_93" [src/real_matmul.cpp:63]   --->   Operation 600 'mul' 'mul_ln63_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 601 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_48)   --->   "%mul_ln63_72 = mul i16 %tmp_199, i16 %tmp_50" [src/real_matmul.cpp:63]   --->   Operation 601 'mul' 'mul_ln63_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_115)   --->   "%mul_ln63_74 = mul i16 %tmp_268, i16 %tmp_119" [src/real_matmul.cpp:63]   --->   Operation 602 'mul' 'mul_ln63_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_63)   --->   "%mul_ln63_75 = mul i16 %tmp_216, i16 %tmp_67" [src/real_matmul.cpp:63]   --->   Operation 603 'mul' 'mul_ln63_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 604 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_77)   --->   "%mul_ln63_78 = mul i16 %tmp_227, i16 %tmp_78" [src/real_matmul.cpp:63]   --->   Operation 604 'mul' 'mul_ln63_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_67)   --->   "%mul_ln63_80 = mul i16 %tmp_221, i16 %tmp_72" [src/real_matmul.cpp:63]   --->   Operation 605 'mul' 'mul_ln63_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 606 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_82 = mul i16 %tmp_190, i16 %tmp_41" [src/real_matmul.cpp:63]   --->   Operation 606 'mul' 'mul_ln63_82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 607 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_83 = mul i16 %tmp_180, i16 %tmp_31" [src/real_matmul.cpp:63]   --->   Operation 607 'mul' 'mul_ln63_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_84 = mul i16 %tmp_185, i16 %tmp_36" [src/real_matmul.cpp:63]   --->   Operation 608 'mul' 'mul_ln63_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 609 [2/3] (0.99ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_86 = mul i16 %trunc_ln63, i16 %empty_28" [src/real_matmul.cpp:63]   --->   Operation 609 'mul' 'mul_ln63_86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 610 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_87 = mul i16 %tmp_157, i16 %tmp_8" [src/real_matmul.cpp:63]   --->   Operation 610 'mul' 'mul_ln63_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 611 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_97)   --->   "%mul_ln63_90 = mul i16 %tmp_247, i16 %tmp_98" [src/real_matmul.cpp:63]   --->   Operation 611 'mul' 'mul_ln63_90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 612 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_91 = mul i16 %tmp_152, i16 %tmp_3" [src/real_matmul.cpp:63]   --->   Operation 612 'mul' 'mul_ln63_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 613 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_79)   --->   "%mul_ln63_93 = mul i16 %tmp_228, i16 %tmp_79" [src/real_matmul.cpp:63]   --->   Operation 613 'mul' 'mul_ln63_93' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 614 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_44)   --->   "%mul_ln63_94 = mul i16 %tmp_194, i16 %tmp_45" [src/real_matmul.cpp:63]   --->   Operation 614 'mul' 'mul_ln63_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 615 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_95 = mul i16 %tmp_171, i16 %tmp_22" [src/real_matmul.cpp:63]   --->   Operation 615 'mul' 'mul_ln63_95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_45)   --->   "%mul_ln63_96 = mul i16 %tmp_197, i16 %tmp_48" [src/real_matmul.cpp:63]   --->   Operation 616 'mul' 'mul_ln63_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 617 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_98 = mul i16 %tmp_175, i16 %tmp_26" [src/real_matmul.cpp:63]   --->   Operation 617 'mul' 'mul_ln63_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_88)   --->   "%mul_ln63_99 = mul i16 %tmp_238, i16 %tmp_89" [src/real_matmul.cpp:63]   --->   Operation 618 'mul' 'mul_ln63_99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_134)   --->   "%mul_ln63_101 = mul i16 %tmp_285, i16 %tmp_136" [src/real_matmul.cpp:63]   --->   Operation 619 'mul' 'mul_ln63_101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 620 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_104 = mul i16 %tmp_164, i16 %tmp_15" [src/real_matmul.cpp:63]   --->   Operation 620 'mul' 'mul_ln63_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 621 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_68)   --->   "%mul_ln63_105 = mul i16 %tmp_219, i16 %tmp_70" [src/real_matmul.cpp:63]   --->   Operation 621 'mul' 'mul_ln63_105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 622 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_106 = mul i16 %tmp_183, i16 %tmp_34" [src/real_matmul.cpp:63]   --->   Operation 622 'mul' 'mul_ln63_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 623 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_108 = mul i16 %tmp_162, i16 %tmp_13" [src/real_matmul.cpp:63]   --->   Operation 623 'mul' 'mul_ln63_108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 624 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_109 = mul i16 %tmp_150, i16 %tmp_1" [src/real_matmul.cpp:63]   --->   Operation 624 'mul' 'mul_ln63_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 625 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_143)   --->   "%mul_ln63_111 = mul i16 %tmp_295, i16 %tmp_146" [src/real_matmul.cpp:63]   --->   Operation 625 'mul' 'mul_ln63_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 626 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_74)   --->   "%mul_ln63_112 = mul i16 %tmp_223, i16 %tmp_74" [src/real_matmul.cpp:63]   --->   Operation 626 'mul' 'mul_ln63_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 627 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_113 = mul i16 %tmp_189, i16 %tmp_40" [src/real_matmul.cpp:63]   --->   Operation 627 'mul' 'mul_ln63_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 628 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_111)   --->   "%mul_ln63_118 = mul i16 %tmp_261, i16 %tmp_112" [src/real_matmul.cpp:63]   --->   Operation 628 'mul' 'mul_ln63_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 629 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_58)   --->   "%mul_ln63_121 = mul i16 %tmp_211, i16 %tmp_62" [src/real_matmul.cpp:63]   --->   Operation 629 'mul' 'mul_ln63_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 630 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_125 = mul i16 %tmp_168, i16 %tmp_19" [src/real_matmul.cpp:63]   --->   Operation 630 'mul' 'mul_ln63_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_62)   --->   "%mul_ln63_126 = mul i16 %tmp_213, i16 %tmp_64" [src/real_matmul.cpp:63]   --->   Operation 631 'mul' 'mul_ln63_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 632 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_95)   --->   "%mul_ln63_127 = mul i16 %tmp_246, i16 %tmp_97" [src/real_matmul.cpp:63]   --->   Operation 632 'mul' 'mul_ln63_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_59)   --->   "%mul_ln63_128 = mul i16 %tmp_209, i16 %tmp_60" [src/real_matmul.cpp:63]   --->   Operation 633 'mul' 'mul_ln63_128' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_87)   --->   "%mul_ln63_129 = mul i16 %tmp_240, i16 %tmp_91" [src/real_matmul.cpp:63]   --->   Operation 634 'mul' 'mul_ln63_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_130 = mul i16 %tmp_161, i16 %tmp_12" [src/real_matmul.cpp:63]   --->   Operation 635 'mul' 'mul_ln63_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 636 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_50)   --->   "%mul_ln63_131 = mul i16 %tmp_200, i16 %tmp_51" [src/real_matmul.cpp:63]   --->   Operation 636 'mul' 'mul_ln63_131' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 637 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_101)   --->   "%mul_ln63_132 = mul i16 %tmp_254, i16 %tmp_105" [src/real_matmul.cpp:63]   --->   Operation 637 'mul' 'mul_ln63_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 638 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_84)   --->   "%mul_ln63_133 = mul i16 %tmp_233, i16 %tmp_84" [src/real_matmul.cpp:63]   --->   Operation 638 'mul' 'mul_ln63_133' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 639 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_57)   --->   "%mul_ln63_135 = mul i16 %tmp_208, i16 %tmp_59" [src/real_matmul.cpp:63]   --->   Operation 639 'mul' 'mul_ln63_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 640 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_64)   --->   "%mul_ln63_138 = mul i16 %tmp_214, i16 %tmp_65" [src/real_matmul.cpp:63]   --->   Operation 640 'mul' 'mul_ln63_138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_83)   --->   "%mul_ln63_139 = mul i16 %tmp_235, i16 %tmp_86" [src/real_matmul.cpp:63]   --->   Operation 641 'mul' 'mul_ln63_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 642 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_140 = mul i16 %tmp_170, i16 %tmp_21" [src/real_matmul.cpp:63]   --->   Operation 642 'mul' 'mul_ln63_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 643 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_123)   --->   "%mul_ln63_142 = mul i16 %tmp_275, i16 %tmp_126" [src/real_matmul.cpp:63]   --->   Operation 643 'mul' 'mul_ln63_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 644 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_125)   --->   "%mul_ln63_143 = mul i16 %tmp_276, i16 %tmp_127" [src/real_matmul.cpp:63]   --->   Operation 644 'mul' 'mul_ln63_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_145 = mul i16 %tmp_155, i16 %tmp_6" [src/real_matmul.cpp:63]   --->   Operation 645 'mul' 'mul_ln63_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 646 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_133)   --->   "%mul_ln63_147 = mul i16 %tmp_287, i16 %tmp_138" [src/real_matmul.cpp:63]   --->   Operation 646 'mul' 'mul_ln63_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 647 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_138)   --->   "%mul_ln63_148 = mul i16 %tmp_292, i16 %tmp_143" [src/real_matmul.cpp:63]   --->   Operation 647 'mul' 'mul_ln63_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_120)   --->   "%mul_ln63_149 = mul i16 %tmp_273, i16 %tmp_124" [src/real_matmul.cpp:63]   --->   Operation 648 'mul' 'mul_ln63_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 649 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i16 %mul_ln63_19, i16 %mul_ln63_109" [src/real_matmul.cpp:63]   --->   Operation 649 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_3 = add i16 %mul_ln63_32, i16 %mul_ln63_91" [src/real_matmul.cpp:63]   --->   Operation 650 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 651 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_4 = add i16 %mul_ln63_70, i16 %mul_ln63_145" [src/real_matmul.cpp:63]   --->   Operation 651 'add' 'add_ln63_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 652 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_8 = add i16 %mul_ln63_63, i16 %mul_ln63_87" [src/real_matmul.cpp:63]   --->   Operation 652 'add' 'add_ln63_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 653 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_9 = add i16 %mul_ln63_97, i16 %mul_ln63_4" [src/real_matmul.cpp:63]   --->   Operation 653 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 654 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i16 %mul_ln63_67, i16 %mul_ln63_130" [src/real_matmul.cpp:63]   --->   Operation 654 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 655 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_12 = add i16 %mul_ln63_100, i16 %mul_ln63_104" [src/real_matmul.cpp:63]   --->   Operation 655 'add' 'add_ln63_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 656 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i16 %mul_ln63_119, i16 %mul_ln63_68" [src/real_matmul.cpp:63]   --->   Operation 656 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 657 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_18 = add i16 %mul_ln63_27, i16 %mul_ln63_125" [src/real_matmul.cpp:63]   --->   Operation 657 'add' 'add_ln63_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 658 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_20 = add i16 %mul_ln63_45, i16 %mul_ln63_140" [src/real_matmul.cpp:63]   --->   Operation 658 'add' 'add_ln63_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_21 = add i16 %mul_ln63_89, i16 %mul_ln63_58" [src/real_matmul.cpp:63]   --->   Operation 659 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 660 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_25 = add i16 %mul_ln63_110, i16 %mul_ln63_98" [src/real_matmul.cpp:63]   --->   Operation 660 'add' 'add_ln63_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_26 = add i16 %mul_ln63_26, i16 %mul_ln63_8" [src/real_matmul.cpp:63]   --->   Operation 661 'add' 'add_ln63_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 662 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i16 %mul_ln63_81, i16 %mul_ln63_83" [src/real_matmul.cpp:63]   --->   Operation 662 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 663 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_30 = add i16 %mul_ln63_39, i16 %mul_ln63_106" [src/real_matmul.cpp:63]   --->   Operation 663 'add' 'add_ln63_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 664 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_36 = add i16 %mul_ln63_55, i16 %mul_ln63_84" [src/real_matmul.cpp:63]   --->   Operation 664 'add' 'add_ln63_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_37 = add i16 %mul_ln63_92, i16 %mul_ln63_1" [src/real_matmul.cpp:63]   --->   Operation 665 'add' 'add_ln63_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 666 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_39 = add i16 %mul_ln63_14, i16 %mul_ln63_113" [src/real_matmul.cpp:63]   --->   Operation 666 'add' 'add_ln63_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 667 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_40 = add i16 %mul_ln63_114, i16 %mul_ln63_16" [src/real_matmul.cpp:63]   --->   Operation 667 'add' 'add_ln63_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 668 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_44 = add i16 %mul_ln63_51, i16 %mul_ln63_94" [src/real_matmul.cpp:63]   --->   Operation 668 'add' 'add_ln63_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 669 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_45 = add i16 %mul_ln63_141, i16 %mul_ln63_96" [src/real_matmul.cpp:63]   --->   Operation 669 'add' 'add_ln63_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 670 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_48 = add i16 %mul_ln63_10, i16 %mul_ln63_72" [src/real_matmul.cpp:63]   --->   Operation 670 'add' 'add_ln63_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 671 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_49 = add i16 %mul_ln63_103, i16 %mul_ln63_37" [src/real_matmul.cpp:63]   --->   Operation 671 'add' 'add_ln63_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 672 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_54 = add i16 %mul_ln63_12, i16 %mul_ln63_7" [src/real_matmul.cpp:63]   --->   Operation 672 'add' 'add_ln63_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 673 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_55 = add i16 %mul_ln63_76, i16 %mul_ln63_61" [src/real_matmul.cpp:63]   --->   Operation 673 'add' 'add_ln63_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_57 = add i16 %mul_ln63, i16 %mul_ln63_135" [src/real_matmul.cpp:63]   --->   Operation 674 'add' 'add_ln63_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 675 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_58 = add i16 %mul_ln63_123, i16 %mul_ln63_121" [src/real_matmul.cpp:63]   --->   Operation 675 'add' 'add_ln63_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 676 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_62 = add i16 %mul_ln63_122, i16 %mul_ln63_126" [src/real_matmul.cpp:63]   --->   Operation 676 'add' 'add_ln63_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 677 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_63 = add i16 %mul_ln63_54, i16 %mul_ln63_75" [src/real_matmul.cpp:63]   --->   Operation 677 'add' 'add_ln63_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 678 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_66 = add i16 %mul_ln63_46, i16 %mul_ln63_30" [src/real_matmul.cpp:63]   --->   Operation 678 'add' 'add_ln63_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 679 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_67 = add i16 %mul_ln63_137, i16 %mul_ln63_80" [src/real_matmul.cpp:63]   --->   Operation 679 'add' 'add_ln63_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 680 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_74 = add i16 %mul_ln63_23, i16 %mul_ln63_112" [src/real_matmul.cpp:63]   --->   Operation 680 'add' 'add_ln63_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 681 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_75 = add i16 %mul_ln63_62, i16 %mul_ln63_18" [src/real_matmul.cpp:63]   --->   Operation 681 'add' 'add_ln63_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 682 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_77 = add i16 %mul_ln63_116, i16 %mul_ln63_78" [src/real_matmul.cpp:63]   --->   Operation 682 'add' 'add_ln63_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 683 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_78 = add i16 %mul_ln63_50, i16 %mul_ln63_21" [src/real_matmul.cpp:63]   --->   Operation 683 'add' 'add_ln63_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 684 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_82 = add i16 %mul_ln63_136, i16 %mul_ln63_15" [src/real_matmul.cpp:63]   --->   Operation 684 'add' 'add_ln63_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 685 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_83 = add i16 %mul_ln63_17, i16 %mul_ln63_139" [src/real_matmul.cpp:63]   --->   Operation 685 'add' 'add_ln63_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_86 = add i16 %mul_ln63_29, i16 %mul_ln63_60" [src/real_matmul.cpp:63]   --->   Operation 686 'add' 'add_ln63_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 687 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_87 = add i16 %mul_ln63_6, i16 %mul_ln63_129" [src/real_matmul.cpp:63]   --->   Operation 687 'add' 'add_ln63_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 688 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_92 = add i16 %mul_ln63_28, i16 %mul_ln63_71" [src/real_matmul.cpp:63]   --->   Operation 688 'add' 'add_ln63_92' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_93 = add i16 %mul_ln63_120, i16 %mul_ln63_25" [src/real_matmul.cpp:63]   --->   Operation 689 'add' 'add_ln63_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 690 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_95 = add i16 %mul_ln63_73, i16 %mul_ln63_127" [src/real_matmul.cpp:63]   --->   Operation 690 'add' 'add_ln63_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 691 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_96 = add i16 %mul_ln63_42, i16 %mul_ln63_52" [src/real_matmul.cpp:63]   --->   Operation 691 'add' 'add_ln63_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_100 = add i16 %mul_ln63_117, i16 %mul_ln63_36" [src/real_matmul.cpp:63]   --->   Operation 692 'add' 'add_ln63_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 693 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_101 = add i16 %mul_ln63_64, i16 %mul_ln63_132" [src/real_matmul.cpp:63]   --->   Operation 693 'add' 'add_ln63_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 694 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_104 = add i16 %mul_ln63_107, i16 %mul_ln63_34" [src/real_matmul.cpp:63]   --->   Operation 694 'add' 'add_ln63_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 695 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_105 = add i16 %mul_ln63_85, i16 %mul_ln63_57" [src/real_matmul.cpp:63]   --->   Operation 695 'add' 'add_ln63_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 696 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_111 = add i16 %mul_ln63_134, i16 %mul_ln63_118" [src/real_matmul.cpp:63]   --->   Operation 696 'add' 'add_ln63_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 697 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_112 = add i16 %mul_ln63_102, i16 %mul_ln63_38" [src/real_matmul.cpp:63]   --->   Operation 697 'add' 'add_ln63_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 698 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_114 = add i16 %mul_ln63_24, i16 %mul_ln63_11" [src/real_matmul.cpp:63]   --->   Operation 698 'add' 'add_ln63_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 699 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_115 = add i16 %mul_ln63_88, i16 %mul_ln63_74" [src/real_matmul.cpp:63]   --->   Operation 699 'add' 'add_ln63_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 700 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_119 = add i16 %mul_ln63_66, i16 %mul_ln63_59" [src/real_matmul.cpp:63]   --->   Operation 700 'add' 'add_ln63_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 701 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_120 = add i16 %mul_ln63_3, i16 %mul_ln63_149" [src/real_matmul.cpp:63]   --->   Operation 701 'add' 'add_ln63_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 702 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_123 = add i16 %mul_ln63_144, i16 %mul_ln63_142" [src/real_matmul.cpp:63]   --->   Operation 702 'add' 'add_ln63_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 703 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_124 = add i16 %mul_ln63_146, i16 %mul_ln63_49" [src/real_matmul.cpp:63]   --->   Operation 703 'add' 'add_ln63_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_129 = add i16 %mul_ln63_56, i16 %mul_ln63_65" [src/real_matmul.cpp:63]   --->   Operation 704 'add' 'add_ln63_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 705 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_130 = add i16 %mul_ln63_77, i16 %mul_ln63_40" [src/real_matmul.cpp:63]   --->   Operation 705 'add' 'add_ln63_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 706 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_132 = add i16 %mul_ln63_13, i16 %mul_ln63_31" [src/real_matmul.cpp:63]   --->   Operation 706 'add' 'add_ln63_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 707 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_133 = add i16 %mul_ln63_124, i16 %mul_ln63_147" [src/real_matmul.cpp:63]   --->   Operation 707 'add' 'add_ln63_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 708 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_137 = add i16 %mul_ln63_69, i16 %mul_ln63_47" [src/real_matmul.cpp:63]   --->   Operation 708 'add' 'add_ln63_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 709 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_138 = add i16 %mul_ln63_115, i16 %mul_ln63_148" [src/real_matmul.cpp:63]   --->   Operation 709 'add' 'add_ln63_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_141 = add i16 %mul_ln63_79, i16 %mul_ln63_22" [src/real_matmul.cpp:63]   --->   Operation 710 'add' 'add_ln63_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 711 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_142 = add i16 %mul_ln63_2, i16 %mul_ln63_43" [src/real_matmul.cpp:63]   --->   Operation 711 'add' 'add_ln63_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 712 [1/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:63]   --->   Operation 712 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_5 : Operation 713 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_5 = mul i16 %tmp_153, i16 %tmp_4" [src/real_matmul.cpp:63]   --->   Operation 713 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 714 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_106)   --->   "%mul_ln63_9 = mul i16 %tmp_257, i16 %tmp_108" [src/real_matmul.cpp:63]   --->   Operation 714 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_20 = mul i16 %tmp_181, i16 %tmp_32" [src/real_matmul.cpp:63]   --->   Operation 715 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 716 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_139)   --->   "%mul_ln63_33 = mul i16 %tmp_290, i16 %tmp_141" [src/real_matmul.cpp:63]   --->   Operation 716 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 717 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_35 = mul i16 %tmp_176, i16 %tmp_27" [src/real_matmul.cpp:63]   --->   Operation 717 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 718 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_46)   --->   "%mul_ln63_41 = mul i16 %tmp_195, i16 %tmp_46" [src/real_matmul.cpp:63]   --->   Operation 718 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 719 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_116)   --->   "%mul_ln63_44 = mul i16 %tmp_266, i16 %tmp_117" [src/real_matmul.cpp:63]   --->   Operation 719 'mul' 'mul_ln63_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 720 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_102)   --->   "%mul_ln63_48 = mul i16 %tmp_252, i16 %tmp_103" [src/real_matmul.cpp:63]   --->   Operation 720 'mul' 'mul_ln63_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 721 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_121)   --->   "%mul_ln63_53 = mul i16 %tmp_271, i16 %tmp_122" [src/real_matmul.cpp:63]   --->   Operation 721 'mul' 'mul_ln63_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 722 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_82 = mul i16 %tmp_190, i16 %tmp_41" [src/real_matmul.cpp:63]   --->   Operation 722 'mul' 'mul_ln63_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_86 = mul i16 %trunc_ln63, i16 %empty_28" [src/real_matmul.cpp:63]   --->   Operation 723 'mul' 'mul_ln63_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 724 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_97)   --->   "%mul_ln63_90 = mul i16 %tmp_247, i16 %tmp_98" [src/real_matmul.cpp:63]   --->   Operation 724 'mul' 'mul_ln63_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 725 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_79)   --->   "%mul_ln63_93 = mul i16 %tmp_228, i16 %tmp_79" [src/real_matmul.cpp:63]   --->   Operation 725 'mul' 'mul_ln63_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 726 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_95 = mul i16 %tmp_171, i16 %tmp_22" [src/real_matmul.cpp:63]   --->   Operation 726 'mul' 'mul_ln63_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 727 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_88)   --->   "%mul_ln63_99 = mul i16 %tmp_238, i16 %tmp_89" [src/real_matmul.cpp:63]   --->   Operation 727 'mul' 'mul_ln63_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_134)   --->   "%mul_ln63_101 = mul i16 %tmp_285, i16 %tmp_136" [src/real_matmul.cpp:63]   --->   Operation 728 'mul' 'mul_ln63_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 729 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_68)   --->   "%mul_ln63_105 = mul i16 %tmp_219, i16 %tmp_70" [src/real_matmul.cpp:63]   --->   Operation 729 'mul' 'mul_ln63_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_108 = mul i16 %tmp_162, i16 %tmp_13" [src/real_matmul.cpp:63]   --->   Operation 730 'mul' 'mul_ln63_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 731 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_143)   --->   "%mul_ln63_111 = mul i16 %tmp_295, i16 %tmp_146" [src/real_matmul.cpp:63]   --->   Operation 731 'mul' 'mul_ln63_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 732 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_59)   --->   "%mul_ln63_128 = mul i16 %tmp_209, i16 %tmp_60" [src/real_matmul.cpp:63]   --->   Operation 732 'mul' 'mul_ln63_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 733 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_50)   --->   "%mul_ln63_131 = mul i16 %tmp_200, i16 %tmp_51" [src/real_matmul.cpp:63]   --->   Operation 733 'mul' 'mul_ln63_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 734 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_84)   --->   "%mul_ln63_133 = mul i16 %tmp_233, i16 %tmp_84" [src/real_matmul.cpp:63]   --->   Operation 734 'mul' 'mul_ln63_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 735 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_64)   --->   "%mul_ln63_138 = mul i16 %tmp_214, i16 %tmp_65" [src/real_matmul.cpp:63]   --->   Operation 735 'mul' 'mul_ln63_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 736 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_125)   --->   "%mul_ln63_143 = mul i16 %tmp_276, i16 %tmp_127" [src/real_matmul.cpp:63]   --->   Operation 736 'mul' 'mul_ln63_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 737 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63 = add i16 %MatC_load, i16 %mul_ln63_86" [src/real_matmul.cpp:63]   --->   Operation 737 'add' 'add_ln63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 738 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i16 %mul_ln63_19, i16 %mul_ln63_109" [src/real_matmul.cpp:63]   --->   Operation 738 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 739 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_3 = add i16 %mul_ln63_32, i16 %mul_ln63_91" [src/real_matmul.cpp:63]   --->   Operation 739 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 740 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_4 = add i16 %mul_ln63_70, i16 %mul_ln63_145" [src/real_matmul.cpp:63]   --->   Operation 740 'add' 'add_ln63_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 741 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_5 = add i16 %add_ln63_4, i16 %mul_ln63_5" [src/real_matmul.cpp:63]   --->   Operation 741 'add' 'add_ln63_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 742 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_8 = add i16 %mul_ln63_63, i16 %mul_ln63_87" [src/real_matmul.cpp:63]   --->   Operation 742 'add' 'add_ln63_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 743 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_9 = add i16 %mul_ln63_97, i16 %mul_ln63_4" [src/real_matmul.cpp:63]   --->   Operation 743 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 744 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i16 %mul_ln63_67, i16 %mul_ln63_130" [src/real_matmul.cpp:63]   --->   Operation 744 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 745 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_12 = add i16 %mul_ln63_100, i16 %mul_ln63_104" [src/real_matmul.cpp:63]   --->   Operation 745 'add' 'add_ln63_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 746 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_13 = add i16 %add_ln63_12, i16 %mul_ln63_108" [src/real_matmul.cpp:63]   --->   Operation 746 'add' 'add_ln63_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 747 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i16 %mul_ln63_119, i16 %mul_ln63_68" [src/real_matmul.cpp:63]   --->   Operation 747 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 748 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_18 = add i16 %mul_ln63_27, i16 %mul_ln63_125" [src/real_matmul.cpp:63]   --->   Operation 748 'add' 'add_ln63_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 749 [1/1] (0.78ns)   --->   "%add_ln63_19 = add i16 %add_ln63_18, i16 %add_ln63_17" [src/real_matmul.cpp:63]   --->   Operation 749 'add' 'add_ln63_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_20 = add i16 %mul_ln63_45, i16 %mul_ln63_140" [src/real_matmul.cpp:63]   --->   Operation 750 'add' 'add_ln63_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 751 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_21 = add i16 %mul_ln63_89, i16 %mul_ln63_58" [src/real_matmul.cpp:63]   --->   Operation 751 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 752 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_22 = add i16 %add_ln63_21, i16 %mul_ln63_95" [src/real_matmul.cpp:63]   --->   Operation 752 'add' 'add_ln63_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 753 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_25 = add i16 %mul_ln63_110, i16 %mul_ln63_98" [src/real_matmul.cpp:63]   --->   Operation 753 'add' 'add_ln63_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 754 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_26 = add i16 %mul_ln63_26, i16 %mul_ln63_8" [src/real_matmul.cpp:63]   --->   Operation 754 'add' 'add_ln63_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 755 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_27 = add i16 %add_ln63_26, i16 %mul_ln63_35" [src/real_matmul.cpp:63]   --->   Operation 755 'add' 'add_ln63_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 756 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i16 %mul_ln63_81, i16 %mul_ln63_83" [src/real_matmul.cpp:63]   --->   Operation 756 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 757 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_30 = add i16 %mul_ln63_39, i16 %mul_ln63_106" [src/real_matmul.cpp:63]   --->   Operation 757 'add' 'add_ln63_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 758 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_31 = add i16 %add_ln63_30, i16 %mul_ln63_20" [src/real_matmul.cpp:63]   --->   Operation 758 'add' 'add_ln63_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 759 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_36 = add i16 %mul_ln63_55, i16 %mul_ln63_84" [src/real_matmul.cpp:63]   --->   Operation 759 'add' 'add_ln63_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 760 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_37 = add i16 %mul_ln63_92, i16 %mul_ln63_1" [src/real_matmul.cpp:63]   --->   Operation 760 'add' 'add_ln63_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 761 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_39 = add i16 %mul_ln63_14, i16 %mul_ln63_113" [src/real_matmul.cpp:63]   --->   Operation 761 'add' 'add_ln63_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 762 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_40 = add i16 %mul_ln63_114, i16 %mul_ln63_16" [src/real_matmul.cpp:63]   --->   Operation 762 'add' 'add_ln63_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 763 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i16 %add_ln63_40, i16 %mul_ln63_82" [src/real_matmul.cpp:63]   --->   Operation 763 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 764 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_44 = add i16 %mul_ln63_51, i16 %mul_ln63_94" [src/real_matmul.cpp:63]   --->   Operation 764 'add' 'add_ln63_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 765 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_45 = add i16 %mul_ln63_141, i16 %mul_ln63_96" [src/real_matmul.cpp:63]   --->   Operation 765 'add' 'add_ln63_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 766 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_46 = add i16 %add_ln63_45, i16 %mul_ln63_41" [src/real_matmul.cpp:63]   --->   Operation 766 'add' 'add_ln63_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 767 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_48 = add i16 %mul_ln63_10, i16 %mul_ln63_72" [src/real_matmul.cpp:63]   --->   Operation 767 'add' 'add_ln63_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 768 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_49 = add i16 %mul_ln63_103, i16 %mul_ln63_37" [src/real_matmul.cpp:63]   --->   Operation 768 'add' 'add_ln63_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 769 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_50 = add i16 %add_ln63_49, i16 %mul_ln63_131" [src/real_matmul.cpp:63]   --->   Operation 769 'add' 'add_ln63_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 770 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_54 = add i16 %mul_ln63_12, i16 %mul_ln63_7" [src/real_matmul.cpp:63]   --->   Operation 770 'add' 'add_ln63_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 771 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_55 = add i16 %mul_ln63_76, i16 %mul_ln63_61" [src/real_matmul.cpp:63]   --->   Operation 771 'add' 'add_ln63_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 772 [1/1] (0.78ns)   --->   "%add_ln63_56 = add i16 %add_ln63_55, i16 %add_ln63_54" [src/real_matmul.cpp:63]   --->   Operation 772 'add' 'add_ln63_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_57 = add i16 %mul_ln63, i16 %mul_ln63_135" [src/real_matmul.cpp:63]   --->   Operation 773 'add' 'add_ln63_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 774 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_58 = add i16 %mul_ln63_123, i16 %mul_ln63_121" [src/real_matmul.cpp:63]   --->   Operation 774 'add' 'add_ln63_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 775 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_59 = add i16 %add_ln63_58, i16 %mul_ln63_128" [src/real_matmul.cpp:63]   --->   Operation 775 'add' 'add_ln63_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 776 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_62 = add i16 %mul_ln63_122, i16 %mul_ln63_126" [src/real_matmul.cpp:63]   --->   Operation 776 'add' 'add_ln63_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 777 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_63 = add i16 %mul_ln63_54, i16 %mul_ln63_75" [src/real_matmul.cpp:63]   --->   Operation 777 'add' 'add_ln63_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 778 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_64 = add i16 %add_ln63_63, i16 %mul_ln63_138" [src/real_matmul.cpp:63]   --->   Operation 778 'add' 'add_ln63_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 779 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_66 = add i16 %mul_ln63_46, i16 %mul_ln63_30" [src/real_matmul.cpp:63]   --->   Operation 779 'add' 'add_ln63_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 780 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_67 = add i16 %mul_ln63_137, i16 %mul_ln63_80" [src/real_matmul.cpp:63]   --->   Operation 780 'add' 'add_ln63_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 781 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_68 = add i16 %add_ln63_67, i16 %mul_ln63_105" [src/real_matmul.cpp:63]   --->   Operation 781 'add' 'add_ln63_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 782 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_74 = add i16 %mul_ln63_23, i16 %mul_ln63_112" [src/real_matmul.cpp:63]   --->   Operation 782 'add' 'add_ln63_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 783 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_75 = add i16 %mul_ln63_62, i16 %mul_ln63_18" [src/real_matmul.cpp:63]   --->   Operation 783 'add' 'add_ln63_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 784 [1/1] (0.78ns)   --->   "%add_ln63_76 = add i16 %add_ln63_75, i16 %add_ln63_74" [src/real_matmul.cpp:63]   --->   Operation 784 'add' 'add_ln63_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_77 = add i16 %mul_ln63_116, i16 %mul_ln63_78" [src/real_matmul.cpp:63]   --->   Operation 785 'add' 'add_ln63_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 786 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_78 = add i16 %mul_ln63_50, i16 %mul_ln63_21" [src/real_matmul.cpp:63]   --->   Operation 786 'add' 'add_ln63_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 787 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_79 = add i16 %add_ln63_78, i16 %mul_ln63_93" [src/real_matmul.cpp:63]   --->   Operation 787 'add' 'add_ln63_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 788 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_82 = add i16 %mul_ln63_136, i16 %mul_ln63_15" [src/real_matmul.cpp:63]   --->   Operation 788 'add' 'add_ln63_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 789 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_83 = add i16 %mul_ln63_17, i16 %mul_ln63_139" [src/real_matmul.cpp:63]   --->   Operation 789 'add' 'add_ln63_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 790 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_84 = add i16 %add_ln63_83, i16 %mul_ln63_133" [src/real_matmul.cpp:63]   --->   Operation 790 'add' 'add_ln63_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 791 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_86 = add i16 %mul_ln63_29, i16 %mul_ln63_60" [src/real_matmul.cpp:63]   --->   Operation 791 'add' 'add_ln63_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 792 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_87 = add i16 %mul_ln63_6, i16 %mul_ln63_129" [src/real_matmul.cpp:63]   --->   Operation 792 'add' 'add_ln63_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 793 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_88 = add i16 %add_ln63_87, i16 %mul_ln63_99" [src/real_matmul.cpp:63]   --->   Operation 793 'add' 'add_ln63_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 794 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_92 = add i16 %mul_ln63_28, i16 %mul_ln63_71" [src/real_matmul.cpp:63]   --->   Operation 794 'add' 'add_ln63_92' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_93 = add i16 %mul_ln63_120, i16 %mul_ln63_25" [src/real_matmul.cpp:63]   --->   Operation 795 'add' 'add_ln63_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 796 [1/1] (0.78ns)   --->   "%add_ln63_94 = add i16 %add_ln63_93, i16 %add_ln63_92" [src/real_matmul.cpp:63]   --->   Operation 796 'add' 'add_ln63_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_95 = add i16 %mul_ln63_73, i16 %mul_ln63_127" [src/real_matmul.cpp:63]   --->   Operation 797 'add' 'add_ln63_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 798 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_96 = add i16 %mul_ln63_42, i16 %mul_ln63_52" [src/real_matmul.cpp:63]   --->   Operation 798 'add' 'add_ln63_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 799 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_97 = add i16 %add_ln63_96, i16 %mul_ln63_90" [src/real_matmul.cpp:63]   --->   Operation 799 'add' 'add_ln63_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 800 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_100 = add i16 %mul_ln63_117, i16 %mul_ln63_36" [src/real_matmul.cpp:63]   --->   Operation 800 'add' 'add_ln63_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 801 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_101 = add i16 %mul_ln63_64, i16 %mul_ln63_132" [src/real_matmul.cpp:63]   --->   Operation 801 'add' 'add_ln63_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 802 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_102 = add i16 %add_ln63_101, i16 %mul_ln63_48" [src/real_matmul.cpp:63]   --->   Operation 802 'add' 'add_ln63_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 803 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_104 = add i16 %mul_ln63_107, i16 %mul_ln63_34" [src/real_matmul.cpp:63]   --->   Operation 803 'add' 'add_ln63_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 804 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_105 = add i16 %mul_ln63_85, i16 %mul_ln63_57" [src/real_matmul.cpp:63]   --->   Operation 804 'add' 'add_ln63_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 805 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_106 = add i16 %add_ln63_105, i16 %mul_ln63_9" [src/real_matmul.cpp:63]   --->   Operation 805 'add' 'add_ln63_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 806 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_111 = add i16 %mul_ln63_134, i16 %mul_ln63_118" [src/real_matmul.cpp:63]   --->   Operation 806 'add' 'add_ln63_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 807 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_112 = add i16 %mul_ln63_102, i16 %mul_ln63_38" [src/real_matmul.cpp:63]   --->   Operation 807 'add' 'add_ln63_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 808 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_114 = add i16 %mul_ln63_24, i16 %mul_ln63_11" [src/real_matmul.cpp:63]   --->   Operation 808 'add' 'add_ln63_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 809 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_115 = add i16 %mul_ln63_88, i16 %mul_ln63_74" [src/real_matmul.cpp:63]   --->   Operation 809 'add' 'add_ln63_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 810 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_116 = add i16 %add_ln63_115, i16 %mul_ln63_44" [src/real_matmul.cpp:63]   --->   Operation 810 'add' 'add_ln63_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 811 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_119 = add i16 %mul_ln63_66, i16 %mul_ln63_59" [src/real_matmul.cpp:63]   --->   Operation 811 'add' 'add_ln63_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 812 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_120 = add i16 %mul_ln63_3, i16 %mul_ln63_149" [src/real_matmul.cpp:63]   --->   Operation 812 'add' 'add_ln63_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 813 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_121 = add i16 %add_ln63_120, i16 %mul_ln63_53" [src/real_matmul.cpp:63]   --->   Operation 813 'add' 'add_ln63_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 814 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_123 = add i16 %mul_ln63_144, i16 %mul_ln63_142" [src/real_matmul.cpp:63]   --->   Operation 814 'add' 'add_ln63_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 815 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_124 = add i16 %mul_ln63_146, i16 %mul_ln63_49" [src/real_matmul.cpp:63]   --->   Operation 815 'add' 'add_ln63_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 816 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_125 = add i16 %add_ln63_124, i16 %mul_ln63_143" [src/real_matmul.cpp:63]   --->   Operation 816 'add' 'add_ln63_125' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 817 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_129 = add i16 %mul_ln63_56, i16 %mul_ln63_65" [src/real_matmul.cpp:63]   --->   Operation 817 'add' 'add_ln63_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_130 = add i16 %mul_ln63_77, i16 %mul_ln63_40" [src/real_matmul.cpp:63]   --->   Operation 818 'add' 'add_ln63_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 819 [1/1] (0.78ns)   --->   "%add_ln63_131 = add i16 %add_ln63_130, i16 %add_ln63_129" [src/real_matmul.cpp:63]   --->   Operation 819 'add' 'add_ln63_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_132 = add i16 %mul_ln63_13, i16 %mul_ln63_31" [src/real_matmul.cpp:63]   --->   Operation 820 'add' 'add_ln63_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 821 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_133 = add i16 %mul_ln63_124, i16 %mul_ln63_147" [src/real_matmul.cpp:63]   --->   Operation 821 'add' 'add_ln63_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 822 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_134 = add i16 %add_ln63_133, i16 %mul_ln63_101" [src/real_matmul.cpp:63]   --->   Operation 822 'add' 'add_ln63_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 823 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_137 = add i16 %mul_ln63_69, i16 %mul_ln63_47" [src/real_matmul.cpp:63]   --->   Operation 823 'add' 'add_ln63_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 824 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_138 = add i16 %mul_ln63_115, i16 %mul_ln63_148" [src/real_matmul.cpp:63]   --->   Operation 824 'add' 'add_ln63_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 825 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_139 = add i16 %add_ln63_138, i16 %mul_ln63_33" [src/real_matmul.cpp:63]   --->   Operation 825 'add' 'add_ln63_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_141 = add i16 %mul_ln63_79, i16 %mul_ln63_22" [src/real_matmul.cpp:63]   --->   Operation 826 'add' 'add_ln63_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 827 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_142 = add i16 %mul_ln63_2, i16 %mul_ln63_43" [src/real_matmul.cpp:63]   --->   Operation 827 'add' 'add_ln63_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_143 = add i16 %add_ln63_142, i16 %mul_ln63_111" [src/real_matmul.cpp:63]   --->   Operation 828 'add' 'add_ln63_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 916 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 916 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 6.05>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_ROWS_OUTER_COLS_str"   --->   Operation 829 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 830 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 831 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:60]   --->   Operation 831 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 832 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63 = add i16 %MatC_load, i16 %mul_ln63_86" [src/real_matmul.cpp:63]   --->   Operation 832 'add' 'add_ln63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_2 = add i16 %add_ln63_1, i16 %add_ln63" [src/real_matmul.cpp:63]   --->   Operation 833 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 834 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_5 = add i16 %add_ln63_4, i16 %mul_ln63_5" [src/real_matmul.cpp:63]   --->   Operation 834 'add' 'add_ln63_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 835 [1/1] (0.78ns)   --->   "%add_ln63_6 = add i16 %add_ln63_5, i16 %add_ln63_3" [src/real_matmul.cpp:63]   --->   Operation 835 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_7 = add i16 %add_ln63_6, i16 %add_ln63_2" [src/real_matmul.cpp:63]   --->   Operation 836 'add' 'add_ln63_7' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_10 = add i16 %add_ln63_9, i16 %add_ln63_8" [src/real_matmul.cpp:63]   --->   Operation 837 'add' 'add_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 838 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_13 = add i16 %add_ln63_12, i16 %mul_ln63_108" [src/real_matmul.cpp:63]   --->   Operation 838 'add' 'add_ln63_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 839 [1/1] (0.78ns)   --->   "%add_ln63_14 = add i16 %add_ln63_13, i16 %add_ln63_11" [src/real_matmul.cpp:63]   --->   Operation 839 'add' 'add_ln63_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 840 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_15 = add i16 %add_ln63_14, i16 %add_ln63_10" [src/real_matmul.cpp:63]   --->   Operation 840 'add' 'add_ln63_15' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_16 = add i16 %add_ln63_15, i16 %add_ln63_7" [src/real_matmul.cpp:63]   --->   Operation 841 'add' 'add_ln63_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 842 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_22 = add i16 %add_ln63_21, i16 %mul_ln63_95" [src/real_matmul.cpp:63]   --->   Operation 842 'add' 'add_ln63_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 843 [1/1] (0.78ns)   --->   "%add_ln63_23 = add i16 %add_ln63_22, i16 %add_ln63_20" [src/real_matmul.cpp:63]   --->   Operation 843 'add' 'add_ln63_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_24 = add i16 %add_ln63_23, i16 %add_ln63_19" [src/real_matmul.cpp:63]   --->   Operation 844 'add' 'add_ln63_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 845 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_27 = add i16 %add_ln63_26, i16 %mul_ln63_35" [src/real_matmul.cpp:63]   --->   Operation 845 'add' 'add_ln63_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_28 = add i16 %add_ln63_27, i16 %add_ln63_25" [src/real_matmul.cpp:63]   --->   Operation 846 'add' 'add_ln63_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 847 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_31 = add i16 %add_ln63_30, i16 %mul_ln63_20" [src/real_matmul.cpp:63]   --->   Operation 847 'add' 'add_ln63_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 848 [1/1] (0.78ns)   --->   "%add_ln63_32 = add i16 %add_ln63_31, i16 %add_ln63_29" [src/real_matmul.cpp:63]   --->   Operation 848 'add' 'add_ln63_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_33 = add i16 %add_ln63_32, i16 %add_ln63_28" [src/real_matmul.cpp:63]   --->   Operation 849 'add' 'add_ln63_33' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 850 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_34 = add i16 %add_ln63_33, i16 %add_ln63_24" [src/real_matmul.cpp:63]   --->   Operation 850 'add' 'add_ln63_34' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 851 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_35 = add i16 %add_ln63_34, i16 %add_ln63_16" [src/real_matmul.cpp:63]   --->   Operation 851 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_38 = add i16 %add_ln63_37, i16 %add_ln63_36" [src/real_matmul.cpp:63]   --->   Operation 852 'add' 'add_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 853 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i16 %add_ln63_40, i16 %mul_ln63_82" [src/real_matmul.cpp:63]   --->   Operation 853 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln63_42 = add i16 %add_ln63_41, i16 %add_ln63_39" [src/real_matmul.cpp:63]   --->   Operation 854 'add' 'add_ln63_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_43 = add i16 %add_ln63_42, i16 %add_ln63_38" [src/real_matmul.cpp:63]   --->   Operation 855 'add' 'add_ln63_43' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 856 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_46 = add i16 %add_ln63_45, i16 %mul_ln63_41" [src/real_matmul.cpp:63]   --->   Operation 856 'add' 'add_ln63_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_47 = add i16 %add_ln63_46, i16 %add_ln63_44" [src/real_matmul.cpp:63]   --->   Operation 857 'add' 'add_ln63_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 858 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_50 = add i16 %add_ln63_49, i16 %mul_ln63_131" [src/real_matmul.cpp:63]   --->   Operation 858 'add' 'add_ln63_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 859 [1/1] (0.78ns)   --->   "%add_ln63_51 = add i16 %add_ln63_50, i16 %add_ln63_48" [src/real_matmul.cpp:63]   --->   Operation 859 'add' 'add_ln63_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_52 = add i16 %add_ln63_51, i16 %add_ln63_47" [src/real_matmul.cpp:63]   --->   Operation 860 'add' 'add_ln63_52' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_53 = add i16 %add_ln63_52, i16 %add_ln63_43" [src/real_matmul.cpp:63]   --->   Operation 861 'add' 'add_ln63_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 862 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_59 = add i16 %add_ln63_58, i16 %mul_ln63_128" [src/real_matmul.cpp:63]   --->   Operation 862 'add' 'add_ln63_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 863 [1/1] (0.78ns)   --->   "%add_ln63_60 = add i16 %add_ln63_59, i16 %add_ln63_57" [src/real_matmul.cpp:63]   --->   Operation 863 'add' 'add_ln63_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_61 = add i16 %add_ln63_60, i16 %add_ln63_56" [src/real_matmul.cpp:63]   --->   Operation 864 'add' 'add_ln63_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 865 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_64 = add i16 %add_ln63_63, i16 %mul_ln63_138" [src/real_matmul.cpp:63]   --->   Operation 865 'add' 'add_ln63_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_65 = add i16 %add_ln63_64, i16 %add_ln63_62" [src/real_matmul.cpp:63]   --->   Operation 866 'add' 'add_ln63_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 867 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_68 = add i16 %add_ln63_67, i16 %mul_ln63_105" [src/real_matmul.cpp:63]   --->   Operation 867 'add' 'add_ln63_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 868 [1/1] (0.78ns)   --->   "%add_ln63_69 = add i16 %add_ln63_68, i16 %add_ln63_66" [src/real_matmul.cpp:63]   --->   Operation 868 'add' 'add_ln63_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 869 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_70 = add i16 %add_ln63_69, i16 %add_ln63_65" [src/real_matmul.cpp:63]   --->   Operation 869 'add' 'add_ln63_70' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 870 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_71 = add i16 %add_ln63_70, i16 %add_ln63_61" [src/real_matmul.cpp:63]   --->   Operation 870 'add' 'add_ln63_71' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_72 = add i16 %add_ln63_71, i16 %add_ln63_53" [src/real_matmul.cpp:63]   --->   Operation 871 'add' 'add_ln63_72' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_73 = add i16 %add_ln63_72, i16 %add_ln63_35" [src/real_matmul.cpp:63]   --->   Operation 872 'add' 'add_ln63_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 873 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_79 = add i16 %add_ln63_78, i16 %mul_ln63_93" [src/real_matmul.cpp:63]   --->   Operation 873 'add' 'add_ln63_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 874 [1/1] (0.78ns)   --->   "%add_ln63_80 = add i16 %add_ln63_79, i16 %add_ln63_77" [src/real_matmul.cpp:63]   --->   Operation 874 'add' 'add_ln63_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_81 = add i16 %add_ln63_80, i16 %add_ln63_76" [src/real_matmul.cpp:63]   --->   Operation 875 'add' 'add_ln63_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 876 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_84 = add i16 %add_ln63_83, i16 %mul_ln63_133" [src/real_matmul.cpp:63]   --->   Operation 876 'add' 'add_ln63_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_85 = add i16 %add_ln63_84, i16 %add_ln63_82" [src/real_matmul.cpp:63]   --->   Operation 877 'add' 'add_ln63_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 878 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_88 = add i16 %add_ln63_87, i16 %mul_ln63_99" [src/real_matmul.cpp:63]   --->   Operation 878 'add' 'add_ln63_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 879 [1/1] (0.78ns)   --->   "%add_ln63_89 = add i16 %add_ln63_88, i16 %add_ln63_86" [src/real_matmul.cpp:63]   --->   Operation 879 'add' 'add_ln63_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_90 = add i16 %add_ln63_89, i16 %add_ln63_85" [src/real_matmul.cpp:63]   --->   Operation 880 'add' 'add_ln63_90' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 881 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_91 = add i16 %add_ln63_90, i16 %add_ln63_81" [src/real_matmul.cpp:63]   --->   Operation 881 'add' 'add_ln63_91' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 882 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_97 = add i16 %add_ln63_96, i16 %mul_ln63_90" [src/real_matmul.cpp:63]   --->   Operation 882 'add' 'add_ln63_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 883 [1/1] (0.78ns)   --->   "%add_ln63_98 = add i16 %add_ln63_97, i16 %add_ln63_95" [src/real_matmul.cpp:63]   --->   Operation 883 'add' 'add_ln63_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_99 = add i16 %add_ln63_98, i16 %add_ln63_94" [src/real_matmul.cpp:63]   --->   Operation 884 'add' 'add_ln63_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 885 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_102 = add i16 %add_ln63_101, i16 %mul_ln63_48" [src/real_matmul.cpp:63]   --->   Operation 885 'add' 'add_ln63_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_103 = add i16 %add_ln63_102, i16 %add_ln63_100" [src/real_matmul.cpp:63]   --->   Operation 886 'add' 'add_ln63_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 887 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_106 = add i16 %add_ln63_105, i16 %mul_ln63_9" [src/real_matmul.cpp:63]   --->   Operation 887 'add' 'add_ln63_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 888 [1/1] (0.78ns)   --->   "%add_ln63_107 = add i16 %add_ln63_106, i16 %add_ln63_104" [src/real_matmul.cpp:63]   --->   Operation 888 'add' 'add_ln63_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_108 = add i16 %add_ln63_107, i16 %add_ln63_103" [src/real_matmul.cpp:63]   --->   Operation 889 'add' 'add_ln63_108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_109 = add i16 %add_ln63_108, i16 %add_ln63_99" [src/real_matmul.cpp:63]   --->   Operation 890 'add' 'add_ln63_109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_110 = add i16 %add_ln63_109, i16 %add_ln63_91" [src/real_matmul.cpp:63]   --->   Operation 891 'add' 'add_ln63_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_113 = add i16 %add_ln63_112, i16 %add_ln63_111" [src/real_matmul.cpp:63]   --->   Operation 892 'add' 'add_ln63_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 893 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_116 = add i16 %add_ln63_115, i16 %mul_ln63_44" [src/real_matmul.cpp:63]   --->   Operation 893 'add' 'add_ln63_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 894 [1/1] (0.78ns)   --->   "%add_ln63_117 = add i16 %add_ln63_116, i16 %add_ln63_114" [src/real_matmul.cpp:63]   --->   Operation 894 'add' 'add_ln63_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_118 = add i16 %add_ln63_117, i16 %add_ln63_113" [src/real_matmul.cpp:63]   --->   Operation 895 'add' 'add_ln63_118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 896 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_121 = add i16 %add_ln63_120, i16 %mul_ln63_53" [src/real_matmul.cpp:63]   --->   Operation 896 'add' 'add_ln63_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_122 = add i16 %add_ln63_121, i16 %add_ln63_119" [src/real_matmul.cpp:63]   --->   Operation 897 'add' 'add_ln63_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 898 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_125 = add i16 %add_ln63_124, i16 %mul_ln63_143" [src/real_matmul.cpp:63]   --->   Operation 898 'add' 'add_ln63_125' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 899 [1/1] (0.78ns)   --->   "%add_ln63_126 = add i16 %add_ln63_125, i16 %add_ln63_123" [src/real_matmul.cpp:63]   --->   Operation 899 'add' 'add_ln63_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_127 = add i16 %add_ln63_126, i16 %add_ln63_122" [src/real_matmul.cpp:63]   --->   Operation 900 'add' 'add_ln63_127' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_128 = add i16 %add_ln63_127, i16 %add_ln63_118" [src/real_matmul.cpp:63]   --->   Operation 901 'add' 'add_ln63_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 902 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_134 = add i16 %add_ln63_133, i16 %mul_ln63_101" [src/real_matmul.cpp:63]   --->   Operation 902 'add' 'add_ln63_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 903 [1/1] (0.78ns)   --->   "%add_ln63_135 = add i16 %add_ln63_134, i16 %add_ln63_132" [src/real_matmul.cpp:63]   --->   Operation 903 'add' 'add_ln63_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_136 = add i16 %add_ln63_135, i16 %add_ln63_131" [src/real_matmul.cpp:63]   --->   Operation 904 'add' 'add_ln63_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 905 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_139 = add i16 %add_ln63_138, i16 %mul_ln63_33" [src/real_matmul.cpp:63]   --->   Operation 905 'add' 'add_ln63_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_140 = add i16 %add_ln63_139, i16 %add_ln63_137" [src/real_matmul.cpp:63]   --->   Operation 906 'add' 'add_ln63_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_143 = add i16 %add_ln63_142, i16 %mul_ln63_111" [src/real_matmul.cpp:63]   --->   Operation 907 'add' 'add_ln63_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 908 [1/1] (0.78ns)   --->   "%add_ln63_144 = add i16 %add_ln63_143, i16 %add_ln63_141" [src/real_matmul.cpp:63]   --->   Operation 908 'add' 'add_ln63_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_145 = add i16 %add_ln63_144, i16 %add_ln63_140" [src/real_matmul.cpp:63]   --->   Operation 909 'add' 'add_ln63_145' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_146 = add i16 %add_ln63_145, i16 %add_ln63_136" [src/real_matmul.cpp:63]   --->   Operation 910 'add' 'add_ln63_146' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 911 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_147 = add i16 %add_ln63_146, i16 %add_ln63_128" [src/real_matmul.cpp:63]   --->   Operation 911 'add' 'add_ln63_147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_148 = add i16 %add_ln63_147, i16 %add_ln63_110" [src/real_matmul.cpp:63]   --->   Operation 912 'add' 'add_ln63_148' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 913 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln63_149 = add i16 %add_ln63_148, i16 %add_ln63_73" [src/real_matmul.cpp:63]   --->   Operation 913 'add' 'add_ln63_149' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 914 [1/1] (1.24ns)   --->   "%store_ln63 = store i16 %add_ln63_149, i15 %MatC_addr" [src/real_matmul.cpp:63]   --->   Operation 914 'store' 'store_ln63' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln59 = br void %INNER_ROW_COL" [src/real_matmul.cpp:59]   --->   Operation 915 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 2.601ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', src/real_matmul.cpp:57) of constant 0 on local variable 'i', src/real_matmul.cpp:57 [9]  (0.387 ns)
	'load' operation 7 bit ('i_load', src/real_matmul.cpp:57) on local variable 'i', src/real_matmul.cpp:57 [19]  (0.000 ns)
	'add' operation 7 bit ('add_ln57', src/real_matmul.cpp:57) [20]  (0.706 ns)
	'select' operation 7 bit ('select_ln57_1', src/real_matmul.cpp:57) [25]  (0.308 ns)
	'getelementptr' operation 7 bit ('MatA_addr', src/real_matmul.cpp:63) [29]  (0.000 ns)
	'load' operation 2400 bit ('MatA_load', src/real_matmul.cpp:63) on array 'MatA' [30]  (1.200 ns)

 <State 2>: 3.140ns
The critical path consists of the following:
	'load' operation 2400 bit ('MatA_load', src/real_matmul.cpp:63) on array 'MatA' [30]  (1.200 ns)
	'mul' operation 16 bit ('mul_ln63', src/real_matmul.cpp:63) [340]  (1.940 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[527] ('mul_ln63_1', src/real_matmul.cpp:63) [341]  (0.996 ns)

 <State 4>: 1.893ns
The critical path consists of the following:
	'add' operation 15 bit of DSP[183] ('empty_29', src/real_matmul.cpp:57) [183]  (0.645 ns)
	'getelementptr' operation 15 bit ('MatC_addr', src/real_matmul.cpp:57) [185]  (0.000 ns)
	'load' operation 16 bit ('MatC_load', src/real_matmul.cpp:63) on array 'MatC' [187]  (1.248 ns)

 <State 5>: 1.893ns
The critical path consists of the following:
	'load' operation 16 bit ('MatC_load', src/real_matmul.cpp:63) on array 'MatC' [187]  (1.248 ns)
	'add' operation 16 bit of DSP[490] ('add_ln63', src/real_matmul.cpp:63) [490]  (0.645 ns)

 <State 6>: 6.053ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[633] ('add_ln63_143', src/real_matmul.cpp:63) [633]  (0.645 ns)
	'add' operation 16 bit ('add_ln63_144', src/real_matmul.cpp:63) [634]  (0.785 ns)
	'add' operation 16 bit ('add_ln63_145', src/real_matmul.cpp:63) [635]  (0.675 ns)
	'add' operation 16 bit ('add_ln63_146', src/real_matmul.cpp:63) [636]  (0.675 ns)
	'add' operation 16 bit ('add_ln63_147', src/real_matmul.cpp:63) [637]  (0.675 ns)
	'add' operation 16 bit ('add_ln63_148', src/real_matmul.cpp:63) [638]  (0.675 ns)
	'add' operation 16 bit ('add_ln63_149', src/real_matmul.cpp:63) [639]  (0.675 ns)
	'store' operation 0 bit ('store_ln63', src/real_matmul.cpp:63) of variable 'add_ln63_149', src/real_matmul.cpp:63 on array 'MatC' [640]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
