#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 18:43:17 2019
# Process ID: 44240
# Current directory: D:/Xilinx/hw/lab3/fifoqueue
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45272 D:\Xilinx\hw\lab3\fifoqueue\fifoqueue.xpr
# Log file: D:/Xilinx/hw/lab3/fifoqueue/vivado.log
# Journal file: D:/Xilinx/hw/lab3/fifoqueue\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.xpr
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/hw/lab3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 769.242 ; gain = 166.824
update_compile_order -fileset sources_1
launch_runs synth_1
[Thu Apr 11 21:03:42 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 21:05:36 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 21:06:34 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 21:08:08 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 21:08:51 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 21:10:25 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B508A
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 21:16:51 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 21:18:05 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 21:20:05 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 21:32:49 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 21:34:00 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 21:36:33 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B508A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B03AA
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 22:33:27 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 22:34:17 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 22:35:46 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
[Thu Apr 11 22:44:18 2019] Launched synth_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 11 22:45:01 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Apr 11 22:46:26 2019] Launched impl_1...
Run output will be captured here: D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab3/fifoqueue/fifoqueue.runs/impl_1/queue.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
