#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 24 21:17:13 2021
# Process ID: 381087
# Current directory: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1
# Command line: vivado -log bd_2d50_vcr_i_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2d50_vcr_i_0.tcl
# Log file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/bd_2d50_vcr_i_0.vds
# Journal file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_2d50_vcr_i_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/zynq/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.910 ; gain = 28.523 ; free physical = 2112 ; free virtual = 5043

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andy' on host 'archlinux' (Linux_x86_64 version 5.11.15-arch1-2) on Sat Apr 24 21:17:39 CST 2021
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/bd_2d50_vcr_i_0'.
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/bd_2d50_vcr_i_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 408.457 ; gain = 0.848 ; free physical = 2538 ; free virtual = 5528
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 408.457 ; gain = 0.848 ; free physical = 2538 ; free virtual = 5528
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:513).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:208).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:223).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<4, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:278).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<4, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:247).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<4, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<4, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<4, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:296).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 536.102 ; gain = 128.492 ; free physical = 2464 ; free virtual = 5457
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:212: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 600.102 ; gain = 192.492 ; free physical = 2347 ; free virtual = 5342
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:565) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:496) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_vcresampler_core' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:583) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:585) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:509) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:511) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3' in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.4' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6' in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.7' in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.7.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.7.2' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.7.3' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.8' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.9' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.10' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.11' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.12' in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.12.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.13' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.13.1' in function 'v_vcresampler_core' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.13.2' in function 'v_vcresampler_core' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'filt' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dstYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:548) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mapComp.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:590) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:469) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_vcresampler' , detected/extracted 3 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-1-0' in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4098 for loop 'Loop-1' in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'Loop-1' in function 'v_vcresampler_core'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_vcresampler_core'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i16P.i2' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:150->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:93).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i16P.i2' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:149->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:93).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 602.328 ; gain = 194.719 ; free physical = 2811 ; free virtual = 5806
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:180:53)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[3].V.i'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 602.328 ; gain = 194.719 ; free physical = 2692 ; free virtual = 5689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_vcresampler' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.16 seconds; current allocated memory: 226.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 226.663 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 227.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.28ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'v_vcresampler_core' consists of the following:
	'mul' operation of DSP[195] ('ret_V_3_0_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:412->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:93) [194]  (2.82 ns)
	'add' operation of DSP[195] ('filt_res_2_0_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:412->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:93) [195]  (2.73 ns)
	'add' operation of DSP[200] ('filt_res_2_0_1_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:412->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/src/v_vcresampler.cpp:93) [200]  (2.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 227.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 228.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 228.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 229.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 229.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 229.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 229.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vcresampler_mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 233.580 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 231.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_input_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_output_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_0_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_0_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_0_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_0_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_1_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_1_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_1_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/HwReg_coefs_1_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vcresampler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_vcresampler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'HwReg_width', 'HwReg_height', 'HwReg_input_video_format', 'HwReg_output_video_format', 'HwReg_coefs_0_0', 'HwReg_coefs_0_1', 'HwReg_coefs_0_2', 'HwReg_coefs_0_3', 'HwReg_coefs_1_0', 'HwReg_coefs_1_1', 'HwReg_coefs_1_2' and 'HwReg_coefs_1_3' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 233.324 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vcr_i_0_v_vcresampler_core_filt0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom' using block ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_0_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_1_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_2_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_0_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_1_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_2_V_U(bd_2d50_vcr_i_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 602.328 ; gain = 194.719 ; free physical = 1797 ; free virtual = 4822
INFO: [SYSC 207-301] Generating SystemC RTL for v_vcresampler with prefix bd_2d50_vcr_i_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_vcresampler with prefix bd_2d50_vcr_i_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_vcresampler with prefix bd_2d50_vcr_i_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:19:27 2021...
INFO: [HLS 200-112] Total elapsed time: 108.81 seconds; peak allocated memory: 233.580 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 24 21:19:27 2021...
compile_c: Time (s): cpu = 00:01:29 ; elapsed = 00:01:53 . Memory (MB): peak = 1353.941 ; gain = 3.031 ; free physical = 1780 ; free virtual = 4809
Command: synth_design -top bd_2d50_vcr_i_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 384212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.395 ; gain = 86.645 ; free physical = 1587 ; free virtual = 4613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/synth/bd_2d50_vcr_i_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi.v:285]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_AXIvideo2MultiPixStr' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_AXIvideo2MultiPixStr.v:91]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_reg_unsigned_short_s' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_reg_unsigned_short_s' (2#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_AXIvideo2MultiPixStr' (3#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_filt0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_filt0.v:55]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_filt0_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_filt0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_filt0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_filt0_ram' (4#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_filt0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_filt0' (5#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_filt0.v:55]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V' (7#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V_ram' (8#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V' (9#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom.dat' is read successfully [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom' (10#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V' (11#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mux_42_16_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mux_42_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mux_42_16_1_1' (12#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mux_42_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' (13#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1' (14#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_1' (15#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1' (16#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_2' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_2' (17#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1' (18#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_3' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_3' (19#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1' (20#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_v_vcresampler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_MultiPixStream2AXIvi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:79]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:440]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:502]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_MultiPixStream2AXIvi' (22#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_fifo_w8_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_fifo_w8_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_fifo_w8_d2_A_shiftReg' (23#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_fifo_w8_d2_A' (24#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0_shiftReg' (25#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0' (26#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (27#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0' (28#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/hdl/verilog/bd_2d50_vcr_i_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vcr_i_0' (30#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/synth/bd_2d50_vcr_i_0.v:57]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core_filt0 has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[10]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[9]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[8]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[7]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port ARADDR[10]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port ARADDR[9]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port ARADDR[8]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port ARADDR[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1507.145 ; gain = 141.395 ; free physical = 1531 ; free virtual = 4589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1507.145 ; gain = 141.395 ; free physical = 1527 ; free virtual = 4584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1507.145 ; gain = 141.395 ; free physical = 1527 ; free virtual = 4584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/bd_2d50_vcr_i_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/bd_2d50_vcr_i_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/bd_2d50_vcr_i_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_26/bd_2d50_vcr_i_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1894.246 ; gain = 0.000 ; free physical = 1135 ; free virtual = 4174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.246 ; gain = 0.000 ; free physical = 1134 ; free virtual = 4173
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1894.246 ; gain = 0.000 ; free physical = 1132 ; free virtual = 4172
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1057 ; free virtual = 4099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1057 ; free virtual = 4099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1059 ; free virtual = 4101
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_8_i_i_fu_744_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_i_fu_700_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_i_i_fu_749_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1101 ; free virtual = 4145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond1_i_i_fu_700_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_8_i_i_fu_744_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_i_i_fu_749_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_core has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[10]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[9]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[8]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port AWADDR[7]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design bd_2d50_vcr_i_0_v_vcresampler_CTRL_s_axi has unconnected port WDATA[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_vcresampler_core_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiPixStr_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/tmp_6_reg_1484_reg[0]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_7_reg_1490_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[16]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[17]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[18]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[19]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[20]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[21]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[22]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[23]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[24]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[25]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[26]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[27]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[28]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[29]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[30]' (FDE) to 'inst/v_vcresampler_CTRL_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_vcresampler_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_vcresampler_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_2d50_vcr_i_0_v_vcresampler.
WARNING: [Synth 8-3332] Sequential element (v_vcresampler_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_2d50_vcr_i_0_v_vcresampler.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1521 ; free virtual = 4598
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_72/v_vcresampler_core_U0/linebuf_y_val_0_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_73/v_vcresampler_core_U0/linebuf_y_val_1_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_74/v_vcresampler_core_U0/linebuf_y_val_2_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_77/v_vcresampler_core_U0/linebuf_c_val_2_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_78/v_vcresampler_core_U0/linebuf_c_val_3_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1266 ; free virtual = 4347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1894.246 ; gain = 528.496 ; free physical = 1103 ; free virtual = 4178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_0_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_1_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_2_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_2_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_3_V_U/bd_2d50_vcr_i_0_v_vcresampler_core_linebuf_c_val_3_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 1062 ; free virtual = 4133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 951 ; free virtual = 4012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 949 ; free virtual = 4010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 900 ; free virtual = 3956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 897 ; free virtual = 3952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 876 ; free virtual = 3932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 872 ; free virtual = 3927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    41|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |LUT1       |    41|
|6     |LUT2       |    39|
|7     |LUT3       |   379|
|8     |LUT4       |   129|
|9     |LUT5       |   187|
|10    |LUT6       |   250|
|11    |MUXF7      |     4|
|12    |RAM16X1D   |    32|
|13    |RAMB36E1   |     4|
|14    |RAMB36E1_1 |     1|
|15    |RAMB36E1_2 |     2|
|16    |FDRE       |  1178|
|17    |FDSE       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1904.270 ; gain = 538.520 ; free physical = 871 ; free virtual = 3927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1904.270 ; gain = 151.418 ; free physical = 933 ; free virtual = 3989
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1904.277 ; gain = 538.520 ; free physical = 943 ; free virtual = 3999
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.285 ; gain = 0.000 ; free physical = 782 ; free virtual = 3837
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1936.285 ; gain = 582.344 ; free physical = 836 ; free virtual = 3891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.285 ; gain = 0.000 ; free physical = 836 ; free virtual = 3891
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/bd_2d50_vcr_i_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_2d50_vcr_i_0, cache-ID = f07f082b7caa2fb8
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.297 ; gain = 0.000 ; free physical = 1389 ; free virtual = 4476
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vcr_i_0_synth_1/bd_2d50_vcr_i_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_2d50_vcr_i_0_utilization_synth.rpt -pb bd_2d50_vcr_i_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:20:46 2021...
