Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/lengyu/linux_project_dir/vivado_dir/hans_solution/tb_top2_isim_beh.exe -prj /home/lengyu/linux_project_dir/vivado_dir/hans_solution/tb_top2_beh.prj work.tb_top2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/m_sequence_generator.v" into library work
Analyzing Verilog file "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/max_clock_recovery.v" into library work
Analyzing Verilog file "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/display.v" into library work
Analyzing Verilog file "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/top.v" into library work
Analyzing Verilog file "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/tb_top2.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/lengyu/linux_project_dir/vivado_dir/hans_solution/tb_top2.v" Line 40: Port DCBA is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 83520 KB
Fuse CPU Usage: 910 ms
Compiling module m_sequence_generator
Compiling module max_clock_recovery
Compiling module display_default
Compiling module top
Compiling module tb_top2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/lengyu/linux_project_dir/vivado_dir/hans_solution/tb_top2_isim_beh.exe
Fuse Memory Usage: 2741016 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 610 ms
