<!-- Generated 24/03/2025 GMT -->

<!--
 Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
 All rights reserved.
 
 This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 
 Redistribution and use in source and binary forms, with or without modification, are
 permitted provided that the following conditions are met:
 
     1. Redistributions of source code must retain the above copyright notice, this list of
        conditions and the following disclaimer.
 
     2. Redistributions in binary form must reproduce the above copyright notice, this list
        of conditions and the following disclaimer in the documentation and/or other
        materials provided with the distribution. Publication is not required when
        this file is used in an embedded application.
 
     3. Microchip's name may not be used to endorse or promote products derived from this
        software without specific prior written permission.
 
 THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<HTML>
<HEAD>
<TITLE>Microchip MPLAB XC8 C Compiler: 18F06Q40 Support Information</TITLE>
</HEAD>
<BODY>
<h2>18F06Q40 Support Information</h2>
<h3>XC8-CC #pragma config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;named value&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection : EC (external clock) above 8 MHz<br/>// Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>#pragma config FEXTOSC = ECH, RSTOSC = EXTOSC</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection : EC (external clock) above 8 MHz<br/>// Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>#pragma config FEXTOSC = 0x7, RSTOSC = 0x7</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;register&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection : EC (external clock) above 8 MHz<br/>// Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>#pragma config CONFIG1 = 0xFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>// IDLOC @ 0x200000<br/>#pragma config IDLOC0 = 0x65535</code></td>
</tr>
</tbody></table>
<br/>
<h3>PIC-AS config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"="&lt;named value&gt;"</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection : EC (external clock) above 8 MHz<br/>; Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>config "FEXTOSC" = "ECH", "RSTOSC" = "EXTOSC"</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection : EC (external clock) above 8 MHz<br/>; Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>config "FEXTOSC" = 0x7, "RSTOSC" = 0x7</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;register&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection : EC (external clock) above 8 MHz<br/>; Reset Oscillator Selection : EXTOSC operating per FEXTOSC bits (device manufacturing default)<br/>config "CONFIG1" = 0xFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>; IDLOC @ 0x200000<br/>config "IDLOC0" = 0x65535</code></td>
</tr>
</tbody></table>
<br/>
<h3>Configuration Registers & Settings</h3>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG1 @ 0x300000</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>FEXTOSC</tt></b></td>
<td><b>External Oscillator Selection</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LP</tt></td>
<td>LP (crystal oscillator) optimized for 32.768 kHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>XT</tt></td>
<td>XT (crystal oscillator) above 100 kHz, below 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HS</tt></td>
<td>HS (crystal oscillator) above 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Oscillator not enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECL</tt></td>
<td>EC (external clock) below 100 kHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECM</tt></td>
<td>EC (external clock) for 500 kHz to 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECH</tt></td>
<td>EC (external clock) above 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>RSTOSC</tt></b></td>
<td><b>Reset Oscillator Selection</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINTOSC_64MHZ</tt></td>
<td>HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXTOSC_4PLL</tt></td>
<td>EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SOSC</tt></td>
<td>Secondary Oscillator</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LFINTOSC</tt></td>
<td>Low-Frequency Oscillator</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINTOSC_1MHZ</tt></td>
<td>HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXTOSC</tt></td>
<td>EXTOSC operating per FEXTOSC bits (device manufacturing default)</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG2 @ 0x300001</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CLKOUTEN</tt></b></td>
<td><b>Clock out Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>CLKOUT function is disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>CLKOUT function is enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PR1WAY</tt></b></td>
<td><b>PRLOCKED One-Way Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PRLOCKED bit can be cleared and set only once</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PRLOCKED bit can be set and cleared repeatedly</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CSWEN</tt></b></td>
<td><b>Clock Switch Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>The NOSC and NDIV bits cannot be changed by user software</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Writing to NOSC and NDIV is allowed</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>FCMEN</tt></b></td>
<td><b>Fail-Safe Clock Monitor Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Fail-Safe Clock Monitor disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Fail-Safe Clock Monitor enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>FCMENP</tt></b></td>
<td><b>Fail-Safe Clock Monitor - Primary XTAL Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Fail-Safe Clock Monitor disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF interrupt on EXTOSC failure.</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>FCMENS</tt></b></td>
<td><b>Fail-Safe Clock Monitor - Secondary XTAL Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Fail-Safe Clock Monitor Disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF interrupt on SOSC failure.</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG3 @ 0x300002</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>MCLRE</tt></b></td>
<td><b>MCLR Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXTMCLR</tt></td>
<td>If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTMCLR</tt></td>
<td>If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE3 pin fuction is MCLR</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PWRTS</tt></b></td>
<td><b>Power-up timer selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_OFF</tt></td>
<td>PWRT is disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_64</tt></td>
<td>PWRT set at 64ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_16</tt></td>
<td>PWRT set at 16ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_1</tt></td>
<td>PWRT set at 1ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>MVECEN</tt></b></td>
<td><b>Multi-vector enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Multi-vector enabled, Vector table used for interrupts</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Interrupt contoller does not use vector table to prioritze interrupts</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>IVT1WAY</tt></b></td>
<td><b>IVTLOCK bit One-way set enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>IVTLOCKED bit can be cleared and set only once</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>IVTLOCKED bit can be cleared and set repeatedly</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LPBOREN</tt></b></td>
<td><b>Low Power BOR Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Low-Power BOR disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Low-Power BOR enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BOREN</tt></b></td>
<td><b>Brown-out Reset Enable bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SBORDIS</tt></td>
<td>Brown-out Reset enabled , SBOREN bit is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>NOSLP</tt></td>
<td>Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Brown-out Reset enabled according to SBOREN</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Brown-out Reset disabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG4 @ 0x300003</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>BORV</tt></b></td>
<td><b>Brown-out Reset Voltage Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>VBOR_1P9</tt></td>
<td>Brown-out Reset Voltage (VBOR) set to 1.9V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>VBOR_2P45</tt></td>
<td>Brown-out Reset Voltage (VBOR) set to 2.45V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>VBOR_2P7</tt></td>
<td>Brown-out Reset Voltage (VBOR) set to 2.7V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>VBOR_2P85</tt></td>
<td>Brown-out Reset Voltage (VBOR) set to 2.8V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>ZCD</tt></b></td>
<td><b>ZCD Disable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>ZCD module is always enabled; ZCDMD and ZCDSEN bits are ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PPS1WAY</tt></b></td>
<td><b>PPSLOCK bit One-Way Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PPSLOCKED bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock sequence)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>STVREN</tt></b></td>
<td><b>Stack Full/Underflow Reset Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Stack full/underflow will cause Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Stack full/underflow will not cause Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LVP</tt></b></td>
<td><b>Low Voltage Programming Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>HV on MCLR/VPP must be used for programming</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>XINST</tt></b></td>
<td><b>Extended Instruction Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Extended Instruction Set and Indexed Addressing Mode disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Extended Instruction Set and Indexed Addressing Mode enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG5 @ 0x300004</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTCPS</tt></b></td>
<td><b>WDT Period selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_0</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_1</tt></td>
<td>Divider ratio 1:64</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_2</tt></td>
<td>Divider ratio 1:128</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_3</tt></td>
<td>Divider ratio 1:256</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_4</tt></td>
<td>Divider ratio 1:512</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_5</tt></td>
<td>Divider ratio 1:1024</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_6</tt></td>
<td>Divider ratio 1:2048</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_7</tt></td>
<td>Divider ratio 1:4096</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_8</tt></td>
<td>Divider ratio 1:8192</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_9</tt></td>
<td>Divider ratio 1:16384</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_10</tt></td>
<td>Divider ratio 1:32768</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_11</tt></td>
<td>Divider ratio 1:65536</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_12</tt></td>
<td>Divider ratio 1:131072</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_13</tt></td>
<td>Divider ratio 1:262144</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_14</tt></td>
<td>Divider ratio 1:524299</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_15</tt></td>
<td>Divider ratio 1:1048576</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_16</tt></td>
<td>Divider ratio 1:2097152</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_17</tt></td>
<td>Divider ratio 1:4194304</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_18</tt></td>
<td>Divider ratio 1:8388608</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_19</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_20</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_21</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_22</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_23</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_24</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_25</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_26</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_27</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_28</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_29</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_30</tt></td>
<td>Divider ratio 1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCPS_31</tt></td>
<td>Divider ratio 1:65536; software control of WDTPS</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTE</tt></b></td>
<td><b>WDT operating mode</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>WDT Disabled; SWDTEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SWDTEN</tt></td>
<td>WDT enabled/disabled by SWDTEN bit</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>NSLEEP</tt></td>
<td>WDT enabled while sleep=0, suspended when sleep=1; SWDTEN ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>WDT enabled regardless of sleep; SWDTEN is ignored</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG6 @ 0x300005</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTCWS</tt></b></td>
<td><b>WDT Window Select bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_0</tt></td>
<td>window delay = 87.5; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_1</tt></td>
<td>window delay = 75 percent of time; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_2</tt></td>
<td>window delay = 62.5 percent of time; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_3</tt></td>
<td>window delay = 50 percent of time; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_4</tt></td>
<td>window delay = 37.5 percent of time; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_5</tt></td>
<td>window delay = 25 percent of time; no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_6</tt></td>
<td>window always open (100%); no software control; keyed access required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>WDTCWS_7</tt></td>
<td>window always open (100%); software control; keyed access not required</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTCCS</tt></b></td>
<td><b>WDT input clock selector</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LFINTOSC</tt></td>
<td>WDT reference clock is the 31.0 kHz LFINTOSC</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>MFINTOSC</tt></td>
<td>WDT reference clock is the 31.25kHz MFINTOSC output</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SOSC</tt></td>
<td>WDT reference clock is SOSC</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SC</tt></td>
<td>Software Control</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG7 @ 0x300006</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>BBSIZE</tt></b></td>
<td><b>Boot Block Size selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_512</tt></td>
<td>Boot Block size is 512 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_1024</tt></td>
<td>Boot Block size is 1024 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_2048</tt></td>
<td>Boot Block size is 2048 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_4096</tt></td>
<td>Boot Block size is 4096 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_8192</tt></td>
<td>Boot Block size is 8192 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BBSIZE_16384</tt></td>
<td>Boot Block size is 16384 words</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BBEN</tt></b></td>
<td><b>Boot Block enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot block disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot block enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>SAFEN</tt></b></td>
<td><b>Storage Area Flash enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>SAF disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>SAF enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>DEBUG</tt></b></td>
<td><b>Background Debugger</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Background Debugger disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Background Debugger enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG8 @ 0x300007</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTB</tt></b></td>
<td><b>Boot Block Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot Block not Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot Block Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTC</tt></b></td>
<td><b>Configuration Register Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Configuration registers not Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Configuration registers Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTD</tt></b></td>
<td><b>Data EEPROM Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data EEPROM not Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data EEPROM Write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTSAF</tt></b></td>
<td><b>SAF Write protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>SAF not Write Protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>SAF Write Protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTAPP</tt></b></td>
<td><b>Application Block write protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Application Block not write protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Application Block write protected</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG9 @ 0x300008</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CP</tt></b></td>
<td><b>PFM and Data EEPROM Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PFM and Data EEPROM code protection disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PFM and Data EEPROM code protection enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC0 @ 0x200000</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC1 @ 0x200002</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC2 @ 0x200004</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC3 @ 0x200006</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC4 @ 0x200008</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC5 @ 0x20000A</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC6 @ 0x20000C</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC7 @ 0x20000E</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC8 @ 0x200010</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC9 @ 0x200012</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC10 @ 0x200014</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC11 @ 0x200016</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC12 @ 0x200018</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC13 @ 0x20001A</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC14 @ 0x20001C</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC15 @ 0x20001E</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC16 @ 0x200020</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC17 @ 0x200022</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC18 @ 0x200024</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC19 @ 0x200026</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC20 @ 0x200028</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC21 @ 0x20002A</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC22 @ 0x20002C</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC23 @ 0x20002E</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC24 @ 0x200030</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC25 @ 0x200032</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC26 @ 0x200034</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC27 @ 0x200036</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC28 @ 0x200038</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC29 @ 0x20003A</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC30 @ 0x20003C</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC31 @ 0x20003E</div>
</th>
</tbody></table>
<br/>
<h3>Interrupt Sources</h3>
<p>The following table enumerates the IRQ numbers for this device along with descriptions of the interrupt sources. Also shown are the corresponding symbols that can be used as an argument to irq() in the __interrupt() specifier and the macro names that can be used in C source.</p>
For example: <code>__interrupt()</code> specifier usage.
<pre>	void __interrupt(irq(SWINT)) isr0(void) { 
		// do stuff
	}</pre>
For example: macro usage.
<pre>	void __interrupt(irq(default)) isr1(unsigned char irq) {
		switch (irq) {
			case IRQ_HLVD:
				// do HLVD Interrupt stuff
				break;
			case IRQ_OSF:
				// do Oscillator Failure Interrupt stuff
				break;
			case IRQ_CSW:
				// do Clock Switch Interrupt stuff
				break;
			default:
				// do any other stuff
				break;
		}
	}</pre>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<tr>

<th>IRQ</th>

<th><tt>__irq()</tt> Argument</th>

<th>C Device-header Macro</th>

<th>Description</th>

</tr>

<tr bgcolor="white">
<td>0</td>
<td><tt>SWINT</tt></td>
<td><tt>IRQ_SWINT</tt></td>
<td>Software Interrupt</td>
</tr>
<tr bgcolor="white">
<td>1</td>
<td><tt>HLVD</tt></td>
<td><tt>IRQ_HLVD</tt></td>
<td>HLVD Interrupt</td>
</tr>
<tr bgcolor="white">
<td>2</td>
<td><tt>OSF</tt></td>
<td><tt>IRQ_OSF</tt></td>
<td>Oscillator Failure Interrupt</td>
</tr>
<tr bgcolor="white">
<td>3</td>
<td><tt>CSW</tt></td>
<td><tt>IRQ_CSW</tt></td>
<td>Clock Switch Interrupt</td>
</tr>
<tr bgcolor="white">
<td>4</td>
<td><tt>NVMIP</tt></td>
<td><tt>IRQ_NVMIP</tt></td>
<td>N/A</td>
</tr>
<tr bgcolor="white">
<td>5</td>
<td><tt>CLC1</tt></td>
<td><tt>IRQ_CLC1</tt></td>
<td>CLC1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>6</td>
<td><tt>CRC</tt></td>
<td><tt>IRQ_CRC</tt></td>
<td>CRC Interrupt</td>
</tr>
<tr bgcolor="white">
<td>7</td>
<td><tt>IOC</tt></td>
<td><tt>IRQ_IOC</tt></td>
<td>Interrupt on change</td>
</tr>
<tr bgcolor="white">
<td>8</td>
<td><tt>INT0</tt></td>
<td><tt>IRQ_INT0</tt></td>
<td>External Interrupt 0</td>
</tr>
<tr bgcolor="white">
<td>9</td>
<td><tt>ZCD</tt></td>
<td><tt>IRQ_ZCD</tt></td>
<td>ZCD Interrupt</td>
</tr>
<tr bgcolor="white">
<td>10</td>
<td><tt>AD</tt></td>
<td><tt>IRQ_AD</tt></td>
<td>ADC Interrupt</td>
</tr>
<tr bgcolor="white">
<td>11</td>
<td><tt>ACT</tt></td>
<td><tt>IRQ_ACT</tt></td>
<td>Active Clock Tuning Interrupt</td>
</tr>
<tr bgcolor="white">
<td>12</td>
<td><tt>CMP1</tt></td>
<td><tt>IRQ_CMP1</tt></td>
<td>Comparator 1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>13</td>
<td><tt>SMT1</tt></td>
<td><tt>IRQ_SMT1</tt></td>
<td>SMT1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>14</td>
<td><tt>SMT1PRA</tt></td>
<td><tt>IRQ_SMT1PRA</tt></td>
<td>SMT1 Period Acquisition Interrupt</td>
</tr>
<tr bgcolor="white">
<td>15</td>
<td><tt>SMT1PWA</tt></td>
<td><tt>IRQ_SMT1PWA</tt></td>
<td>SMT1 Pulse width acqusition Interrupt</td>
</tr>
<tr bgcolor="white">
<td>16</td>
<td><tt>ADT</tt></td>
<td><tt>IRQ_ADT</tt></td>
<td>ADC Threshold Interrupt</td>
</tr>
<tr bgcolor="white">
<td>20</td>
<td><tt>DMA1SCNT</tt></td>
<td><tt>IRQ_DMA1SCNT</tt></td>
<td>DMA1 Source count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>21</td>
<td><tt>DMA1DCNT</tt></td>
<td><tt>IRQ_DMA1DCNT</tt></td>
<td>DMA1 Destination count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>22</td>
<td><tt>DMA1OR</tt></td>
<td><tt>IRQ_DMA1OR</tt></td>
<td>DMA1 Overflow Interrupt</td>
</tr>
<tr bgcolor="white">
<td>23</td>
<td><tt>DMA1A</tt></td>
<td><tt>IRQ_DMA1A</tt></td>
<td>DMA1 Abort Interrupt</td>
</tr>
<tr bgcolor="white">
<td>24</td>
<td><tt>SPI1RX</tt></td>
<td><tt>IRQ_SPI1RX</tt></td>
<td>SPI1 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>25</td>
<td><tt>SPI1TX</tt></td>
<td><tt>IRQ_SPI1TX</tt></td>
<td>SPI1 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>26</td>
<td><tt>SPI1</tt></td>
<td><tt>IRQ_SPI1</tt></td>
<td>SPI1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>27</td>
<td><tt>TMR2</tt></td>
<td><tt>IRQ_TMR2</tt></td>
<td>Timer2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>28</td>
<td><tt>TMR1</tt></td>
<td><tt>IRQ_TMR1</tt></td>
<td>Timer1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>29</td>
<td><tt>TMR1G</tt></td>
<td><tt>IRQ_TMR1G</tt></td>
<td>Timer1 Gate Interrupt</td>
</tr>
<tr bgcolor="white">
<td>30</td>
<td><tt>CCP1</tt></td>
<td><tt>IRQ_CCP1</tt></td>
<td>CCP1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>31</td>
<td><tt>TMR0</tt></td>
<td><tt>IRQ_TMR0</tt></td>
<td>Timer0 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>32</td>
<td><tt>U1RX</tt></td>
<td><tt>IRQ_U1RX</tt></td>
<td>UART1 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>33</td>
<td><tt>U1TX</tt></td>
<td><tt>IRQ_U1TX</tt></td>
<td>UART1 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>34</td>
<td><tt>U1E</tt></td>
<td><tt>IRQ_U1E</tt></td>
<td>UART1 Error Interrupt</td>
</tr>
<tr bgcolor="white">
<td>35</td>
<td><tt>U1</tt></td>
<td><tt>IRQ_U1</tt></td>
<td>UART1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>36</td>
<td><tt>TMR3</tt></td>
<td><tt>IRQ_TMR3</tt></td>
<td>Timer3 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>37</td>
<td><tt>TMR3G</tt></td>
<td><tt>IRQ_TMR3G</tt></td>
<td>Timer3 Gate Interrupt</td>
</tr>
<tr bgcolor="white">
<td>38</td>
<td><tt>PWM1PR</tt></td>
<td><tt>IRQ_PWM1PR</tt></td>
<td>PWM1 Period Interrupt</td>
</tr>
<tr bgcolor="white">
<td>39</td>
<td><tt>PWM1</tt></td>
<td><tt>IRQ_PWM1</tt></td>
<td>PWM1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>40</td>
<td><tt>SPI2RX</tt></td>
<td><tt>IRQ_SPI2RX</tt></td>
<td>SPI2 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>41</td>
<td><tt>SPI2TX</tt></td>
<td><tt>IRQ_SPI2TX</tt></td>
<td>SPI2 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>42</td>
<td><tt>SPI2</tt></td>
<td><tt>IRQ_SPI2</tt></td>
<td>SPI2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>44</td>
<td><tt>CMP2</tt></td>
<td><tt>IRQ_CMP2</tt></td>
<td>Comparator 2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>45</td>
<td><tt>CLC2</tt></td>
<td><tt>IRQ_CLC2</tt></td>
<td>CLC2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>46</td>
<td><tt>PWM2PR</tt></td>
<td><tt>IRQ_PWM2PR</tt></td>
<td>PWM2 Period Interrupt</td>
</tr>
<tr bgcolor="white">
<td>47</td>
<td><tt>PWM2</tt></td>
<td><tt>IRQ_PWM2</tt></td>
<td>PWM2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>48</td>
<td><tt>INT1</tt></td>
<td><tt>IRQ_INT1</tt></td>
<td>External Interrupt 1</td>
</tr>
<tr bgcolor="white">
<td>50</td>
<td><tt>CWG1</tt></td>
<td><tt>IRQ_CWG1</tt></td>
<td>CWG Interrupt</td>
</tr>
<tr bgcolor="white">
<td>51</td>
<td><tt>NCO1</tt></td>
<td><tt>IRQ_NCO1</tt></td>
<td>NCO1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>52</td>
<td><tt>DMA2SCNT</tt></td>
<td><tt>IRQ_DMA2SCNT</tt></td>
<td>DMA2 Source count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>53</td>
<td><tt>DMA2DCNT</tt></td>
<td><tt>IRQ_DMA2DCNT</tt></td>
<td>DMA2 Destination count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>54</td>
<td><tt>DMA2OR</tt></td>
<td><tt>IRQ_DMA2OR</tt></td>
<td>DMA2 Overflow Interrupt</td>
</tr>
<tr bgcolor="white">
<td>55</td>
<td><tt>DMA2A</tt></td>
<td><tt>IRQ_DMA2A</tt></td>
<td>DMA2 Abort Interrupt</td>
</tr>
<tr bgcolor="white">
<td>56</td>
<td><tt>I2C1RX</tt></td>
<td><tt>IRQ_I2C1RX</tt></td>
<td>I2C1 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>57</td>
<td><tt>I2C1TX</tt></td>
<td><tt>IRQ_I2C1TX</tt></td>
<td>I2C1 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>58</td>
<td><tt>I2C1</tt></td>
<td><tt>IRQ_I2C1</tt></td>
<td>I2C1 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>59</td>
<td><tt>I2C1E</tt></td>
<td><tt>IRQ_I2C1E</tt></td>
<td>I2C1 Error Interrupt</td>
</tr>
<tr bgcolor="white">
<td>61</td>
<td><tt>CLC3</tt></td>
<td><tt>IRQ_CLC3</tt></td>
<td>CLC3 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>62</td>
<td><tt>PWM3PR</tt></td>
<td><tt>IRQ_PWM3PR</tt></td>
<td>PWM3 Period Interrupt</td>
</tr>
<tr bgcolor="white">
<td>63</td>
<td><tt>PWM3</tt></td>
<td><tt>IRQ_PWM3</tt></td>
<td>PWM3 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>64</td>
<td><tt>U2RX</tt></td>
<td><tt>IRQ_U2RX</tt></td>
<td>UART2 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>65</td>
<td><tt>U2TX</tt></td>
<td><tt>IRQ_U2TX</tt></td>
<td>UART2 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>66</td>
<td><tt>U2E</tt></td>
<td><tt>IRQ_U2E</tt></td>
<td>UART2 Error Interrupt</td>
</tr>
<tr bgcolor="white">
<td>67</td>
<td><tt>U2</tt></td>
<td><tt>IRQ_U2</tt></td>
<td>UART2 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>69</td>
<td><tt>CLC4</tt></td>
<td><tt>IRQ_CLC4</tt></td>
<td>CLC4 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>71</td>
<td><tt>SCAN</tt></td>
<td><tt>IRQ_SCAN</tt></td>
<td>Scanner Interrupt</td>
</tr>
<tr bgcolor="white">
<td>72</td>
<td><tt>U3RX</tt></td>
<td><tt>IRQ_U3RX</tt></td>
<td>UART3 Receive Interrupt</td>
</tr>
<tr bgcolor="white">
<td>73</td>
<td><tt>U3TX</tt></td>
<td><tt>IRQ_U3TX</tt></td>
<td>UART3 Transmit Interrupt</td>
</tr>
<tr bgcolor="white">
<td>74</td>
<td><tt>U3E</tt></td>
<td><tt>IRQ_U3E</tt></td>
<td>UART3 Error Interrupt</td>
</tr>
<tr bgcolor="white">
<td>75</td>
<td><tt>U3</tt></td>
<td><tt>IRQ_U3</tt></td>
<td>UART3 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>76</td>
<td><tt>DMA3SCNT</tt></td>
<td><tt>IRQ_DMA3SCNT</tt></td>
<td>DMA3 Source count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>77</td>
<td><tt>DMA3DCNT</tt></td>
<td><tt>IRQ_DMA3DCNT</tt></td>
<td>DMA3 Destination count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>78</td>
<td><tt>DMA3OR</tt></td>
<td><tt>IRQ_DMA3OR</tt></td>
<td>DMA3 Overflow Interrupt</td>
</tr>
<tr bgcolor="white">
<td>79</td>
<td><tt>DMA3A</tt></td>
<td><tt>IRQ_DMA3A</tt></td>
<td>DMA3 Abort Interrupt</td>
</tr>
<tr bgcolor="white">
<td>80</td>
<td><tt>INT2</tt></td>
<td><tt>IRQ_INT2</tt></td>
<td>External Interrupt 2</td>
</tr>
<tr bgcolor="white">
<td>83</td>
<td><tt>TMR4</tt></td>
<td><tt>IRQ_TMR4</tt></td>
<td>Timer4 Interrupt</td>
</tr>
<tr bgcolor="white">
<td>84</td>
<td><tt>DMA4SCNT</tt></td>
<td><tt>IRQ_DMA4SCNT</tt></td>
<td>DMA4 Source count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>85</td>
<td><tt>DMA4DCNT</tt></td>
<td><tt>IRQ_DMA4DCNT</tt></td>
<td>DMA4 Destination count Interrupt</td>
</tr>
<tr bgcolor="white">
<td>86</td>
<td><tt>DMA4OR</tt></td>
<td><tt>IRQ_DMA4OR</tt></td>
<td>DMA4 Overflow Interrupt</td>
</tr>
<tr bgcolor="white">
<td>87</td>
<td><tt>DMA4A</tt></td>
<td><tt>IRQ_DMA4A</tt></td>
<td>DMA4 Abort Interrupt</td>
</tr>
</tbody></table>
</BODY>
</HTML>
