
---------- Begin Simulation Statistics ----------
final_tick                                 1154245000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859980                       # Number of bytes of host memory used
host_op_rate                                   336486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.19                       # Real time elapsed on the host
host_tick_rate                               38229483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001154                       # Number of seconds simulated
sim_ticks                                  1154245000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.918909                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1258066                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1259087                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1921                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1900919                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1937272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11316                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5560731                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5578670                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1560                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                811887                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           38773                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2249281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.516753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.289511                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       219191      9.74%      9.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       485893     21.60%     31.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       333693     14.84%     46.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34646      1.54%     47.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20298      0.90%     48.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2958      0.13%     48.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        73853      3.28%     52.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       266862     11.86%     63.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       811887     36.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2249281                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.230849                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.230849                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                126890                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   366                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1256772                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10215642                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   366260                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1696704                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1613                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1308                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 63544                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1937272                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    307367                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1908078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   914                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10068558                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.839194                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             344930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269395                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.361532                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2255011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.537434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.391011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   473380     20.99%     20.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   251835     11.17%     32.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178487      7.92%     40.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73782      3.27%     43.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48539      2.15%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    83987      3.72%     49.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77649      3.44%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   216993      9.62%     62.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   850359     37.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2255011                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           53480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2414                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1926042                       # Number of branches executed
system.cpu.iew.exec_nop                           130                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.418435                       # Inst execution rate
system.cpu.iew.exec_refs                      3219342                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617559                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7256                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2586057                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               477                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619500                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10198317                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2601783                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2165                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10199917                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    223                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1613                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2449                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              521                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18547                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8475                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3427                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12979324                       # num instructions consuming a value
system.cpu.iew.wb_count                      10178193                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558699                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7251540                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.409024                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10179676                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12573137                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7567942                       # number of integer regfile writes
system.cpu.ipc                               4.331835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.331835                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                12      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6899312     67.63%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    18      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16376      0.16%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22517      0.22%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22517      0.22%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.02%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   46      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2085      0.02%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2602552     25.51%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              617964      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10202084                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      101636                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009962                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64266     63.23%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  331      0.33%     63.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                10      0.01%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    2      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19352     19.04%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17671     17.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10146208                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22455001                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10030010                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10087354                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10198118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10202084                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           38798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               253                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2255011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.524184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.207131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              114140      5.06%      5.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76713      3.40%      8.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              262528     11.64%     20.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              447015     19.82%     39.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122403      5.43%     45.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265677     11.78%     57.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              448878     19.91%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              393251     17.44%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124406      5.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2255011                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.419374                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157500                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             306065                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148183                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149661                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3089                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2191                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2586057                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619500                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6430585                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2308491                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   12019                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  31976                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   398804                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15519                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              18749847                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10209444                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13350652                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1727322                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  31452                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1613                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                109595                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    60170                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12588666                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5658                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                264                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    317282                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210443                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11635250                       # The number of ROB reads
system.cpu.rob.rob_writes                    20402217                       # The number of ROB writes
system.cpu.timesIdled                            1209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209671                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96659                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                693                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           693                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1937                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2241000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7349250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3191                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       243712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       488576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 732288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012329                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6578     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6579                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11446000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6419498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2904998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1345                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3297                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4642                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1345                       # number of overall hits
system.l2.overall_hits::.cpu.data                3297                       # number of overall hits
system.l2.overall_hits::total                    4642                       # number of overall hits
system.l2.demand_misses::.cpu.inst                591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1391                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               591                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1391                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     60960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108726500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     60960500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108726500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6033                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.305269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.305269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80822.335025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76200.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78164.270309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80822.335025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76200.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78164.270309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1391                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     52960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94816500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     52960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94816500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.305269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.305269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230565                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70822.335025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66200.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68164.270309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70822.335025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66200.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68164.270309                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3537                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3537                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1871                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1871                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.770419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.770419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74727.077364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74727.077364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.770419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.770419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64727.077364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64727.077364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.305269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80822.335025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80822.335025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.305269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.305269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70822.335025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70822.335025                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86284.313725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86284.313725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76284.313725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76284.313725                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10398500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10398500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19044.871795                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19044.871795                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1401.736071                       # Cycle average of tags in use
system.l2.tags.total_refs                       11527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.684667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.987684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       564.673565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       739.074822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042778                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1406                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045776                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     98084                       # Number of tag accesses
system.l2.tags.data_accesses                    98084                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          37824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37824                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1391                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32769473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44358000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77127473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32769473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32769473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32769473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44358000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77127473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11603000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37684250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8341.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27091.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1145                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.886179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.442681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.109038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           70     28.46%     28.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           65     26.42%     54.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     14.23%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.66%     72.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.44%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.85%     78.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.44%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.03%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43     17.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          246                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        77.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     415521000                       # Total gap between requests
system.mem_ctrls.avgGap                     298721.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 32769472.685608342290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44358000.251246489584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17520750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20163500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29645.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25204.38                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5761980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         51905910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        399519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          549171405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.784088                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1038041750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     38480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     77723250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         86424540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        370451520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          553685595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.695034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    962257750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     38480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    153507250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       305159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           305159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       305159                       # number of overall hits
system.cpu.icache.overall_hits::total          305159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2208                       # number of overall misses
system.cpu.icache.overall_misses::total          2208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78441499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78441499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78441499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78441499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       307367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       307367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       307367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       307367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35526.041214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35526.041214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35526.041214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35526.041214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          889                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1872                       # number of writebacks
system.cpu.icache.writebacks::total              1872                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65448999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65448999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65448999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65448999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33806.301136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33806.301136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33806.301136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33806.301136                       # average overall mshr miss latency
system.cpu.icache.replacements                   1872                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       305159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          305159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78441499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78441499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       307367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       307367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35526.041214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35526.041214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65448999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65448999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33806.301136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33806.301136                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.848357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              307095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1936                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            158.623450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.848357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            616670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           616670                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3178362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3178362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3178384                       # number of overall hits
system.cpu.dcache.overall_hits::total         3178384                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20073                       # number of overall misses
system.cpu.dcache.overall_misses::total         20073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    662857485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    662857485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    662857485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    662857485                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3198433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3198433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3198457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3198457                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33025.633252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33025.633252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33022.342699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33022.342699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11655                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               608                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.169408                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3537                       # number of writebacks
system.cpu.dcache.writebacks::total              3537                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15430                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15430                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    118575054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    118575054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    118738054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    118738054                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25549.462185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25549.462185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25573.563213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25573.563213                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2572794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2572794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    132764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    132764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2582408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2582408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13809.444560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13809.444560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14387.268736                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14387.268736                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    512616427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    512616427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51716.750101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51716.750101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55761996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55761996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61479.598677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61479.598677                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17477058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17477058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32067.996330                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32067.996330                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16932058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16932058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31067.996330                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31067.996330                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.934862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            685.575705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.934862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6401759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6401759                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1154245000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1154245000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
