# MIPS32bit
DESIGN & SIMULATE  A 32-BIT RISC BASED MIPS PROCESSOR USING VERILOG
1. Binary.txt
addi $1, $1, 10	
addi $2, $2, 20		
addi $3, $3, 1		
addi $8, $8, 0		
sw $1, 0($3)		
lw $6, 0($3)	
sw $2, 0($8)		
lw $7, 0($8)		
addi $0, $0, 0		
add $9, $6, $7		

