var structuavcan__stm32_1_1clock_1_1_utc_sync_params =
[
    [ "UtcSyncParams", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#abac5567a1863af9210eddd15f40a676c", null ],
    [ "lock_thres_offset", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#aae27a72f2fdcc825bfc36c8b061f4c12", null ],
    [ "lock_thres_rate_ppm", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#a160967b01d93c5ca465dd1aa4ae02a5b", null ],
    [ "max_rate_correction_ppm", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#afc9df5bdcb490076c04551cf09fe8b58", null ],
    [ "min_jump", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#a49155c630347a36db37118e232a8dc68", null ],
    [ "offset_p", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#a36fa2760f0ee76b3487ffbc1f4136757", null ],
    [ "rate_error_corner_freq", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#a393222847bf8e0573b3b4d77e4df98b3", null ],
    [ "rate_i", "d5/dd5/structuavcan__stm32_1_1clock_1_1_utc_sync_params.html#aff73660c3b6669d3024e6bae38ba5154", null ]
];