
main.elf:     file format elf32-littlearm


Disassembly of section .ro:

00010000 <startup>:
   10000:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
   10004:	e3c00001 	bic	r0, r0, #1
   10008:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
   1000c:	e59fd010 	ldr	sp, [pc, #16]	; 10024 <start+0x24>
   10010:	fb000011 	blx	1005e <setup_vectors>
   10014:	fb00015d 	blx	10592 <ps7_init>
   10018:	e59fd008 	ldr	sp, [pc, #8]	; 10028 <start+0x28>
   1001c:	fa00001f 	blx	100a0 <main>
   10020:	eafffffe 	b	10020 <startup+0x20>
   10024:	000231f8 	strdeq	r3, [r2], -r8
   10028:	3ffffff0 	svccc	0x00fffff0

0001002c <puts>:
   1002c:	b480      	push	{r7}
   1002e:	b083      	sub	sp, #12
   10030:	af00      	add	r7, sp, #0
   10032:	6078      	str	r0, [r7, #4]
   10034:	e008      	b.n	10048 <puts+0x1c>
   10036:	2330      	movs	r3, #48	; 0x30
   10038:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1003c:	687a      	ldr	r2, [r7, #4]
   1003e:	7812      	ldrb	r2, [r2, #0]
   10040:	601a      	str	r2, [r3, #0]
   10042:	687b      	ldr	r3, [r7, #4]
   10044:	3301      	adds	r3, #1
   10046:	607b      	str	r3, [r7, #4]
   10048:	687b      	ldr	r3, [r7, #4]
   1004a:	781b      	ldrb	r3, [r3, #0]
   1004c:	2b00      	cmp	r3, #0
   1004e:	d1f2      	bne.n	10036 <puts+0xa>
   10050:	2300      	movs	r3, #0
   10052:	4618      	mov	r0, r3
   10054:	370c      	adds	r7, #12
   10056:	46bd      	mov	sp, r7
   10058:	f85d 7b04 	ldr.w	r7, [sp], #4
   1005c:	4770      	bx	lr

0001005e <setup_vectors>:
   1005e:	b480      	push	{r7}
   10060:	b085      	sub	sp, #20
   10062:	af00      	add	r7, sp, #0
   10064:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   10068:	f6ce 23ff 	movt	r3, #60159	; 0xeaff
   1006c:	60bb      	str	r3, [r7, #8]
   1006e:	2304      	movs	r3, #4
   10070:	607b      	str	r3, [r7, #4]
   10072:	2300      	movs	r3, #0
   10074:	60fb      	str	r3, [r7, #12]
   10076:	e00a      	b.n	1008e <setup_vectors+0x30>
   10078:	68fb      	ldr	r3, [r7, #12]
   1007a:	009a      	lsls	r2, r3, #2
   1007c:	687b      	ldr	r3, [r7, #4]
   1007e:	4413      	add	r3, r2
   10080:	603b      	str	r3, [r7, #0]
   10082:	683b      	ldr	r3, [r7, #0]
   10084:	68ba      	ldr	r2, [r7, #8]
   10086:	601a      	str	r2, [r3, #0]
   10088:	68fb      	ldr	r3, [r7, #12]
   1008a:	3301      	adds	r3, #1
   1008c:	60fb      	str	r3, [r7, #12]
   1008e:	68fb      	ldr	r3, [r7, #12]
   10090:	2b06      	cmp	r3, #6
   10092:	d9f1      	bls.n	10078 <setup_vectors+0x1a>
   10094:	bf00      	nop
   10096:	3714      	adds	r7, #20
   10098:	46bd      	mov	sp, r7
   1009a:	f85d 7b04 	ldr.w	r7, [sp], #4
   1009e:	4770      	bx	lr

000100a0 <main>:
   100a0:	b580      	push	{r7, lr}
   100a2:	b082      	sub	sp, #8
   100a4:	af00      	add	r7, sp, #0
   100a6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
   100aa:	f000 f81b 	bl	100e4 <initialize_heap>
   100ae:	2004      	movs	r0, #4
   100b0:	f000 f839 	bl	10126 <malloc>
   100b4:	4603      	mov	r3, r0
   100b6:	607b      	str	r3, [r7, #4]
   100b8:	2004      	movs	r0, #4
   100ba:	f000 f834 	bl	10126 <malloc>
   100be:	4603      	mov	r3, r0
   100c0:	603b      	str	r3, [r7, #0]
   100c2:	687b      	ldr	r3, [r7, #4]
   100c4:	2261      	movs	r2, #97	; 0x61
   100c6:	701a      	strb	r2, [r3, #0]
   100c8:	683b      	ldr	r3, [r7, #0]
   100ca:	3302      	adds	r3, #2
   100cc:	2264      	movs	r2, #100	; 0x64
   100ce:	701a      	strb	r2, [r3, #0]
   100d0:	6878      	ldr	r0, [r7, #4]
   100d2:	f000 f867 	bl	101a4 <free>
   100d6:	f240 70ec 	movw	r0, #2028	; 0x7ec
   100da:	f2c0 0001 	movt	r0, #1
   100de:	f7ff ffa5 	bl	1002c <puts>
   100e2:	e7fe      	b.n	100e2 <main+0x42>

000100e4 <initialize_heap>:
   100e4:	b480      	push	{r7}
   100e6:	b085      	sub	sp, #20
   100e8:	af00      	add	r7, sp, #0
   100ea:	6078      	str	r0, [r7, #4]
   100ec:	687b      	ldr	r3, [r7, #4]
   100ee:	60fb      	str	r3, [r7, #12]
   100f0:	68fb      	ldr	r3, [r7, #12]
   100f2:	68fa      	ldr	r2, [r7, #12]
   100f4:	601a      	str	r2, [r3, #0]
   100f6:	68fb      	ldr	r3, [r7, #12]
   100f8:	68fa      	ldr	r2, [r7, #12]
   100fa:	605a      	str	r2, [r3, #4]
   100fc:	68fb      	ldr	r3, [r7, #12]
   100fe:	2200      	movs	r2, #0
   10100:	721a      	strb	r2, [r3, #8]
   10102:	68fa      	ldr	r2, [r7, #12]
   10104:	f64f 73f0 	movw	r3, #65520	; 0xfff0
   10108:	f2c0 030f 	movt	r3, #15
   1010c:	60d3      	str	r3, [r2, #12]
   1010e:	f243 13f4 	movw	r3, #12788	; 0x31f4
   10112:	f2c0 0301 	movt	r3, #1
   10116:	68fa      	ldr	r2, [r7, #12]
   10118:	601a      	str	r2, [r3, #0]
   1011a:	bf00      	nop
   1011c:	3714      	adds	r7, #20
   1011e:	46bd      	mov	sp, r7
   10120:	f85d 7b04 	ldr.w	r7, [sp], #4
   10124:	4770      	bx	lr

00010126 <malloc>:
   10126:	b480      	push	{r7}
   10128:	b085      	sub	sp, #20
   1012a:	af00      	add	r7, sp, #0
   1012c:	6078      	str	r0, [r7, #4]
   1012e:	f243 13f4 	movw	r3, #12788	; 0x31f4
   10132:	f2c0 0301 	movt	r3, #1
   10136:	681b      	ldr	r3, [r3, #0]
   10138:	60fb      	str	r3, [r7, #12]
   1013a:	e002      	b.n	10142 <malloc+0x1c>
   1013c:	68fb      	ldr	r3, [r7, #12]
   1013e:	685b      	ldr	r3, [r3, #4]
   10140:	60fb      	str	r3, [r7, #12]
   10142:	68fb      	ldr	r3, [r7, #12]
   10144:	68da      	ldr	r2, [r3, #12]
   10146:	687b      	ldr	r3, [r7, #4]
   10148:	429a      	cmp	r2, r3
   1014a:	d3f7      	bcc.n	1013c <malloc+0x16>
   1014c:	68fb      	ldr	r3, [r7, #12]
   1014e:	7a1b      	ldrb	r3, [r3, #8]
   10150:	2b00      	cmp	r3, #0
   10152:	d1f3      	bne.n	1013c <malloc+0x16>
   10154:	687b      	ldr	r3, [r7, #4]
   10156:	3310      	adds	r3, #16
   10158:	68fa      	ldr	r2, [r7, #12]
   1015a:	4413      	add	r3, r2
   1015c:	60bb      	str	r3, [r7, #8]
   1015e:	68bb      	ldr	r3, [r7, #8]
   10160:	68fa      	ldr	r2, [r7, #12]
   10162:	601a      	str	r2, [r3, #0]
   10164:	68fb      	ldr	r3, [r7, #12]
   10166:	685a      	ldr	r2, [r3, #4]
   10168:	68bb      	ldr	r3, [r7, #8]
   1016a:	605a      	str	r2, [r3, #4]
   1016c:	68fb      	ldr	r3, [r7, #12]
   1016e:	68ba      	ldr	r2, [r7, #8]
   10170:	605a      	str	r2, [r3, #4]
   10172:	68fb      	ldr	r3, [r7, #12]
   10174:	68da      	ldr	r2, [r3, #12]
   10176:	687b      	ldr	r3, [r7, #4]
   10178:	1ad3      	subs	r3, r2, r3
   1017a:	f1a3 0210 	sub.w	r2, r3, #16
   1017e:	68bb      	ldr	r3, [r7, #8]
   10180:	60da      	str	r2, [r3, #12]
   10182:	68bb      	ldr	r3, [r7, #8]
   10184:	2200      	movs	r2, #0
   10186:	721a      	strb	r2, [r3, #8]
   10188:	68fb      	ldr	r3, [r7, #12]
   1018a:	687a      	ldr	r2, [r7, #4]
   1018c:	60da      	str	r2, [r3, #12]
   1018e:	68fb      	ldr	r3, [r7, #12]
   10190:	2201      	movs	r2, #1
   10192:	721a      	strb	r2, [r3, #8]
   10194:	68fb      	ldr	r3, [r7, #12]
   10196:	3310      	adds	r3, #16
   10198:	4618      	mov	r0, r3
   1019a:	3714      	adds	r7, #20
   1019c:	46bd      	mov	sp, r7
   1019e:	f85d 7b04 	ldr.w	r7, [sp], #4
   101a2:	4770      	bx	lr

000101a4 <free>:
   101a4:	b480      	push	{r7}
   101a6:	b085      	sub	sp, #20
   101a8:	af00      	add	r7, sp, #0
   101aa:	6078      	str	r0, [r7, #4]
   101ac:	687b      	ldr	r3, [r7, #4]
   101ae:	3b10      	subs	r3, #16
   101b0:	60fb      	str	r3, [r7, #12]
   101b2:	f243 13f4 	movw	r3, #12788	; 0x31f4
   101b6:	f2c0 0301 	movt	r3, #1
   101ba:	681b      	ldr	r3, [r3, #0]
   101bc:	68fa      	ldr	r2, [r7, #12]
   101be:	429a      	cmp	r2, r3
   101c0:	d11b      	bne.n	101fa <free+0x56>
   101c2:	68fb      	ldr	r3, [r7, #12]
   101c4:	685b      	ldr	r3, [r3, #4]
   101c6:	7a1b      	ldrb	r3, [r3, #8]
   101c8:	2b01      	cmp	r3, #1
   101ca:	d103      	bne.n	101d4 <free+0x30>
   101cc:	68fb      	ldr	r3, [r7, #12]
   101ce:	2200      	movs	r2, #0
   101d0:	721a      	strb	r2, [r3, #8]
   101d2:	e012      	b.n	101fa <free+0x56>
   101d4:	68fb      	ldr	r3, [r7, #12]
   101d6:	68da      	ldr	r2, [r3, #12]
   101d8:	68fb      	ldr	r3, [r7, #12]
   101da:	685b      	ldr	r3, [r3, #4]
   101dc:	68db      	ldr	r3, [r3, #12]
   101de:	4413      	add	r3, r2
   101e0:	f103 0210 	add.w	r2, r3, #16
   101e4:	68fb      	ldr	r3, [r7, #12]
   101e6:	60da      	str	r2, [r3, #12]
   101e8:	68fb      	ldr	r3, [r7, #12]
   101ea:	685b      	ldr	r3, [r3, #4]
   101ec:	685a      	ldr	r2, [r3, #4]
   101ee:	68fb      	ldr	r3, [r7, #12]
   101f0:	605a      	str	r2, [r3, #4]
   101f2:	68fb      	ldr	r3, [r7, #12]
   101f4:	2200      	movs	r2, #0
   101f6:	721a      	strb	r2, [r3, #8]
   101f8:	bf00      	nop
   101fa:	bf00      	nop
   101fc:	3714      	adds	r7, #20
   101fe:	46bd      	mov	sp, r7
   10200:	f85d 7b04 	ldr.w	r7, [sp], #4
   10204:	4770      	bx	lr
	...

00010208 <getPS7MessageInfo>:
   10208:	b480      	push	{r7}
   1020a:	b085      	sub	sp, #20
   1020c:	af00      	add	r7, sp, #0
   1020e:	6078      	str	r0, [r7, #4]
   10210:	f240 73fc 	movw	r3, #2044	; 0x7fc
   10214:	f2c0 0301 	movt	r3, #1
   10218:	60fb      	str	r3, [r7, #12]
   1021a:	687b      	ldr	r3, [r7, #4]
   1021c:	2b05      	cmp	r3, #5
   1021e:	d833      	bhi.n	10288 <getPS7MessageInfo+0x80>
   10220:	a201      	add	r2, pc, #4	; (adr r2, 10228 <getPS7MessageInfo+0x20>)
   10222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   10226:	bf00      	nop
   10228:	00010241 	andeq	r0, r1, r1, asr #4
   1022c:	0001024d 	andeq	r0, r1, sp, asr #4
   10230:	00010259 	andeq	r0, r1, r9, asr r2
   10234:	00010265 	andeq	r0, r1, r5, ror #4
   10238:	00010271 	andeq	r0, r1, r1, ror r2
   1023c:	0001027d 	andeq	r0, r1, sp, ror r2
   10240:	f640 0300 	movw	r3, #2048	; 0x800
   10244:	f2c0 0301 	movt	r3, #1
   10248:	60fb      	str	r3, [r7, #12]
   1024a:	e023      	b.n	10294 <getPS7MessageInfo+0x8c>
   1024c:	f640 0320 	movw	r3, #2080	; 0x820
   10250:	f2c0 0301 	movt	r3, #1
   10254:	60fb      	str	r3, [r7, #12]
   10256:	e01d      	b.n	10294 <getPS7MessageInfo+0x8c>
   10258:	f640 0338 	movw	r3, #2104	; 0x838
   1025c:	f2c0 0301 	movt	r3, #1
   10260:	60fb      	str	r3, [r7, #12]
   10262:	e017      	b.n	10294 <getPS7MessageInfo+0x8c>
   10264:	f640 0354 	movw	r3, #2132	; 0x854
   10268:	f2c0 0301 	movt	r3, #1
   1026c:	60fb      	str	r3, [r7, #12]
   1026e:	e011      	b.n	10294 <getPS7MessageInfo+0x8c>
   10270:	f640 0374 	movw	r3, #2164	; 0x874
   10274:	f2c0 0301 	movt	r3, #1
   10278:	60fb      	str	r3, [r7, #12]
   1027a:	e00b      	b.n	10294 <getPS7MessageInfo+0x8c>
   1027c:	f640 0394 	movw	r3, #2196	; 0x894
   10280:	f2c0 0301 	movt	r3, #1
   10284:	60fb      	str	r3, [r7, #12]
   10286:	e005      	b.n	10294 <getPS7MessageInfo+0x8c>
   10288:	f640 03b8 	movw	r3, #2232	; 0x8b8
   1028c:	f2c0 0301 	movt	r3, #1
   10290:	60fb      	str	r3, [r7, #12]
   10292:	bf00      	nop
   10294:	68fb      	ldr	r3, [r7, #12]
   10296:	4618      	mov	r0, r3
   10298:	3714      	adds	r7, #20
   1029a:	46bd      	mov	sp, r7
   1029c:	f85d 7b04 	ldr.w	r7, [sp], #4
   102a0:	4770      	bx	lr

000102a2 <ps7GetSiliconVersion>:
   102a2:	b480      	push	{r7}
   102a4:	b085      	sub	sp, #20
   102a6:	af00      	add	r7, sp, #0
   102a8:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
   102ac:	60fb      	str	r3, [r7, #12]
   102ae:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
   102b2:	f6cf 0300 	movt	r3, #63488	; 0xf800
   102b6:	60bb      	str	r3, [r7, #8]
   102b8:	68bb      	ldr	r3, [r7, #8]
   102ba:	681a      	ldr	r2, [r3, #0]
   102bc:	68fb      	ldr	r3, [r7, #12]
   102be:	4013      	ands	r3, r2
   102c0:	0f1b      	lsrs	r3, r3, #28
   102c2:	607b      	str	r3, [r7, #4]
   102c4:	687b      	ldr	r3, [r7, #4]
   102c6:	4618      	mov	r0, r3
   102c8:	3714      	adds	r7, #20
   102ca:	46bd      	mov	sp, r7
   102cc:	f85d 7b04 	ldr.w	r7, [sp], #4
   102d0:	4770      	bx	lr

000102d2 <mask_write>:
   102d2:	b480      	push	{r7}
   102d4:	b087      	sub	sp, #28
   102d6:	af00      	add	r7, sp, #0
   102d8:	60f8      	str	r0, [r7, #12]
   102da:	60b9      	str	r1, [r7, #8]
   102dc:	607a      	str	r2, [r7, #4]
   102de:	68fb      	ldr	r3, [r7, #12]
   102e0:	617b      	str	r3, [r7, #20]
   102e2:	687a      	ldr	r2, [r7, #4]
   102e4:	68bb      	ldr	r3, [r7, #8]
   102e6:	401a      	ands	r2, r3
   102e8:	697b      	ldr	r3, [r7, #20]
   102ea:	6819      	ldr	r1, [r3, #0]
   102ec:	68bb      	ldr	r3, [r7, #8]
   102ee:	43db      	mvns	r3, r3
   102f0:	400b      	ands	r3, r1
   102f2:	431a      	orrs	r2, r3
   102f4:	697b      	ldr	r3, [r7, #20]
   102f6:	601a      	str	r2, [r3, #0]
   102f8:	bf00      	nop
   102fa:	371c      	adds	r7, #28
   102fc:	46bd      	mov	sp, r7
   102fe:	f85d 7b04 	ldr.w	r7, [sp], #4
   10302:	4770      	bx	lr

00010304 <mask_poll>:
   10304:	b480      	push	{r7}
   10306:	b085      	sub	sp, #20
   10308:	af00      	add	r7, sp, #0
   1030a:	6078      	str	r0, [r7, #4]
   1030c:	6039      	str	r1, [r7, #0]
   1030e:	687b      	ldr	r3, [r7, #4]
   10310:	60bb      	str	r3, [r7, #8]
   10312:	2300      	movs	r3, #0
   10314:	60fb      	str	r3, [r7, #12]
   10316:	e00c      	b.n	10332 <mask_poll+0x2e>
   10318:	68fa      	ldr	r2, [r7, #12]
   1031a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   1031e:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   10322:	429a      	cmp	r2, r3
   10324:	d102      	bne.n	1032c <mask_poll+0x28>
   10326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1032a:	e009      	b.n	10340 <mask_poll+0x3c>
   1032c:	68fb      	ldr	r3, [r7, #12]
   1032e:	3301      	adds	r3, #1
   10330:	60fb      	str	r3, [r7, #12]
   10332:	68bb      	ldr	r3, [r7, #8]
   10334:	681a      	ldr	r2, [r3, #0]
   10336:	683b      	ldr	r3, [r7, #0]
   10338:	4013      	ands	r3, r2
   1033a:	2b00      	cmp	r3, #0
   1033c:	d0ec      	beq.n	10318 <mask_poll+0x14>
   1033e:	2301      	movs	r3, #1
   10340:	4618      	mov	r0, r3
   10342:	3714      	adds	r7, #20
   10344:	46bd      	mov	sp, r7
   10346:	f85d 7b04 	ldr.w	r7, [sp], #4
   1034a:	4770      	bx	lr

0001034c <mask_read>:
   1034c:	b480      	push	{r7}
   1034e:	b085      	sub	sp, #20
   10350:	af00      	add	r7, sp, #0
   10352:	6078      	str	r0, [r7, #4]
   10354:	6039      	str	r1, [r7, #0]
   10356:	687b      	ldr	r3, [r7, #4]
   10358:	60fb      	str	r3, [r7, #12]
   1035a:	68fb      	ldr	r3, [r7, #12]
   1035c:	681a      	ldr	r2, [r3, #0]
   1035e:	683b      	ldr	r3, [r7, #0]
   10360:	4013      	ands	r3, r2
   10362:	60bb      	str	r3, [r7, #8]
   10364:	68bb      	ldr	r3, [r7, #8]
   10366:	4618      	mov	r0, r3
   10368:	3714      	adds	r7, #20
   1036a:	46bd      	mov	sp, r7
   1036c:	f85d 7b04 	ldr.w	r7, [sp], #4
   10370:	4770      	bx	lr

00010372 <ps7_config>:
   10372:	b580      	push	{r7, lr}
   10374:	b09c      	sub	sp, #112	; 0x70
   10376:	af00      	add	r7, sp, #0
   10378:	6078      	str	r0, [r7, #4]
   1037a:	687b      	ldr	r3, [r7, #4]
   1037c:	66fb      	str	r3, [r7, #108]	; 0x6c
   1037e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10382:	667b      	str	r3, [r7, #100]	; 0x64
   10384:	2300      	movs	r3, #0
   10386:	663b      	str	r3, [r7, #96]	; 0x60
   10388:	e08a      	b.n	104a0 <ps7_config+0x12e>
   1038a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   1038c:	681b      	ldr	r3, [r3, #0]
   1038e:	f003 030f 	and.w	r3, r3, #15
   10392:	65fb      	str	r3, [r7, #92]	; 0x5c
   10394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   10396:	681b      	ldr	r3, [r3, #0]
   10398:	091b      	lsrs	r3, r3, #4
   1039a:	65bb      	str	r3, [r7, #88]	; 0x58
   1039c:	2300      	movs	r3, #0
   1039e:	66bb      	str	r3, [r7, #104]	; 0x68
   103a0:	e00f      	b.n	103c2 <ps7_config+0x50>
   103a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   103a4:	3301      	adds	r3, #1
   103a6:	009b      	lsls	r3, r3, #2
   103a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   103aa:	4413      	add	r3, r2
   103ac:	681a      	ldr	r2, [r3, #0]
   103ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   103b0:	009b      	lsls	r3, r3, #2
   103b2:	f107 0170 	add.w	r1, r7, #112	; 0x70
   103b6:	440b      	add	r3, r1
   103b8:	f843 2c68 	str.w	r2, [r3, #-104]
   103bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   103be:	3301      	adds	r3, #1
   103c0:	66bb      	str	r3, [r7, #104]	; 0x68
   103c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
   103c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   103c6:	429a      	cmp	r2, r3
   103c8:	dbeb      	blt.n	103a2 <ps7_config+0x30>
   103ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   103cc:	3301      	adds	r3, #1
   103ce:	009b      	lsls	r3, r3, #2
   103d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   103d2:	4413      	add	r3, r2
   103d4:	66fb      	str	r3, [r7, #108]	; 0x6c
   103d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   103d8:	2b05      	cmp	r3, #5
   103da:	d85e      	bhi.n	1049a <ps7_config+0x128>
   103dc:	a201      	add	r2, pc, #4	; (adr r2, 103e4 <ps7_config+0x72>)
   103de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   103e2:	bf00      	nop
   103e4:	000103fd 	strdeq	r0, [r1], -sp
   103e8:	00010403 	andeq	r0, r1, r3, lsl #8
   103ec:	0001040f 	andeq	r0, r1, pc, lsl #8
   103f0:	0001041f 	andeq	r0, r1, pc, lsl r4
   103f4:	00010443 	andeq	r0, r1, r3, asr #8
   103f8:	00010479 	andeq	r0, r1, r9, ror r4
   103fc:	2300      	movs	r3, #0
   103fe:	667b      	str	r3, [r7, #100]	; 0x64
   10400:	e04e      	b.n	104a0 <ps7_config+0x12e>
   10402:	68bb      	ldr	r3, [r7, #8]
   10404:	657b      	str	r3, [r7, #84]	; 0x54
   10406:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10408:	2200      	movs	r2, #0
   1040a:	601a      	str	r2, [r3, #0]
   1040c:	e048      	b.n	104a0 <ps7_config+0x12e>
   1040e:	68bb      	ldr	r3, [r7, #8]
   10410:	657b      	str	r3, [r7, #84]	; 0x54
   10412:	68fb      	ldr	r3, [r7, #12]
   10414:	653b      	str	r3, [r7, #80]	; 0x50
   10416:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10418:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   1041a:	601a      	str	r2, [r3, #0]
   1041c:	e040      	b.n	104a0 <ps7_config+0x12e>
   1041e:	68bb      	ldr	r3, [r7, #8]
   10420:	657b      	str	r3, [r7, #84]	; 0x54
   10422:	68fb      	ldr	r3, [r7, #12]
   10424:	64fb      	str	r3, [r7, #76]	; 0x4c
   10426:	693b      	ldr	r3, [r7, #16]
   10428:	653b      	str	r3, [r7, #80]	; 0x50
   1042a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   1042c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1042e:	401a      	ands	r2, r3
   10430:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10432:	6819      	ldr	r1, [r3, #0]
   10434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10436:	43db      	mvns	r3, r3
   10438:	400b      	ands	r3, r1
   1043a:	431a      	orrs	r2, r3
   1043c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1043e:	601a      	str	r2, [r3, #0]
   10440:	e02e      	b.n	104a0 <ps7_config+0x12e>
   10442:	68bb      	ldr	r3, [r7, #8]
   10444:	657b      	str	r3, [r7, #84]	; 0x54
   10446:	68fb      	ldr	r3, [r7, #12]
   10448:	64fb      	str	r3, [r7, #76]	; 0x4c
   1044a:	2300      	movs	r3, #0
   1044c:	663b      	str	r3, [r7, #96]	; 0x60
   1044e:	e00c      	b.n	1046a <ps7_config+0xf8>
   10450:	6e3a      	ldr	r2, [r7, #96]	; 0x60
   10452:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   10456:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   1045a:	429a      	cmp	r2, r3
   1045c:	d102      	bne.n	10464 <ps7_config+0xf2>
   1045e:	2302      	movs	r3, #2
   10460:	667b      	str	r3, [r7, #100]	; 0x64
   10462:	e008      	b.n	10476 <ps7_config+0x104>
   10464:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   10466:	3301      	adds	r3, #1
   10468:	663b      	str	r3, [r7, #96]	; 0x60
   1046a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1046c:	681a      	ldr	r2, [r3, #0]
   1046e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10470:	4013      	ands	r3, r2
   10472:	2b00      	cmp	r3, #0
   10474:	d0ec      	beq.n	10450 <ps7_config+0xde>
   10476:	e013      	b.n	104a0 <ps7_config+0x12e>
   10478:	68bb      	ldr	r3, [r7, #8]
   1047a:	657b      	str	r3, [r7, #84]	; 0x54
   1047c:	68fb      	ldr	r3, [r7, #12]
   1047e:	64fb      	str	r3, [r7, #76]	; 0x4c
   10480:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
   10482:	f000 f985 	bl	10790 <get_number_of_cycles_for_delay>
   10486:	64b8      	str	r0, [r7, #72]	; 0x48
   10488:	f000 f9a6 	bl	107d8 <perf_reset_and_start_timer>
   1048c:	bf00      	nop
   1048e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10490:	681a      	ldr	r2, [r3, #0]
   10492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10494:	429a      	cmp	r2, r3
   10496:	d3fa      	bcc.n	1048e <ps7_config+0x11c>
   10498:	e002      	b.n	104a0 <ps7_config+0x12e>
   1049a:	2301      	movs	r3, #1
   1049c:	667b      	str	r3, [r7, #100]	; 0x64
   1049e:	bf00      	nop
   104a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   104a2:	2b00      	cmp	r3, #0
   104a4:	f6ff af71 	blt.w	1038a <ps7_config+0x18>
   104a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   104aa:	4618      	mov	r0, r3
   104ac:	3770      	adds	r7, #112	; 0x70
   104ae:	46bd      	mov	sp, r7
   104b0:	bd80      	pop	{r7, pc}

000104b2 <ps7_post_config>:
   104b2:	b580      	push	{r7, lr}
   104b4:	b082      	sub	sp, #8
   104b6:	af00      	add	r7, sp, #0
   104b8:	f7ff fef3 	bl	102a2 <ps7GetSiliconVersion>
   104bc:	6078      	str	r0, [r7, #4]
   104be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   104c2:	603b      	str	r3, [r7, #0]
   104c4:	687b      	ldr	r3, [r7, #4]
   104c6:	2b00      	cmp	r3, #0
   104c8:	d10b      	bne.n	104e2 <ps7_post_config+0x30>
   104ca:	f243 1068 	movw	r0, #12648	; 0x3168
   104ce:	f2c0 0001 	movt	r0, #1
   104d2:	f7ff ff4e 	bl	10372 <ps7_config>
   104d6:	6038      	str	r0, [r7, #0]
   104d8:	683b      	ldr	r3, [r7, #0]
   104da:	2b00      	cmp	r3, #0
   104dc:	d01c      	beq.n	10518 <ps7_post_config+0x66>
   104de:	683b      	ldr	r3, [r7, #0]
   104e0:	e01b      	b.n	1051a <ps7_post_config+0x68>
   104e2:	687b      	ldr	r3, [r7, #4]
   104e4:	2b01      	cmp	r3, #1
   104e6:	d10b      	bne.n	10500 <ps7_post_config+0x4e>
   104e8:	f242 30c8 	movw	r0, #9160	; 0x23c8
   104ec:	f2c0 0001 	movt	r0, #1
   104f0:	f7ff ff3f 	bl	10372 <ps7_config>
   104f4:	6038      	str	r0, [r7, #0]
   104f6:	683b      	ldr	r3, [r7, #0]
   104f8:	2b00      	cmp	r3, #0
   104fa:	d00d      	beq.n	10518 <ps7_post_config+0x66>
   104fc:	683b      	ldr	r3, [r7, #0]
   104fe:	e00c      	b.n	1051a <ps7_post_config+0x68>
   10500:	f241 6008 	movw	r0, #5640	; 0x1608
   10504:	f2c0 0001 	movt	r0, #1
   10508:	f7ff ff33 	bl	10372 <ps7_config>
   1050c:	6038      	str	r0, [r7, #0]
   1050e:	683b      	ldr	r3, [r7, #0]
   10510:	2b00      	cmp	r3, #0
   10512:	d001      	beq.n	10518 <ps7_post_config+0x66>
   10514:	683b      	ldr	r3, [r7, #0]
   10516:	e000      	b.n	1051a <ps7_post_config+0x68>
   10518:	2300      	movs	r3, #0
   1051a:	4618      	mov	r0, r3
   1051c:	3708      	adds	r7, #8
   1051e:	46bd      	mov	sp, r7
   10520:	bd80      	pop	{r7, pc}

00010522 <ps7_debug>:
   10522:	b580      	push	{r7, lr}
   10524:	b082      	sub	sp, #8
   10526:	af00      	add	r7, sp, #0
   10528:	f7ff febb 	bl	102a2 <ps7GetSiliconVersion>
   1052c:	6078      	str	r0, [r7, #4]
   1052e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10532:	603b      	str	r3, [r7, #0]
   10534:	687b      	ldr	r3, [r7, #4]
   10536:	2b00      	cmp	r3, #0
   10538:	d10b      	bne.n	10552 <ps7_debug+0x30>
   1053a:	f243 10ac 	movw	r0, #12716	; 0x31ac
   1053e:	f2c0 0001 	movt	r0, #1
   10542:	f7ff ff16 	bl	10372 <ps7_config>
   10546:	6038      	str	r0, [r7, #0]
   10548:	683b      	ldr	r3, [r7, #0]
   1054a:	2b00      	cmp	r3, #0
   1054c:	d01c      	beq.n	10588 <ps7_debug+0x66>
   1054e:	683b      	ldr	r3, [r7, #0]
   10550:	e01b      	b.n	1058a <ps7_debug+0x68>
   10552:	687b      	ldr	r3, [r7, #4]
   10554:	2b01      	cmp	r3, #1
   10556:	d10b      	bne.n	10570 <ps7_debug+0x4e>
   10558:	f242 400c 	movw	r0, #9228	; 0x240c
   1055c:	f2c0 0001 	movt	r0, #1
   10560:	f7ff ff07 	bl	10372 <ps7_config>
   10564:	6038      	str	r0, [r7, #0]
   10566:	683b      	ldr	r3, [r7, #0]
   10568:	2b00      	cmp	r3, #0
   1056a:	d00d      	beq.n	10588 <ps7_debug+0x66>
   1056c:	683b      	ldr	r3, [r7, #0]
   1056e:	e00c      	b.n	1058a <ps7_debug+0x68>
   10570:	f241 604c 	movw	r0, #5708	; 0x164c
   10574:	f2c0 0001 	movt	r0, #1
   10578:	f7ff fefb 	bl	10372 <ps7_config>
   1057c:	6038      	str	r0, [r7, #0]
   1057e:	683b      	ldr	r3, [r7, #0]
   10580:	2b00      	cmp	r3, #0
   10582:	d001      	beq.n	10588 <ps7_debug+0x66>
   10584:	683b      	ldr	r3, [r7, #0]
   10586:	e000      	b.n	1058a <ps7_debug+0x68>
   10588:	2300      	movs	r3, #0
   1058a:	4618      	mov	r0, r3
   1058c:	3708      	adds	r7, #8
   1058e:	46bd      	mov	sp, r7
   10590:	bd80      	pop	{r7, pc}

00010592 <ps7_init>:
   10592:	b580      	push	{r7, lr}
   10594:	b082      	sub	sp, #8
   10596:	af00      	add	r7, sp, #0
   10598:	f7ff fe83 	bl	102a2 <ps7GetSiliconVersion>
   1059c:	6078      	str	r0, [r7, #4]
   1059e:	687b      	ldr	r3, [r7, #4]
   105a0:	2b00      	cmp	r3, #0
   105a2:	d12d      	bne.n	10600 <ps7_init+0x6e>
   105a4:	f243 13e0 	movw	r3, #12768	; 0x31e0
   105a8:	f2c0 0301 	movt	r3, #1
   105ac:	f642 32c8 	movw	r2, #11208	; 0x2bc8
   105b0:	f2c0 0201 	movt	r2, #1
   105b4:	601a      	str	r2, [r3, #0]
   105b6:	f243 13e4 	movw	r3, #12772	; 0x31e4
   105ba:	f2c0 0301 	movt	r3, #1
   105be:	f242 4240 	movw	r2, #9280	; 0x2440
   105c2:	f2c0 0201 	movt	r2, #1
   105c6:	601a      	str	r2, [r3, #0]
   105c8:	f243 13e8 	movw	r3, #12776	; 0x31e8
   105cc:	f2c0 0301 	movt	r3, #1
   105d0:	f242 52c8 	movw	r2, #9672	; 0x25c8
   105d4:	f2c0 0201 	movt	r2, #1
   105d8:	601a      	str	r2, [r3, #0]
   105da:	f243 13ec 	movw	r3, #12780	; 0x31ec
   105de:	f2c0 0301 	movt	r3, #1
   105e2:	f242 62ac 	movw	r2, #9900	; 0x26ac
   105e6:	f2c0 0201 	movt	r2, #1
   105ea:	601a      	str	r2, [r3, #0]
   105ec:	f243 13f0 	movw	r3, #12784	; 0x31f0
   105f0:	f2c0 0301 	movt	r3, #1
   105f4:	f243 025c 	movw	r2, #12380	; 0x305c
   105f8:	f2c0 0201 	movt	r2, #1
   105fc:	601a      	str	r2, [r3, #0]
   105fe:	e05d      	b.n	106bc <ps7_init+0x12a>
   10600:	687b      	ldr	r3, [r7, #4]
   10602:	2b01      	cmp	r3, #1
   10604:	d12d      	bne.n	10662 <ps7_init+0xd0>
   10606:	f243 13e0 	movw	r3, #12768	; 0x31e0
   1060a:	f2c0 0301 	movt	r3, #1
   1060e:	f641 6228 	movw	r2, #7720	; 0x1e28
   10612:	f2c0 0201 	movt	r2, #1
   10616:	601a      	str	r2, [r3, #0]
   10618:	f243 13e4 	movw	r3, #12772	; 0x31e4
   1061c:	f2c0 0301 	movt	r3, #1
   10620:	f241 6280 	movw	r2, #5760	; 0x1680
   10624:	f2c0 0201 	movt	r2, #1
   10628:	601a      	str	r2, [r3, #0]
   1062a:	f243 13e8 	movw	r3, #12776	; 0x31e8
   1062e:	f2c0 0301 	movt	r3, #1
   10632:	f641 0208 	movw	r2, #6152	; 0x1808
   10636:	f2c0 0201 	movt	r2, #1
   1063a:	601a      	str	r2, [r3, #0]
   1063c:	f243 13ec 	movw	r3, #12780	; 0x31ec
   10640:	f2c0 0301 	movt	r3, #1
   10644:	f641 02ec 	movw	r2, #6380	; 0x18ec
   10648:	f2c0 0201 	movt	r2, #1
   1064c:	601a      	str	r2, [r3, #0]
   1064e:	f243 13f0 	movw	r3, #12784	; 0x31f0
   10652:	f2c0 0301 	movt	r3, #1
   10656:	f242 22bc 	movw	r2, #8892	; 0x22bc
   1065a:	f2c0 0201 	movt	r2, #1
   1065e:	601a      	str	r2, [r3, #0]
   10660:	e02c      	b.n	106bc <ps7_init+0x12a>
   10662:	f243 13e0 	movw	r3, #12768	; 0x31e0
   10666:	f2c0 0301 	movt	r3, #1
   1066a:	f241 0268 	movw	r2, #4200	; 0x1068
   1066e:	f2c0 0201 	movt	r2, #1
   10672:	601a      	str	r2, [r3, #0]
   10674:	f243 13e4 	movw	r3, #12772	; 0x31e4
   10678:	f2c0 0301 	movt	r3, #1
   1067c:	f640 02d0 	movw	r2, #2256	; 0x8d0
   10680:	f2c0 0201 	movt	r2, #1
   10684:	601a      	str	r2, [r3, #0]
   10686:	f243 13e8 	movw	r3, #12776	; 0x31e8
   1068a:	f2c0 0301 	movt	r3, #1
   1068e:	f640 2258 	movw	r2, #2648	; 0xa58
   10692:	f2c0 0201 	movt	r2, #1
   10696:	601a      	str	r2, [r3, #0]
   10698:	f243 13ec 	movw	r3, #12780	; 0x31ec
   1069c:	f2c0 0301 	movt	r3, #1
   106a0:	f640 323c 	movw	r2, #2876	; 0xb3c
   106a4:	f2c0 0201 	movt	r2, #1
   106a8:	601a      	str	r2, [r3, #0]
   106aa:	f243 13f0 	movw	r3, #12784	; 0x31f0
   106ae:	f2c0 0301 	movt	r3, #1
   106b2:	f241 42fc 	movw	r2, #5372	; 0x14fc
   106b6:	f2c0 0201 	movt	r2, #1
   106ba:	601a      	str	r2, [r3, #0]
   106bc:	f243 13e0 	movw	r3, #12768	; 0x31e0
   106c0:	f2c0 0301 	movt	r3, #1
   106c4:	681b      	ldr	r3, [r3, #0]
   106c6:	4618      	mov	r0, r3
   106c8:	f7ff fe53 	bl	10372 <ps7_config>
   106cc:	6038      	str	r0, [r7, #0]
   106ce:	683b      	ldr	r3, [r7, #0]
   106d0:	2b00      	cmp	r3, #0
   106d2:	d001      	beq.n	106d8 <ps7_init+0x146>
   106d4:	683b      	ldr	r3, [r7, #0]
   106d6:	e038      	b.n	1074a <ps7_init+0x1b8>
   106d8:	f243 13e4 	movw	r3, #12772	; 0x31e4
   106dc:	f2c0 0301 	movt	r3, #1
   106e0:	681b      	ldr	r3, [r3, #0]
   106e2:	4618      	mov	r0, r3
   106e4:	f7ff fe45 	bl	10372 <ps7_config>
   106e8:	6038      	str	r0, [r7, #0]
   106ea:	683b      	ldr	r3, [r7, #0]
   106ec:	2b00      	cmp	r3, #0
   106ee:	d001      	beq.n	106f4 <ps7_init+0x162>
   106f0:	683b      	ldr	r3, [r7, #0]
   106f2:	e02a      	b.n	1074a <ps7_init+0x1b8>
   106f4:	f243 13e8 	movw	r3, #12776	; 0x31e8
   106f8:	f2c0 0301 	movt	r3, #1
   106fc:	681b      	ldr	r3, [r3, #0]
   106fe:	4618      	mov	r0, r3
   10700:	f7ff fe37 	bl	10372 <ps7_config>
   10704:	6038      	str	r0, [r7, #0]
   10706:	683b      	ldr	r3, [r7, #0]
   10708:	2b00      	cmp	r3, #0
   1070a:	d001      	beq.n	10710 <ps7_init+0x17e>
   1070c:	683b      	ldr	r3, [r7, #0]
   1070e:	e01c      	b.n	1074a <ps7_init+0x1b8>
   10710:	f243 13ec 	movw	r3, #12780	; 0x31ec
   10714:	f2c0 0301 	movt	r3, #1
   10718:	681b      	ldr	r3, [r3, #0]
   1071a:	4618      	mov	r0, r3
   1071c:	f7ff fe29 	bl	10372 <ps7_config>
   10720:	6038      	str	r0, [r7, #0]
   10722:	683b      	ldr	r3, [r7, #0]
   10724:	2b00      	cmp	r3, #0
   10726:	d001      	beq.n	1072c <ps7_init+0x19a>
   10728:	683b      	ldr	r3, [r7, #0]
   1072a:	e00e      	b.n	1074a <ps7_init+0x1b8>
   1072c:	f243 13f0 	movw	r3, #12784	; 0x31f0
   10730:	f2c0 0301 	movt	r3, #1
   10734:	681b      	ldr	r3, [r3, #0]
   10736:	4618      	mov	r0, r3
   10738:	f7ff fe1b 	bl	10372 <ps7_config>
   1073c:	6038      	str	r0, [r7, #0]
   1073e:	683b      	ldr	r3, [r7, #0]
   10740:	2b00      	cmp	r3, #0
   10742:	d001      	beq.n	10748 <ps7_init+0x1b6>
   10744:	683b      	ldr	r3, [r7, #0]
   10746:	e000      	b.n	1074a <ps7_init+0x1b8>
   10748:	2300      	movs	r3, #0
   1074a:	4618      	mov	r0, r3
   1074c:	3708      	adds	r7, #8
   1074e:	46bd      	mov	sp, r7
   10750:	bd80      	pop	{r7, pc}

00010752 <perf_start_clock>:
   10752:	b480      	push	{r7}
   10754:	af00      	add	r7, sp, #0
   10756:	f44f 7302 	mov.w	r3, #520	; 0x208
   1075a:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   1075e:	2209      	movs	r2, #9
   10760:	601a      	str	r2, [r3, #0]
   10762:	bf00      	nop
   10764:	46bd      	mov	sp, r7
   10766:	f85d 7b04 	ldr.w	r7, [sp], #4
   1076a:	4770      	bx	lr

0001076c <perf_reset_clock>:
   1076c:	b580      	push	{r7, lr}
   1076e:	af00      	add	r7, sp, #0
   10770:	f000 f825 	bl	107be <perf_disable_clock>
   10774:	f44f 7300 	mov.w	r3, #512	; 0x200
   10778:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   1077c:	2200      	movs	r2, #0
   1077e:	601a      	str	r2, [r3, #0]
   10780:	f44f 7301 	mov.w	r3, #516	; 0x204
   10784:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   10788:	2200      	movs	r2, #0
   1078a:	601a      	str	r2, [r3, #0]
   1078c:	bf00      	nop
   1078e:	bd80      	pop	{r7, pc}

00010790 <get_number_of_cycles_for_delay>:
   10790:	b490      	push	{r4, r7}
   10792:	b082      	sub	sp, #8
   10794:	af00      	add	r7, sp, #0
   10796:	6078      	str	r0, [r7, #4]
   10798:	687a      	ldr	r2, [r7, #4]
   1079a:	f644 03bf 	movw	r3, #18623	; 0x48bf
   1079e:	f2c3 33a8 	movt	r3, #13224	; 0x33a8
   107a2:	fb03 f202 	mul.w	r2, r3, r2
   107a6:	f644 53d3 	movw	r3, #19923	; 0x4dd3
   107aa:	f2c1 0362 	movt	r3, #4194	; 0x1062
   107ae:	fba2 3403 	umull	r3, r4, r2, r3
   107b2:	09e3      	lsrs	r3, r4, #7
   107b4:	4618      	mov	r0, r3
   107b6:	3708      	adds	r7, #8
   107b8:	46bd      	mov	sp, r7
   107ba:	bc90      	pop	{r4, r7}
   107bc:	4770      	bx	lr

000107be <perf_disable_clock>:
   107be:	b480      	push	{r7}
   107c0:	af00      	add	r7, sp, #0
   107c2:	f44f 7302 	mov.w	r3, #520	; 0x208
   107c6:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   107ca:	2200      	movs	r2, #0
   107cc:	601a      	str	r2, [r3, #0]
   107ce:	bf00      	nop
   107d0:	46bd      	mov	sp, r7
   107d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   107d6:	4770      	bx	lr

000107d8 <perf_reset_and_start_timer>:
   107d8:	b580      	push	{r7, lr}
   107da:	af00      	add	r7, sp, #0
   107dc:	f7ff ffc6 	bl	1076c <perf_reset_clock>
   107e0:	f7ff ffb7 	bl	10752 <perf_start_clock>
   107e4:	bf00      	nop
   107e6:	bd80      	pop	{r7, pc}

000107e8 <TxRxUART0>:
   107e8:	e0000030 	and	r0, r0, r0, lsr r0

000107ec <.LC0>:
   107ec:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
   107f0:	6f77206f 	svcvs	0x0077206f
   107f4:	21646c72 	smccs	18114	; 0x46c2
   107f8:	00000a0d 	andeq	r0, r0, sp, lsl #20

000107fc <.LC0>:
   107fc:	00000000 	andeq	r0, r0, r0

00010800 <.LC1>:
   10800:	20375350 	eorscs	r5, r7, r0, asr r3
   10804:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10808:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
   1080c:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
   10810:	73206e6f 			; <UNDEFINED> instruction: 0x73206e6f
   10814:	65636375 	strbvs	r6, [r3, #-885]!	; 0xfffffc8b
   10818:	75667373 	strbvc	r7, [r6, #-883]!	; 0xfffffc8d
   1081c:	0000006c 	andeq	r0, r0, ip, rrx

00010820 <.LC2>:
   10820:	20375350 	eorscs	r5, r7, r0, asr r3
   10824:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10828:	74614420 	strbtvc	r4, [r1], #-1056	; 0xfffffbe0
   1082c:	6f432061 	svcvs	0x00432061
   10830:	70757272 	rsbsvc	r7, r5, r2, ror r2
   10834:	00646574 	rsbeq	r6, r4, r4, ror r5

00010838 <.LC3>:
   10838:	20375350 	eorscs	r5, r7, r0, asr r3
   1083c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10840:	73616d20 	cmnvc	r1, #32, 26	; 0x800
   10844:	6f70206b 	svcvs	0x0070206b
   10848:	74206c6c 	strtvc	r6, [r0], #-3180	; 0xfffff394
   1084c:	6f656d69 	svcvs	0x00656d69
   10850:	00007475 	andeq	r7, r0, r5, ror r4

00010854 <.LC4>:
   10854:	6b73614d 	blvs	1ce8d90 <stack_top+0x1cc5b98>
   10858:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 107e0 <perf_reset_and_start_timer+0x8>
   1085c:	6166206c 	cmnvs	r6, ip, rrx
   10860:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10864:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10868:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
   1086c:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   10870:	00000074 	andeq	r0, r0, r4, ror r0

00010874 <.LC5>:
   10874:	6b73614d 	blvs	1ce8db0 <stack_top+0x1cc5bb8>
   10878:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 10800 <.LC1>
   1087c:	6166206c 	cmnvs	r6, ip, rrx
   10880:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10884:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10888:	4c4c5020 	mcrrmi	0, 2, r5, ip, cr0
   1088c:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   10890:	00000074 	andeq	r0, r0, r4, ror r0

00010894 <.LC6>:
   10894:	6b73614d 	blvs	1ce8dd0 <stack_top+0x1cc5bd8>
   10898:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 10820 <.LC2>
   1089c:	6166206c 	cmnvs	r6, ip, rrx
   108a0:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   108a4:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   108a8:	414d4420 	cmpmi	sp, r0, lsr #8
   108ac:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
   108b0:	69622065 	stmdbvs	r2!, {r0, r2, r5, r6, sp}^
   108b4:	00000074 	andeq	r0, r0, r4, ror r0

000108b8 <.LC7>:
   108b8:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
   108bc:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   108c0:	72652064 	rsbvc	r2, r5, #100	; 0x64
   108c4:	20726f72 	rsbscs	r6, r2, r2, ror pc
   108c8:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
   108cc:	Address 0x00000000000108cc is out of bounds.


Disassembly of section .rw:

000108d0 <ps7_pll_init_data_3_0>:
   108d0:	00000033 	andeq	r0, r0, r3, lsr r0
   108d4:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   108d8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   108dc:	0000df0d 	andeq	sp, r0, sp, lsl #30
   108e0:	00000033 	andeq	r0, r0, r3, lsr r0
   108e4:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   108e8:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   108ec:	000fa240 	andeq	sl, pc, r0, asr #4
   108f0:	00000033 	andeq	r0, r0, r3, lsr r0
   108f4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   108f8:	0007f000 	andeq	pc, r7, r0
   108fc:	00034000 	andeq	r4, r3, r0
   10900:	00000033 	andeq	r0, r0, r3, lsr r0
   10904:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10908:	00000010 	andeq	r0, r0, r0, lsl r0
   1090c:	00000010 	andeq	r0, r0, r0, lsl r0
   10910:	00000033 	andeq	r0, r0, r3, lsr r0
   10914:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10918:	00000001 	andeq	r0, r0, r1
   1091c:	00000001 	andeq	r0, r0, r1
   10920:	00000033 	andeq	r0, r0, r3, lsr r0
   10924:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10928:	00000001 	andeq	r0, r0, r1
   1092c:	00000000 	andeq	r0, r0, r0
   10930:	00000042 	andeq	r0, r0, r2, asr #32
   10934:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10938:	00000001 	andeq	r0, r0, r1
   1093c:	00000033 	andeq	r0, r0, r3, lsr r0
   10940:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10944:	00000010 	andeq	r0, r0, r0, lsl r0
   10948:	00000000 	andeq	r0, r0, r0
   1094c:	00000033 	andeq	r0, r0, r3, lsr r0
   10950:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   10954:	1f003f30 	svcne	0x00003f30
   10958:	1f000200 	svcne	0x00000200
   1095c:	00000033 	andeq	r0, r0, r3, lsr r0
   10960:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   10964:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10968:	000fa240 	andeq	sl, pc, r0, asr #4
   1096c:	00000033 	andeq	r0, r0, r3, lsr r0
   10970:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10974:	0007f000 	andeq	pc, r7, r0
   10978:	00030000 	andeq	r0, r3, r0
   1097c:	00000033 	andeq	r0, r0, r3, lsr r0
   10980:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10984:	00000010 	andeq	r0, r0, r0, lsl r0
   10988:	00000010 	andeq	r0, r0, r0, lsl r0
   1098c:	00000033 	andeq	r0, r0, r3, lsr r0
   10990:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10994:	00000001 	andeq	r0, r0, r1
   10998:	00000001 	andeq	r0, r0, r1
   1099c:	00000033 	andeq	r0, r0, r3, lsr r0
   109a0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   109a4:	00000001 	andeq	r0, r0, r1
   109a8:	00000000 	andeq	r0, r0, r0
   109ac:	00000042 	andeq	r0, r0, r2, asr #32
   109b0:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   109b4:	00000002 	andeq	r0, r0, r2
   109b8:	00000033 	andeq	r0, r0, r3, lsr r0
   109bc:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   109c0:	00000010 	andeq	r0, r0, r0, lsl r0
   109c4:	00000000 	andeq	r0, r0, r0
   109c8:	00000033 	andeq	r0, r0, r3, lsr r0
   109cc:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   109d0:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   109d4:	10400003 	subne	r0, r0, r3
   109d8:	00000033 	andeq	r0, r0, r3, lsr r0
   109dc:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   109e0:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   109e4:	000fa240 	andeq	sl, pc, r0, asr #4
   109e8:	00000033 	andeq	r0, r0, r3, lsr r0
   109ec:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   109f0:	0007f000 	andeq	pc, r7, r0
   109f4:	0003c000 	andeq	ip, r3, r0
   109f8:	00000033 	andeq	r0, r0, r3, lsr r0
   109fc:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10a00:	00000010 	andeq	r0, r0, r0, lsl r0
   10a04:	00000010 	andeq	r0, r0, r0, lsl r0
   10a08:	00000033 	andeq	r0, r0, r3, lsr r0
   10a0c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10a10:	00000001 	andeq	r0, r0, r1
   10a14:	00000001 	andeq	r0, r0, r1
   10a18:	00000033 	andeq	r0, r0, r3, lsr r0
   10a1c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10a20:	00000001 	andeq	r0, r0, r1
   10a24:	00000000 	andeq	r0, r0, r0
   10a28:	00000042 	andeq	r0, r0, r2, asr #32
   10a2c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10a30:	00000004 	andeq	r0, r0, r4
   10a34:	00000033 	andeq	r0, r0, r3, lsr r0
   10a38:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10a3c:	00000010 	andeq	r0, r0, r0, lsl r0
   10a40:	00000000 	andeq	r0, r0, r0
   10a44:	00000033 	andeq	r0, r0, r3, lsr r0
   10a48:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10a4c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10a50:	0000767b 	andeq	r7, r0, fp, ror r6
   10a54:	00000000 	andeq	r0, r0, r0

00010a58 <ps7_clock_init_data_3_0>:
   10a58:	00000033 	andeq	r0, r0, r3, lsr r0
   10a5c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   10a60:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10a64:	0000df0d 	andeq	sp, r0, sp, lsl #30
   10a68:	00000033 	andeq	r0, r0, r3, lsr r0
   10a6c:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   10a70:	03f03f01 	mvnseq	r3, #1, 30
   10a74:	00303501 	eorseq	r3, r0, r1, lsl #10
   10a78:	00000033 	andeq	r0, r0, r3, lsr r0
   10a7c:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   10a80:	00003f31 	andeq	r3, r0, r1, lsr pc
   10a84:	00000a01 	andeq	r0, r0, r1, lsl #20
   10a88:	00000033 	andeq	r0, r0, r3, lsr r0
   10a8c:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   10a90:	00003f33 	andeq	r3, r0, r3, lsr pc
   10a94:	00001403 	andeq	r1, r0, r3, lsl #8
   10a98:	00000033 	andeq	r0, r0, r3, lsr r0
   10a9c:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   10aa0:	00003f33 	andeq	r3, r0, r3, lsr pc
   10aa4:	00001401 	andeq	r1, r0, r1, lsl #8
   10aa8:	00000033 	andeq	r0, r0, r3, lsr r0
   10aac:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   10ab0:	00003f33 	andeq	r3, r0, r3, lsr pc
   10ab4:	00000c02 	andeq	r0, r0, r2, lsl #24
   10ab8:	00000033 	andeq	r0, r0, r3, lsr r0
   10abc:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   10ac0:	00003f31 	andeq	r3, r0, r1, lsr pc
   10ac4:	00000a01 	andeq	r0, r0, r1, lsl #20
   10ac8:	00000033 	andeq	r0, r0, r3, lsr r0
   10acc:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   10ad0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10ad4:	00500800 	subseq	r0, r0, r0, lsl #16
   10ad8:	00000033 	andeq	r0, r0, r3, lsr r0
   10adc:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   10ae0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10ae4:	00100100 	andseq	r0, r0, r0, lsl #2
   10ae8:	00000033 	andeq	r0, r0, r3, lsr r0
   10aec:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   10af0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10af4:	00100100 	andseq	r0, r0, r0, lsl #2
   10af8:	00000033 	andeq	r0, r0, r3, lsr r0
   10afc:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   10b00:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10b04:	00100100 	andseq	r0, r0, r0, lsl #2
   10b08:	00000033 	andeq	r0, r0, r3, lsr r0
   10b0c:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   10b10:	00000001 	andeq	r0, r0, r1
   10b14:	00000001 	andeq	r0, r0, r1
   10b18:	00000033 	andeq	r0, r0, r3, lsr r0
   10b1c:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   10b20:	01ffcccd 	mvnseq	ip, sp, asr #25
   10b24:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   10b28:	00000033 	andeq	r0, r0, r3, lsr r0
   10b2c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10b30:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10b34:	0000767b 	andeq	r7, r0, fp, ror r6
   10b38:	00000000 	andeq	r0, r0, r0

00010b3c <ps7_ddr_init_data_3_0>:
   10b3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b40:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   10b44:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   10b48:	00000080 	andeq	r0, r0, r0, lsl #1
   10b4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b50:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   10b54:	0007ffff 	strdeq	pc, [r7], -pc	; <UNPREDICTABLE>
   10b58:	00001030 	andeq	r1, r0, r0, lsr r0
   10b5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b60:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   10b64:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10b68:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   10b6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b70:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   10b74:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10b78:	02001001 	andeq	r1, r0, #1
   10b7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b80:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   10b84:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10b88:	00014001 	andeq	r4, r1, r1
   10b8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10b90:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   10b94:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10b98:	0004151a 	andeq	r1, r4, sl, lsl r5
   10b9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10ba0:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   10ba4:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   10ba8:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   10bac:	00000033 	andeq	r0, r0, r3, lsr r0
   10bb0:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   10bb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10bb8:	8305b184 	movwhi	fp, #20868	; 0x5184
   10bbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10bc0:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   10bc4:	7fdffffc 	svcvc	0x00dffffc
   10bc8:	28489288 	stmdacs	r8, {r3, r7, r9, ip, pc}^
   10bcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10bd0:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   10bd4:	0fffffc3 	svceq	0x00ffffc3
   10bd8:	00000000 	andeq	r0, r0, r0
   10bdc:	00000033 	andeq	r0, r0, r3, lsr r0
   10be0:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   10be4:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   10be8:	00002007 	andeq	r2, r0, r7
   10bec:	00000033 	andeq	r0, r0, r3, lsr r0
   10bf0:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   10bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10bf8:	00000002 	andeq	r0, r0, r2
   10bfc:	00000033 	andeq	r0, r0, r3, lsr r0
   10c00:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   10c04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10c08:	00060083 	andeq	r0, r6, r3, lsl #1
   10c0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c10:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   10c14:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   10c18:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   10c1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c20:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   10c24:	00000003 	andeq	r0, r0, r3
   10c28:	00000000 	andeq	r0, r0, r0
   10c2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c30:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   10c34:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10c38:	00000888 	andeq	r0, r0, r8, lsl #17
   10c3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c40:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   10c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10c48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c50:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   10c54:	0fffffff 	svceq	0x00ffffff
   10c58:	0ff77777 	svceq	0x00f77777
   10c5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c60:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   10c64:	0003f03f 	andeq	pc, r3, pc, lsr r0	; <UNPREDICTABLE>
   10c68:	0003c008 	andeq	ip, r3, r8
   10c6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c70:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   10c74:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   10c78:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   10c7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c80:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   10c84:	00010000 	andeq	r0, r1, r0
   10c88:	00000000 	andeq	r0, r0, r0
   10c8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c90:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   10c94:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10c98:	00004023 	andeq	r4, r0, r3, lsr #32
   10c9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10ca0:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   10ca4:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   10ca8:	0000003e 	andeq	r0, r0, lr, lsr r0
   10cac:	00000033 	andeq	r0, r0, r3, lsr r0
   10cb0:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   10cb4:	00021fe0 	andeq	r1, r2, r0, ror #31
   10cb8:	00020000 	andeq	r0, r2, r0
   10cbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10cc0:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   10cc4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10cc8:	00284242 	eoreq	r4, r8, r2, asr #4
   10ccc:	00000033 	andeq	r0, r0, r3, lsr r0
   10cd0:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   10cd4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10cd8:	00001610 	andeq	r1, r0, r0, lsl r6
   10cdc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ce0:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   10ce4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10ce8:	00655111 	rsbeq	r5, r5, r1, lsl r1
   10cec:	00000033 	andeq	r0, r0, r3, lsr r0
   10cf0:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   10cf4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10cf8:	00052222 	andeq	r2, r5, r2, lsr #4
   10cfc:	00000033 	andeq	r0, r0, r3, lsr r0
   10d00:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   10d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10d08:	10200800 	eorne	r0, r0, r0, lsl #16
   10d0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d10:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   10d14:	0fffffff 	svceq	0x00ffffff
   10d18:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   10d1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d20:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   10d24:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d28:	00000188 	andeq	r0, r0, r8, lsl #3
   10d2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d30:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   10d34:	1fffffff 	svcne	0x00ffffff
   10d38:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10d3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d40:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   10d44:	00000200 	andeq	r0, r0, r0, lsl #4
   10d48:	00000200 	andeq	r0, r0, r0, lsl #4
   10d4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d50:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   10d54:	01ffffff 	ldrsheq	pc, [pc, #255]	; 10e5b <ps7_ddr_init_data_3_0+0x31f>	; <UNPREDICTABLE>
   10d58:	00200067 	eoreq	r0, r0, r7, rrx
   10d5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d60:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10d64:	00000003 	andeq	r0, r0, r3
   10d68:	00000003 	andeq	r0, r0, r3
   10d6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d70:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10d74:	00000003 	andeq	r0, r0, r3
   10d78:	00000000 	andeq	r0, r0, r0
   10d7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d80:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   10d84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d88:	00000000 	andeq	r0, r0, r0
   10d8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10d90:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   10d94:	00000001 	andeq	r0, r0, r1
   10d98:	00000000 	andeq	r0, r0, r0
   10d9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10da0:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   10da4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10da8:	00000000 	andeq	r0, r0, r0
   10dac:	00000033 	andeq	r0, r0, r3, lsr r0
   10db0:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   10db4:	0000000f 	andeq	r0, r0, pc
   10db8:	00000008 	andeq	r0, r0, r8
   10dbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10dc0:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   10dc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10dc8:	00000000 	andeq	r0, r0, r0
   10dcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10dd0:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   10dd4:	7fffffcf 	svcvc	0x00ffffcf
   10dd8:	40000001 	andmi	r0, r0, r1
   10ddc:	00000033 	andeq	r0, r0, r3, lsr r0
   10de0:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   10de4:	7fffffcf 	svcvc	0x00ffffcf
   10de8:	40000001 	andmi	r0, r0, r1
   10dec:	00000033 	andeq	r0, r0, r3, lsr r0
   10df0:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   10df4:	7fffffcf 	svcvc	0x00ffffcf
   10df8:	40000001 	andmi	r0, r0, r1
   10dfc:	00000033 	andeq	r0, r0, r3, lsr r0
   10e00:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   10e04:	7fffffcf 	svcvc	0x00ffffcf
   10e08:	40000001 	andmi	r0, r0, r1
   10e0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e10:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   10e14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e18:	00094800 	andeq	r4, r9, r0, lsl #16
   10e1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e20:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   10e24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e28:	00094800 	andeq	r4, r9, r0, lsl #16
   10e2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e30:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   10e34:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e38:	00094800 	andeq	r4, r9, r0, lsl #16
   10e3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e40:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   10e44:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e48:	00094800 	andeq	r4, r9, r0, lsl #16
   10e4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e50:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   10e54:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e58:	00000035 	andeq	r0, r0, r5, lsr r0
   10e5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e60:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   10e64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e68:	00000035 	andeq	r0, r0, r5, lsr r0
   10e6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e70:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   10e74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e78:	00000035 	andeq	r0, r0, r5, lsr r0
   10e7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e80:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   10e84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e88:	00000035 	andeq	r0, r0, r5, lsr r0
   10e8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e90:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   10e94:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e98:	00000000 	andeq	r0, r0, r0
   10e9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10ea0:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   10ea4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10ea8:	00000000 	andeq	r0, r0, r0
   10eac:	00000033 	andeq	r0, r0, r3, lsr r0
   10eb0:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   10eb4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10eb8:	00000000 	andeq	r0, r0, r0
   10ebc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ec0:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   10ec4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10ec8:	00000000 	andeq	r0, r0, r0
   10ecc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ed0:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   10ed4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10ed8:	00000234 	andeq	r0, r0, r4, lsr r2
   10edc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ee0:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   10ee4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10ee8:	00000234 	andeq	r0, r0, r4, lsr r2
   10eec:	00000033 	andeq	r0, r0, r3, lsr r0
   10ef0:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   10ef4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10ef8:	00000234 	andeq	r0, r0, r4, lsr r2
   10efc:	00000033 	andeq	r0, r0, r3, lsr r0
   10f00:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   10f04:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10f08:	00000234 	andeq	r0, r0, r4, lsr r2
   10f0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f10:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   10f14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f18:	00000040 	andeq	r0, r0, r0, asr #32
   10f1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f20:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   10f24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f28:	00000040 	andeq	r0, r0, r0, asr #32
   10f2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f30:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   10f34:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f38:	00000040 	andeq	r0, r0, r0, asr #32
   10f3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f40:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   10f44:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f48:	00000040 	andeq	r0, r0, r0, asr #32
   10f4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f50:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   10f54:	6ffffefe 	svcvs	0x00fffefe
   10f58:	00010000 	andeq	r0, r1, r0
   10f5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f60:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   10f64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f68:	0001bca1 	andeq	fp, r1, r1, lsr #25
   10f6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f70:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   10f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10f78:	00000000 	andeq	r0, r0, r0
   10f7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f80:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   10f84:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   10f88:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f90:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   10f94:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   10f98:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10fa0:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   10fa4:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   10fa8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fac:	00000033 	andeq	r0, r0, r3, lsr r0
   10fb0:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   10fb4:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   10fb8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fc0:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   10fc4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   10fc8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fd0:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   10fd4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   10fd8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fdc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fe0:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   10fe4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   10fe8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fec:	00000033 	andeq	r0, r0, r3, lsr r0
   10ff0:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   10ff4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   10ff8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10ffc:	00000033 	andeq	r0, r0, r3, lsr r0
   11000:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   11004:	00000ff5 	strdeq	r0, [r0], -r5
   11008:	00000001 	andeq	r0, r0, r1
   1100c:	00000033 	andeq	r0, r0, r3, lsr r0
   11010:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   11014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11018:	00000000 	andeq	r0, r0, r0
   1101c:	00000033 	andeq	r0, r0, r3, lsr r0
   11020:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   11024:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   11028:	000050e5 	andeq	r5, r0, r5, ror #1
   1102c:	00000033 	andeq	r0, r0, r3, lsr r0
   11030:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   11034:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   11038:	00000e7e 	andeq	r0, r0, lr, ror lr
   1103c:	00000042 	andeq	r0, r0, r2, asr #32
   11040:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   11044:	00002000 	andeq	r2, r0, r0
   11048:	00000033 	andeq	r0, r0, r3, lsr r0
   1104c:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   11050:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11054:	00000081 	andeq	r0, r0, r1, lsl #1
   11058:	00000042 	andeq	r0, r0, r2, asr #32
   1105c:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   11060:	00000007 	andeq	r0, r0, r7
   11064:	00000000 	andeq	r0, r0, r0

00011068 <ps7_mio_init_data_3_0>:
   11068:	00000033 	andeq	r0, r0, r3, lsr r0
   1106c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11070:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11074:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11078:	00000033 	andeq	r0, r0, r3, lsr r0
   1107c:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   11080:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11084:	00000620 	andeq	r0, r0, r0, lsr #12
   11088:	00000033 	andeq	r0, r0, r3, lsr r0
   1108c:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   11090:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11094:	00000620 	andeq	r0, r0, r0, lsr #12
   11098:	00000033 	andeq	r0, r0, r3, lsr r0
   1109c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   110a0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110a4:	00000622 	andeq	r0, r0, r2, lsr #12
   110a8:	00000033 	andeq	r0, r0, r3, lsr r0
   110ac:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   110b0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110b4:	00000622 	andeq	r0, r0, r2, lsr #12
   110b8:	00000033 	andeq	r0, r0, r3, lsr r0
   110bc:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   110c0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110c4:	00000624 	andeq	r0, r0, r4, lsr #12
   110c8:	00000033 	andeq	r0, r0, r3, lsr r0
   110cc:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   110d0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110d4:	00000624 	andeq	r0, r0, r4, lsr #12
   110d8:	00000033 	andeq	r0, r0, r3, lsr r0
   110dc:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   110e0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110e4:	00000620 	andeq	r0, r0, r0, lsr #12
   110e8:	00000033 	andeq	r0, r0, r3, lsr r0
   110ec:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   110f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   110f4:	0018d42c 	andseq	sp, r8, ip, lsr #8
   110f8:	00000033 	andeq	r0, r0, r3, lsr r0
   110fc:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   11100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11104:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11108:	00000033 	andeq	r0, r0, r3, lsr r0
   1110c:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   11110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11114:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11118:	00000033 	andeq	r0, r0, r3, lsr r0
   1111c:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   11120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11124:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11128:	00000033 	andeq	r0, r0, r3, lsr r0
   1112c:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   11130:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   11134:	00000260 	andeq	r0, r0, r0, ror #4
   11138:	00000033 	andeq	r0, r0, r3, lsr r0
   1113c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11140:	00000001 	andeq	r0, r0, r1
   11144:	00000001 	andeq	r0, r0, r1
   11148:	00000033 	andeq	r0, r0, r3, lsr r0
   1114c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11150:	00000021 	andeq	r0, r0, r1, lsr #32
   11154:	00000020 	andeq	r0, r0, r0, lsr #32
   11158:	00000033 	andeq	r0, r0, r3, lsr r0
   1115c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11160:	07feffff 			; <UNDEFINED> instruction: 0x07feffff
   11164:	000088a3 	andeq	r8, r0, r3, lsr #17
   11168:	00000033 	andeq	r0, r0, r3, lsr r0
   1116c:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   11170:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11174:	00001200 	andeq	r1, r0, r0, lsl #4
   11178:	00000033 	andeq	r0, r0, r3, lsr r0
   1117c:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   11180:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11184:	00001202 	andeq	r1, r0, r2, lsl #4
   11188:	00000033 	andeq	r0, r0, r3, lsr r0
   1118c:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   11190:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11194:	00000202 	andeq	r0, r0, r2, lsl #4
   11198:	00000033 	andeq	r0, r0, r3, lsr r0
   1119c:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   111a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111a4:	00000202 	andeq	r0, r0, r2, lsl #4
   111a8:	00000033 	andeq	r0, r0, r3, lsr r0
   111ac:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   111b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111b4:	00000202 	andeq	r0, r0, r2, lsl #4
   111b8:	00000033 	andeq	r0, r0, r3, lsr r0
   111bc:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   111c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111c4:	00000202 	andeq	r0, r0, r2, lsl #4
   111c8:	00000033 	andeq	r0, r0, r3, lsr r0
   111cc:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   111d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111d4:	00000202 	andeq	r0, r0, r2, lsl #4
   111d8:	00000033 	andeq	r0, r0, r3, lsr r0
   111dc:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   111e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111e4:	00000200 	andeq	r0, r0, r0, lsl #4
   111e8:	00000033 	andeq	r0, r0, r3, lsr r0
   111ec:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   111f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   111f4:	00000200 	andeq	r0, r0, r0, lsl #4
   111f8:	00000033 	andeq	r0, r0, r3, lsr r0
   111fc:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   11200:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11204:	00001200 	andeq	r1, r0, r0, lsl #4
   11208:	00000033 	andeq	r0, r0, r3, lsr r0
   1120c:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   11210:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11214:	00001280 	andeq	r1, r0, r0, lsl #5
   11218:	00000033 	andeq	r0, r0, r3, lsr r0
   1121c:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   11220:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11224:	00001280 	andeq	r1, r0, r0, lsl #5
   11228:	00000033 	andeq	r0, r0, r3, lsr r0
   1122c:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   11230:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11234:	00001280 	andeq	r1, r0, r0, lsl #5
   11238:	00000033 	andeq	r0, r0, r3, lsr r0
   1123c:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   11240:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11244:	00001280 	andeq	r1, r0, r0, lsl #5
   11248:	00000033 	andeq	r0, r0, r3, lsr r0
   1124c:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   11250:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11254:	00001280 	andeq	r1, r0, r0, lsl #5
   11258:	00000033 	andeq	r0, r0, r3, lsr r0
   1125c:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   11260:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11264:	00001280 	andeq	r1, r0, r0, lsl #5
   11268:	00000033 	andeq	r0, r0, r3, lsr r0
   1126c:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   11270:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11274:	00001200 	andeq	r1, r0, r0, lsl #4
   11278:	00000033 	andeq	r0, r0, r3, lsr r0
   1127c:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   11280:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11284:	00001200 	andeq	r1, r0, r0, lsl #4
   11288:	00000033 	andeq	r0, r0, r3, lsr r0
   1128c:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   11290:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11294:	00001200 	andeq	r1, r0, r0, lsl #4
   11298:	00000033 	andeq	r0, r0, r3, lsr r0
   1129c:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   112a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112a4:	00001200 	andeq	r1, r0, r0, lsl #4
   112a8:	00000033 	andeq	r0, r0, r3, lsr r0
   112ac:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   112b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112b4:	00001200 	andeq	r1, r0, r0, lsl #4
   112b8:	00000033 	andeq	r0, r0, r3, lsr r0
   112bc:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   112c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112c4:	00001200 	andeq	r1, r0, r0, lsl #4
   112c8:	00000033 	andeq	r0, r0, r3, lsr r0
   112cc:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   112d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112d4:	00001200 	andeq	r1, r0, r0, lsl #4
   112d8:	00000033 	andeq	r0, r0, r3, lsr r0
   112dc:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   112e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112e4:	00001200 	andeq	r1, r0, r0, lsl #4
   112e8:	00000033 	andeq	r0, r0, r3, lsr r0
   112ec:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   112f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112f4:	00001200 	andeq	r1, r0, r0, lsl #4
   112f8:	00000033 	andeq	r0, r0, r3, lsr r0
   112fc:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   11300:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11304:	00001200 	andeq	r1, r0, r0, lsl #4
   11308:	00000033 	andeq	r0, r0, r3, lsr r0
   1130c:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   11310:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11314:	00001200 	andeq	r1, r0, r0, lsl #4
   11318:	00000033 	andeq	r0, r0, r3, lsr r0
   1131c:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   11320:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11324:	00001200 	andeq	r1, r0, r0, lsl #4
   11328:	00000033 	andeq	r0, r0, r3, lsr r0
   1132c:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   11330:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11334:	00001200 	andeq	r1, r0, r0, lsl #4
   11338:	00000033 	andeq	r0, r0, r3, lsr r0
   1133c:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   11340:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11344:	00001200 	andeq	r1, r0, r0, lsl #4
   11348:	00000033 	andeq	r0, r0, r3, lsr r0
   1134c:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   11350:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11354:	00001200 	andeq	r1, r0, r0, lsl #4
   11358:	00000033 	andeq	r0, r0, r3, lsr r0
   1135c:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   11360:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11364:	00001200 	andeq	r1, r0, r0, lsl #4
   11368:	00000033 	andeq	r0, r0, r3, lsr r0
   1136c:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   11370:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11374:	00001200 	andeq	r1, r0, r0, lsl #4
   11378:	00000033 	andeq	r0, r0, r3, lsr r0
   1137c:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   11380:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11384:	00001200 	andeq	r1, r0, r0, lsl #4
   11388:	00000033 	andeq	r0, r0, r3, lsr r0
   1138c:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   11390:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11394:	00001200 	andeq	r1, r0, r0, lsl #4
   11398:	00000033 	andeq	r0, r0, r3, lsr r0
   1139c:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   113a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113a4:	00001200 	andeq	r1, r0, r0, lsl #4
   113a8:	00000033 	andeq	r0, r0, r3, lsr r0
   113ac:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   113b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113b4:	00001200 	andeq	r1, r0, r0, lsl #4
   113b8:	00000033 	andeq	r0, r0, r3, lsr r0
   113bc:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   113c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113c4:	00001200 	andeq	r1, r0, r0, lsl #4
   113c8:	00000033 	andeq	r0, r0, r3, lsr r0
   113cc:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   113d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113d4:	00001200 	andeq	r1, r0, r0, lsl #4
   113d8:	00000033 	andeq	r0, r0, r3, lsr r0
   113dc:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   113e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113e4:	00001200 	andeq	r1, r0, r0, lsl #4
   113e8:	00000033 	andeq	r0, r0, r3, lsr r0
   113ec:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   113f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113f4:	00001280 	andeq	r1, r0, r0, lsl #5
   113f8:	00000033 	andeq	r0, r0, r3, lsr r0
   113fc:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   11400:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11404:	00001280 	andeq	r1, r0, r0, lsl #5
   11408:	00000033 	andeq	r0, r0, r3, lsr r0
   1140c:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   11410:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11414:	00001280 	andeq	r1, r0, r0, lsl #5
   11418:	00000033 	andeq	r0, r0, r3, lsr r0
   1141c:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   11420:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11424:	00001280 	andeq	r1, r0, r0, lsl #5
   11428:	00000033 	andeq	r0, r0, r3, lsr r0
   1142c:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   11430:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11434:	00001280 	andeq	r1, r0, r0, lsl #5
   11438:	00000033 	andeq	r0, r0, r3, lsr r0
   1143c:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   11440:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11444:	00001280 	andeq	r1, r0, r0, lsl #5
   11448:	00000033 	andeq	r0, r0, r3, lsr r0
   1144c:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   11450:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11454:	000012a0 	andeq	r1, r0, r0, lsr #5
   11458:	00000033 	andeq	r0, r0, r3, lsr r0
   1145c:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   11460:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11464:	000012a0 	andeq	r1, r0, r0, lsr #5
   11468:	00000033 	andeq	r0, r0, r3, lsr r0
   1146c:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   11470:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11474:	000012a0 	andeq	r1, r0, r0, lsr #5
   11478:	00000033 	andeq	r0, r0, r3, lsr r0
   1147c:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   11480:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11484:	000012a0 	andeq	r1, r0, r0, lsr #5
   11488:	00000033 	andeq	r0, r0, r3, lsr r0
   1148c:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   11490:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11494:	000012e1 	andeq	r1, r0, r1, ror #5
   11498:	00000033 	andeq	r0, r0, r3, lsr r0
   1149c:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   114a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114a4:	000012e0 	andeq	r1, r0, r0, ror #5
   114a8:	00000033 	andeq	r0, r0, r3, lsr r0
   114ac:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   114b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114b4:	00001200 	andeq	r1, r0, r0, lsl #4
   114b8:	00000033 	andeq	r0, r0, r3, lsr r0
   114bc:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   114c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114c4:	00001200 	andeq	r1, r0, r0, lsl #4
   114c8:	00000033 	andeq	r0, r0, r3, lsr r0
   114cc:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   114d0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   114d4:	00380037 	eorseq	r0, r8, r7, lsr r0
   114d8:	00000033 	andeq	r0, r0, r3, lsr r0
   114dc:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   114e0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   114e4:	003a0039 	eorseq	r0, sl, r9, lsr r0
   114e8:	00000033 	andeq	r0, r0, r3, lsr r0
   114ec:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   114f0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   114f4:	0000767b 	andeq	r7, r0, fp, ror r6
   114f8:	00000000 	andeq	r0, r0, r0

000114fc <ps7_peripherals_init_data_3_0>:
   114fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11500:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11504:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11508:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1150c:	00000033 	andeq	r0, r0, r3, lsr r0
   11510:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11514:	00000180 	andeq	r0, r0, r0, lsl #3
   11518:	00000080 	andeq	r0, r0, r0, lsl #1
   1151c:	00000033 	andeq	r0, r0, r3, lsr r0
   11520:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   11524:	00000180 	andeq	r0, r0, r0, lsl #3
   11528:	00000080 	andeq	r0, r0, r0, lsl #1
   1152c:	00000033 	andeq	r0, r0, r3, lsr r0
   11530:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   11534:	00000180 	andeq	r0, r0, r0, lsl #3
   11538:	00000080 	andeq	r0, r0, r0, lsl #1
   1153c:	00000033 	andeq	r0, r0, r3, lsr r0
   11540:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   11544:	00000180 	andeq	r0, r0, r0, lsl #3
   11548:	00000080 	andeq	r0, r0, r0, lsl #1
   1154c:	00000033 	andeq	r0, r0, r3, lsr r0
   11550:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11554:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11558:	0000767b 	andeq	r7, r0, fp, ror r6
   1155c:	00000033 	andeq	r0, r0, r3, lsr r0
   11560:	e0000034 	and	r0, r0, r4, lsr r0
   11564:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11568:	00000006 	andeq	r0, r0, r6
   1156c:	00000033 	andeq	r0, r0, r3, lsr r0
   11570:	e0000018 	and	r0, r0, r8, lsl r0
   11574:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11578:	0000007c 	andeq	r0, r0, ip, ror r0
   1157c:	00000033 	andeq	r0, r0, r3, lsr r0
   11580:	e0000000 	and	r0, r0, r0
   11584:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11588:	00000017 	andeq	r0, r0, r7, lsl r0
   1158c:	00000033 	andeq	r0, r0, r3, lsr r0
   11590:	e0000004 	and	r0, r0, r4
   11594:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11598:	00000020 	andeq	r0, r0, r0, lsr #32
   1159c:	00000033 	andeq	r0, r0, r3, lsr r0
   115a0:	e000d000 	and	sp, r0, r0
   115a4:	00080000 	andeq	r0, r8, r0
   115a8:	00080000 	andeq	r0, r8, r0
   115ac:	00000033 	andeq	r0, r0, r3, lsr r0
   115b0:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   115b4:	20000000 	andcs	r0, r0, r0
   115b8:	00000000 	andeq	r0, r0, r0
   115bc:	00000052 	andeq	r0, r0, r2, asr r0
   115c0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   115c4:	00000001 	andeq	r0, r0, r1
   115c8:	00000052 	andeq	r0, r0, r2, asr r0
   115cc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   115d0:	00000001 	andeq	r0, r0, r1
   115d4:	00000052 	andeq	r0, r0, r2, asr r0
   115d8:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   115dc:	00000001 	andeq	r0, r0, r1
   115e0:	00000052 	andeq	r0, r0, r2, asr r0
   115e4:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   115e8:	00000001 	andeq	r0, r0, r1
   115ec:	00000052 	andeq	r0, r0, r2, asr r0
   115f0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   115f4:	00000001 	andeq	r0, r0, r1
   115f8:	00000052 	andeq	r0, r0, r2, asr r0
   115fc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11600:	00000001 	andeq	r0, r0, r1
   11604:	00000000 	andeq	r0, r0, r0

00011608 <ps7_post_config_3_0>:
   11608:	00000033 	andeq	r0, r0, r3, lsr r0
   1160c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11610:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11614:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11618:	00000033 	andeq	r0, r0, r3, lsr r0
   1161c:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   11620:	0000000f 	andeq	r0, r0, pc
   11624:	0000000f 	andeq	r0, r0, pc
   11628:	00000033 	andeq	r0, r0, r3, lsr r0
   1162c:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   11630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11634:	00000000 	andeq	r0, r0, r0
   11638:	00000033 	andeq	r0, r0, r3, lsr r0
   1163c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11640:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11644:	0000767b 	andeq	r7, r0, fp, ror r6
   11648:	00000000 	andeq	r0, r0, r0

0001164c <ps7_debug_3_0>:
   1164c:	00000033 	andeq	r0, r0, r3, lsr r0
   11650:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   11654:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11658:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1165c:	00000033 	andeq	r0, r0, r3, lsr r0
   11660:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   11664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11668:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1166c:	00000033 	andeq	r0, r0, r3, lsr r0
   11670:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   11674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11678:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1167c:	00000000 	andeq	r0, r0, r0

00011680 <ps7_pll_init_data_2_0>:
   11680:	00000033 	andeq	r0, r0, r3, lsr r0
   11684:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11688:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1168c:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11690:	00000033 	andeq	r0, r0, r3, lsr r0
   11694:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   11698:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   1169c:	000fa240 	andeq	sl, pc, r0, asr #4
   116a0:	00000033 	andeq	r0, r0, r3, lsr r0
   116a4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   116a8:	0007f000 	andeq	pc, r7, r0
   116ac:	00034000 	andeq	r4, r3, r0
   116b0:	00000033 	andeq	r0, r0, r3, lsr r0
   116b4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   116b8:	00000010 	andeq	r0, r0, r0, lsl r0
   116bc:	00000010 	andeq	r0, r0, r0, lsl r0
   116c0:	00000033 	andeq	r0, r0, r3, lsr r0
   116c4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   116c8:	00000001 	andeq	r0, r0, r1
   116cc:	00000001 	andeq	r0, r0, r1
   116d0:	00000033 	andeq	r0, r0, r3, lsr r0
   116d4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   116d8:	00000001 	andeq	r0, r0, r1
   116dc:	00000000 	andeq	r0, r0, r0
   116e0:	00000042 	andeq	r0, r0, r2, asr #32
   116e4:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   116e8:	00000001 	andeq	r0, r0, r1
   116ec:	00000033 	andeq	r0, r0, r3, lsr r0
   116f0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   116f4:	00000010 	andeq	r0, r0, r0, lsl r0
   116f8:	00000000 	andeq	r0, r0, r0
   116fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11700:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   11704:	1f003f30 	svcne	0x00003f30
   11708:	1f000200 	svcne	0x00000200
   1170c:	00000033 	andeq	r0, r0, r3, lsr r0
   11710:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   11714:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   11718:	000fa240 	andeq	sl, pc, r0, asr #4
   1171c:	00000033 	andeq	r0, r0, r3, lsr r0
   11720:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11724:	0007f000 	andeq	pc, r7, r0
   11728:	00030000 	andeq	r0, r3, r0
   1172c:	00000033 	andeq	r0, r0, r3, lsr r0
   11730:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11734:	00000010 	andeq	r0, r0, r0, lsl r0
   11738:	00000010 	andeq	r0, r0, r0, lsl r0
   1173c:	00000033 	andeq	r0, r0, r3, lsr r0
   11740:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11744:	00000001 	andeq	r0, r0, r1
   11748:	00000001 	andeq	r0, r0, r1
   1174c:	00000033 	andeq	r0, r0, r3, lsr r0
   11750:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11754:	00000001 	andeq	r0, r0, r1
   11758:	00000000 	andeq	r0, r0, r0
   1175c:	00000042 	andeq	r0, r0, r2, asr #32
   11760:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   11764:	00000002 	andeq	r0, r0, r2
   11768:	00000033 	andeq	r0, r0, r3, lsr r0
   1176c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11770:	00000010 	andeq	r0, r0, r0, lsl r0
   11774:	00000000 	andeq	r0, r0, r0
   11778:	00000033 	andeq	r0, r0, r3, lsr r0
   1177c:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   11780:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   11784:	10400003 	subne	r0, r0, r3
   11788:	00000033 	andeq	r0, r0, r3, lsr r0
   1178c:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   11790:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   11794:	000fa240 	andeq	sl, pc, r0, asr #4
   11798:	00000033 	andeq	r0, r0, r3, lsr r0
   1179c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   117a0:	0007f000 	andeq	pc, r7, r0
   117a4:	0003c000 	andeq	ip, r3, r0
   117a8:	00000033 	andeq	r0, r0, r3, lsr r0
   117ac:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   117b0:	00000010 	andeq	r0, r0, r0, lsl r0
   117b4:	00000010 	andeq	r0, r0, r0, lsl r0
   117b8:	00000033 	andeq	r0, r0, r3, lsr r0
   117bc:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   117c0:	00000001 	andeq	r0, r0, r1
   117c4:	00000001 	andeq	r0, r0, r1
   117c8:	00000033 	andeq	r0, r0, r3, lsr r0
   117cc:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   117d0:	00000001 	andeq	r0, r0, r1
   117d4:	00000000 	andeq	r0, r0, r0
   117d8:	00000042 	andeq	r0, r0, r2, asr #32
   117dc:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   117e0:	00000004 	andeq	r0, r0, r4
   117e4:	00000033 	andeq	r0, r0, r3, lsr r0
   117e8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   117ec:	00000010 	andeq	r0, r0, r0, lsl r0
   117f0:	00000000 	andeq	r0, r0, r0
   117f4:	00000033 	andeq	r0, r0, r3, lsr r0
   117f8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   117fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11800:	0000767b 	andeq	r7, r0, fp, ror r6
   11804:	00000000 	andeq	r0, r0, r0

00011808 <ps7_clock_init_data_2_0>:
   11808:	00000033 	andeq	r0, r0, r3, lsr r0
   1180c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11810:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11814:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11818:	00000033 	andeq	r0, r0, r3, lsr r0
   1181c:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   11820:	03f03f01 	mvnseq	r3, #1, 30
   11824:	00303501 	eorseq	r3, r0, r1, lsl #10
   11828:	00000033 	andeq	r0, r0, r3, lsr r0
   1182c:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   11830:	00003f31 	andeq	r3, r0, r1, lsr pc
   11834:	00000a01 	andeq	r0, r0, r1, lsl #20
   11838:	00000033 	andeq	r0, r0, r3, lsr r0
   1183c:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   11840:	00003f33 	andeq	r3, r0, r3, lsr pc
   11844:	00001403 	andeq	r1, r0, r3, lsl #8
   11848:	00000033 	andeq	r0, r0, r3, lsr r0
   1184c:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   11850:	00003f33 	andeq	r3, r0, r3, lsr pc
   11854:	00001401 	andeq	r1, r0, r1, lsl #8
   11858:	00000033 	andeq	r0, r0, r3, lsr r0
   1185c:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   11860:	00003f33 	andeq	r3, r0, r3, lsr pc
   11864:	00000c02 	andeq	r0, r0, r2, lsl #24
   11868:	00000033 	andeq	r0, r0, r3, lsr r0
   1186c:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   11870:	00003f31 	andeq	r3, r0, r1, lsr pc
   11874:	00000a01 	andeq	r0, r0, r1, lsl #20
   11878:	00000033 	andeq	r0, r0, r3, lsr r0
   1187c:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   11880:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11884:	00500800 	subseq	r0, r0, r0, lsl #16
   11888:	00000033 	andeq	r0, r0, r3, lsr r0
   1188c:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   11890:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11894:	00100100 	andseq	r0, r0, r0, lsl #2
   11898:	00000033 	andeq	r0, r0, r3, lsr r0
   1189c:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   118a0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   118a4:	00100100 	andseq	r0, r0, r0, lsl #2
   118a8:	00000033 	andeq	r0, r0, r3, lsr r0
   118ac:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   118b0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   118b4:	00100100 	andseq	r0, r0, r0, lsl #2
   118b8:	00000033 	andeq	r0, r0, r3, lsr r0
   118bc:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   118c0:	00000001 	andeq	r0, r0, r1
   118c4:	00000001 	andeq	r0, r0, r1
   118c8:	00000033 	andeq	r0, r0, r3, lsr r0
   118cc:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   118d0:	01ffcccd 	mvnseq	ip, sp, asr #25
   118d4:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   118d8:	00000033 	andeq	r0, r0, r3, lsr r0
   118dc:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   118e0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   118e4:	0000767b 	andeq	r7, r0, fp, ror r6
   118e8:	00000000 	andeq	r0, r0, r0

000118ec <ps7_ddr_init_data_2_0>:
   118ec:	00000033 	andeq	r0, r0, r3, lsr r0
   118f0:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   118f4:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   118f8:	00000080 	andeq	r0, r0, r0, lsl #1
   118fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11900:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   11904:	1fffffff 	svcne	0x00ffffff
   11908:	00081030 	andeq	r1, r8, r0, lsr r0
   1190c:	00000033 	andeq	r0, r0, r3, lsr r0
   11910:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   11914:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11918:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   1191c:	00000033 	andeq	r0, r0, r3, lsr r0
   11920:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   11924:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11928:	02001001 	andeq	r1, r0, #1
   1192c:	00000033 	andeq	r0, r0, r3, lsr r0
   11930:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   11934:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11938:	00014001 	andeq	r4, r1, r1
   1193c:	00000033 	andeq	r0, r0, r3, lsr r0
   11940:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   11944:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11948:	0004151a 	andeq	r1, r4, sl, lsl r5
   1194c:	00000033 	andeq	r0, r0, r3, lsr r0
   11950:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   11954:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   11958:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   1195c:	00000033 	andeq	r0, r0, r3, lsr r0
   11960:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   11964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11968:	8305b184 	movwhi	fp, #20868	; 0x5184
   1196c:	00000033 	andeq	r0, r0, r3, lsr r0
   11970:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   11974:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   11978:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   1197c:	00000033 	andeq	r0, r0, r3, lsr r0
   11980:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   11984:	0fffffff 	svceq	0x00ffffff
   11988:	0000003c 	andeq	r0, r0, ip, lsr r0
   1198c:	00000033 	andeq	r0, r0, r3, lsr r0
   11990:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   11994:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11998:	00002007 	andeq	r2, r0, r7
   1199c:	00000033 	andeq	r0, r0, r3, lsr r0
   119a0:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   119a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   119a8:	00000002 	andeq	r0, r0, r2
   119ac:	00000033 	andeq	r0, r0, r3, lsr r0
   119b0:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   119b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   119b8:	00060083 	andeq	r0, r6, r3, lsl #1
   119bc:	00000033 	andeq	r0, r0, r3, lsr r0
   119c0:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   119c4:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   119c8:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   119cc:	00000033 	andeq	r0, r0, r3, lsr r0
   119d0:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   119d4:	00001fc3 	andeq	r1, r0, r3, asr #31
   119d8:	00000000 	andeq	r0, r0, r0
   119dc:	00000033 	andeq	r0, r0, r3, lsr r0
   119e0:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   119e4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   119e8:	00000888 	andeq	r0, r0, r8, lsl #17
   119ec:	00000033 	andeq	r0, r0, r3, lsr r0
   119f0:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   119f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   119f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11a00:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   11a04:	0fffffff 	svceq	0x00ffffff
   11a08:	0ff77777 	svceq	0x00f77777
   11a0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a10:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   11a14:	3fffffff 	svccc	0x00ffffff
   11a18:	0003c248 	andeq	ip, r3, r8, asr #4
   11a1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a20:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   11a24:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   11a28:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   11a2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a30:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   11a34:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11a38:	00000101 	andeq	r0, r0, r1, lsl #2
   11a3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a40:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   11a44:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11a48:	00004023 	andeq	r4, r0, r3, lsr #32
   11a4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a50:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   11a54:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   11a58:	0000003e 	andeq	r0, r0, lr, lsr r0
   11a5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a60:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   11a64:	00021fe0 	andeq	r1, r2, r0, ror #31
   11a68:	00020000 	andeq	r0, r2, r0
   11a6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a70:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   11a74:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11a78:	00284242 	eoreq	r4, r8, r2, asr #4
   11a7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a80:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   11a84:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11a88:	00001610 	andeq	r1, r0, r0, lsl r6
   11a8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11a90:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   11a94:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11a98:	00655111 	rsbeq	r5, r5, r1, lsl r1
   11a9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11aa0:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   11aa4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11aa8:	00052222 	andeq	r2, r5, r2, lsr #4
   11aac:	00000033 	andeq	r0, r0, r3, lsr r0
   11ab0:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   11ab4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11ab8:	00008000 	andeq	r8, r0, r0
   11abc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ac0:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   11ac4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ac8:	10200800 	eorne	r0, r0, r0, lsl #16
   11acc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ad0:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   11ad4:	0fffffff 	svceq	0x00ffffff
   11ad8:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   11adc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ae0:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   11ae4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ae8:	00000188 	andeq	r0, r0, r8, lsl #3
   11aec:	00000033 	andeq	r0, r0, r3, lsr r0
   11af0:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   11af4:	1fffffff 	svcne	0x00ffffff
   11af8:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   11afc:	00000033 	andeq	r0, r0, r3, lsr r0
   11b00:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   11b04:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b08:	00000200 	andeq	r0, r0, r0, lsl #4
   11b0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b10:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   11b14:	01ffffff 	ldrsheq	pc, [pc, #255]	; 11c1b <ps7_ddr_init_data_2_0+0x32f>	; <UNPREDICTABLE>
   11b18:	00200067 	eoreq	r0, r0, r7, rrx
   11b1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b20:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11b24:	00000003 	andeq	r0, r0, r3
   11b28:	00000003 	andeq	r0, r0, r3
   11b2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b30:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11b34:	00000003 	andeq	r0, r0, r3
   11b38:	00000000 	andeq	r0, r0, r0
   11b3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b40:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   11b44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b48:	00000000 	andeq	r0, r0, r0
   11b4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b50:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   11b54:	00000001 	andeq	r0, r0, r1
   11b58:	00000000 	andeq	r0, r0, r0
   11b5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b60:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   11b64:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11b68:	00000000 	andeq	r0, r0, r0
   11b6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b70:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   11b74:	0000000f 	andeq	r0, r0, pc
   11b78:	00000008 	andeq	r0, r0, r8
   11b7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b80:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   11b84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b88:	00000000 	andeq	r0, r0, r0
   11b8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b90:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   11b94:	7fffffff 	svcvc	0x00ffffff
   11b98:	40000001 	andmi	r0, r0, r1
   11b9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11ba0:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   11ba4:	7fffffff 	svcvc	0x00ffffff
   11ba8:	40000001 	andmi	r0, r0, r1
   11bac:	00000033 	andeq	r0, r0, r3, lsr r0
   11bb0:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   11bb4:	7fffffff 	svcvc	0x00ffffff
   11bb8:	40000001 	andmi	r0, r0, r1
   11bbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11bc0:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   11bc4:	7fffffff 	svcvc	0x00ffffff
   11bc8:	40000001 	andmi	r0, r0, r1
   11bcc:	00000033 	andeq	r0, r0, r3, lsr r0
   11bd0:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   11bd4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11bd8:	00094800 	andeq	r4, r9, r0, lsl #16
   11bdc:	00000033 	andeq	r0, r0, r3, lsr r0
   11be0:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   11be4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11be8:	00094800 	andeq	r4, r9, r0, lsl #16
   11bec:	00000033 	andeq	r0, r0, r3, lsr r0
   11bf0:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   11bf4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11bf8:	00094800 	andeq	r4, r9, r0, lsl #16
   11bfc:	00000033 	andeq	r0, r0, r3, lsr r0
   11c00:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   11c04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c08:	00094800 	andeq	r4, r9, r0, lsl #16
   11c0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c10:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   11c14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c18:	00000035 	andeq	r0, r0, r5, lsr r0
   11c1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c20:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   11c24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c28:	00000035 	andeq	r0, r0, r5, lsr r0
   11c2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c30:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   11c34:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c38:	00000035 	andeq	r0, r0, r5, lsr r0
   11c3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c40:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   11c44:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c48:	00000035 	andeq	r0, r0, r5, lsr r0
   11c4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c50:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   11c54:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c58:	00000000 	andeq	r0, r0, r0
   11c5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c60:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   11c64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c68:	00000000 	andeq	r0, r0, r0
   11c6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c70:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   11c74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c78:	00000000 	andeq	r0, r0, r0
   11c7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c80:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   11c84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c88:	00000000 	andeq	r0, r0, r0
   11c8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c90:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   11c94:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11c98:	00000234 	andeq	r0, r0, r4, lsr r2
   11c9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11ca0:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   11ca4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11ca8:	00000234 	andeq	r0, r0, r4, lsr r2
   11cac:	00000033 	andeq	r0, r0, r3, lsr r0
   11cb0:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   11cb4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11cb8:	00000234 	andeq	r0, r0, r4, lsr r2
   11cbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11cc0:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   11cc4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11cc8:	00000234 	andeq	r0, r0, r4, lsr r2
   11ccc:	00000033 	andeq	r0, r0, r3, lsr r0
   11cd0:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   11cd4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11cd8:	00000040 	andeq	r0, r0, r0, asr #32
   11cdc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ce0:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   11ce4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ce8:	00000040 	andeq	r0, r0, r0, asr #32
   11cec:	00000033 	andeq	r0, r0, r3, lsr r0
   11cf0:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   11cf4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11cf8:	00000040 	andeq	r0, r0, r0, asr #32
   11cfc:	00000033 	andeq	r0, r0, r3, lsr r0
   11d00:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   11d04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d08:	00000040 	andeq	r0, r0, r0, asr #32
   11d0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d10:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   11d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11d18:	10010000 	andne	r0, r1, r0
   11d1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d20:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   11d24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d28:	0001bca1 	andeq	fp, r1, r1, lsr #25
   11d2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d30:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   11d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11d38:	00000000 	andeq	r0, r0, r0
   11d3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d40:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   11d44:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d48:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11d4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d50:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   11d54:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d58:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11d5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d60:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   11d64:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d68:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11d6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d70:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   11d74:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d78:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11d7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d80:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   11d84:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d88:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d90:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   11d94:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11d98:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11da0:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   11da4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11da8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11dac:	00000033 	andeq	r0, r0, r3, lsr r0
   11db0:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   11db4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11db8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11dbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11dc0:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   11dc4:	00000ff7 	strdeq	r0, [r0], -r7
   11dc8:	00000001 	andeq	r0, r0, r1
   11dcc:	00000033 	andeq	r0, r0, r3, lsr r0
   11dd0:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   11dd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11dd8:	00000000 	andeq	r0, r0, r0
   11ddc:	00000033 	andeq	r0, r0, r3, lsr r0
   11de0:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   11de4:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   11de8:	000050e5 	andeq	r5, r0, r5, ror #1
   11dec:	00000033 	andeq	r0, r0, r3, lsr r0
   11df0:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   11df4:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   11df8:	00000e7e 	andeq	r0, r0, lr, ror lr
   11dfc:	00000042 	andeq	r0, r0, r2, asr #32
   11e00:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   11e04:	00002000 	andeq	r2, r0, r0
   11e08:	00000033 	andeq	r0, r0, r3, lsr r0
   11e0c:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   11e10:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11e14:	00000081 	andeq	r0, r0, r1, lsl #1
   11e18:	00000042 	andeq	r0, r0, r2, asr #32
   11e1c:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   11e20:	00000007 	andeq	r0, r0, r7
   11e24:	00000000 	andeq	r0, r0, r0

00011e28 <ps7_mio_init_data_2_0>:
   11e28:	00000033 	andeq	r0, r0, r3, lsr r0
   11e2c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11e30:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11e34:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11e38:	00000033 	andeq	r0, r0, r3, lsr r0
   11e3c:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   11e40:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e44:	00000620 	andeq	r0, r0, r0, lsr #12
   11e48:	00000033 	andeq	r0, r0, r3, lsr r0
   11e4c:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   11e50:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e54:	00000620 	andeq	r0, r0, r0, lsr #12
   11e58:	00000033 	andeq	r0, r0, r3, lsr r0
   11e5c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11e60:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e64:	00000622 	andeq	r0, r0, r2, lsr #12
   11e68:	00000033 	andeq	r0, r0, r3, lsr r0
   11e6c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   11e70:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e74:	00000622 	andeq	r0, r0, r2, lsr #12
   11e78:	00000033 	andeq	r0, r0, r3, lsr r0
   11e7c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   11e80:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e84:	00000624 	andeq	r0, r0, r4, lsr #12
   11e88:	00000033 	andeq	r0, r0, r3, lsr r0
   11e8c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   11e90:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e94:	00000624 	andeq	r0, r0, r4, lsr #12
   11e98:	00000033 	andeq	r0, r0, r3, lsr r0
   11e9c:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   11ea0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ea4:	00000620 	andeq	r0, r0, r0, lsr #12
   11ea8:	00000033 	andeq	r0, r0, r3, lsr r0
   11eac:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   11eb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11eb4:	0018d42c 	andseq	sp, r8, ip, lsr #8
   11eb8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ebc:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   11ec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ec4:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11ec8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ecc:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   11ed0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ed4:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11ed8:	00000033 	andeq	r0, r0, r3, lsr r0
   11edc:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   11ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ee4:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11ee8:	00000033 	andeq	r0, r0, r3, lsr r0
   11eec:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   11ef0:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   11ef4:	00000260 	andeq	r0, r0, r0, ror #4
   11ef8:	00000033 	andeq	r0, r0, r3, lsr r0
   11efc:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11f00:	00000021 	andeq	r0, r0, r1, lsr #32
   11f04:	00000021 	andeq	r0, r0, r1, lsr #32
   11f08:	00000033 	andeq	r0, r0, r3, lsr r0
   11f0c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11f10:	00000021 	andeq	r0, r0, r1, lsr #32
   11f14:	00000020 	andeq	r0, r0, r0, lsr #32
   11f18:	00000033 	andeq	r0, r0, r3, lsr r0
   11f1c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   11f20:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   11f24:	000088a3 	andeq	r8, r0, r3, lsr #17
   11f28:	00000033 	andeq	r0, r0, r3, lsr r0
   11f2c:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   11f30:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f34:	00001200 	andeq	r1, r0, r0, lsl #4
   11f38:	00000033 	andeq	r0, r0, r3, lsr r0
   11f3c:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   11f40:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f44:	00001202 	andeq	r1, r0, r2, lsl #4
   11f48:	00000033 	andeq	r0, r0, r3, lsr r0
   11f4c:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   11f50:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f54:	00000202 	andeq	r0, r0, r2, lsl #4
   11f58:	00000033 	andeq	r0, r0, r3, lsr r0
   11f5c:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   11f60:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f64:	00000202 	andeq	r0, r0, r2, lsl #4
   11f68:	00000033 	andeq	r0, r0, r3, lsr r0
   11f6c:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   11f70:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f74:	00000202 	andeq	r0, r0, r2, lsl #4
   11f78:	00000033 	andeq	r0, r0, r3, lsr r0
   11f7c:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   11f80:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f84:	00000202 	andeq	r0, r0, r2, lsl #4
   11f88:	00000033 	andeq	r0, r0, r3, lsr r0
   11f8c:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   11f90:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11f94:	00000202 	andeq	r0, r0, r2, lsl #4
   11f98:	00000033 	andeq	r0, r0, r3, lsr r0
   11f9c:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   11fa0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11fa4:	00000200 	andeq	r0, r0, r0, lsl #4
   11fa8:	00000033 	andeq	r0, r0, r3, lsr r0
   11fac:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   11fb0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11fb4:	00000200 	andeq	r0, r0, r0, lsl #4
   11fb8:	00000033 	andeq	r0, r0, r3, lsr r0
   11fbc:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   11fc0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11fc4:	00001200 	andeq	r1, r0, r0, lsl #4
   11fc8:	00000033 	andeq	r0, r0, r3, lsr r0
   11fcc:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   11fd0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11fd4:	00001280 	andeq	r1, r0, r0, lsl #5
   11fd8:	00000033 	andeq	r0, r0, r3, lsr r0
   11fdc:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   11fe0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11fe4:	00001280 	andeq	r1, r0, r0, lsl #5
   11fe8:	00000033 	andeq	r0, r0, r3, lsr r0
   11fec:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   11ff0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11ff4:	00001280 	andeq	r1, r0, r0, lsl #5
   11ff8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ffc:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   12000:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12004:	00001280 	andeq	r1, r0, r0, lsl #5
   12008:	00000033 	andeq	r0, r0, r3, lsr r0
   1200c:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   12010:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12014:	00001280 	andeq	r1, r0, r0, lsl #5
   12018:	00000033 	andeq	r0, r0, r3, lsr r0
   1201c:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   12020:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12024:	00001280 	andeq	r1, r0, r0, lsl #5
   12028:	00000033 	andeq	r0, r0, r3, lsr r0
   1202c:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   12030:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12034:	00001200 	andeq	r1, r0, r0, lsl #4
   12038:	00000033 	andeq	r0, r0, r3, lsr r0
   1203c:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   12040:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12044:	00001200 	andeq	r1, r0, r0, lsl #4
   12048:	00000033 	andeq	r0, r0, r3, lsr r0
   1204c:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   12050:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12054:	00001200 	andeq	r1, r0, r0, lsl #4
   12058:	00000033 	andeq	r0, r0, r3, lsr r0
   1205c:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   12060:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12064:	00001200 	andeq	r1, r0, r0, lsl #4
   12068:	00000033 	andeq	r0, r0, r3, lsr r0
   1206c:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   12070:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12074:	00001200 	andeq	r1, r0, r0, lsl #4
   12078:	00000033 	andeq	r0, r0, r3, lsr r0
   1207c:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   12080:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12084:	00001200 	andeq	r1, r0, r0, lsl #4
   12088:	00000033 	andeq	r0, r0, r3, lsr r0
   1208c:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   12090:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12094:	00001200 	andeq	r1, r0, r0, lsl #4
   12098:	00000033 	andeq	r0, r0, r3, lsr r0
   1209c:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   120a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120a4:	00001200 	andeq	r1, r0, r0, lsl #4
   120a8:	00000033 	andeq	r0, r0, r3, lsr r0
   120ac:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   120b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120b4:	00001200 	andeq	r1, r0, r0, lsl #4
   120b8:	00000033 	andeq	r0, r0, r3, lsr r0
   120bc:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   120c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120c4:	00001200 	andeq	r1, r0, r0, lsl #4
   120c8:	00000033 	andeq	r0, r0, r3, lsr r0
   120cc:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   120d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120d4:	00001200 	andeq	r1, r0, r0, lsl #4
   120d8:	00000033 	andeq	r0, r0, r3, lsr r0
   120dc:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   120e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120e4:	00001200 	andeq	r1, r0, r0, lsl #4
   120e8:	00000033 	andeq	r0, r0, r3, lsr r0
   120ec:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   120f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120f4:	00001200 	andeq	r1, r0, r0, lsl #4
   120f8:	00000033 	andeq	r0, r0, r3, lsr r0
   120fc:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   12100:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12104:	00001200 	andeq	r1, r0, r0, lsl #4
   12108:	00000033 	andeq	r0, r0, r3, lsr r0
   1210c:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   12110:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12114:	00001200 	andeq	r1, r0, r0, lsl #4
   12118:	00000033 	andeq	r0, r0, r3, lsr r0
   1211c:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   12120:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12124:	00001200 	andeq	r1, r0, r0, lsl #4
   12128:	00000033 	andeq	r0, r0, r3, lsr r0
   1212c:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   12130:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12134:	00001200 	andeq	r1, r0, r0, lsl #4
   12138:	00000033 	andeq	r0, r0, r3, lsr r0
   1213c:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   12140:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12144:	00001200 	andeq	r1, r0, r0, lsl #4
   12148:	00000033 	andeq	r0, r0, r3, lsr r0
   1214c:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   12150:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12154:	00001200 	andeq	r1, r0, r0, lsl #4
   12158:	00000033 	andeq	r0, r0, r3, lsr r0
   1215c:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   12160:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12164:	00001200 	andeq	r1, r0, r0, lsl #4
   12168:	00000033 	andeq	r0, r0, r3, lsr r0
   1216c:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   12170:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12174:	00001200 	andeq	r1, r0, r0, lsl #4
   12178:	00000033 	andeq	r0, r0, r3, lsr r0
   1217c:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   12180:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12184:	00001200 	andeq	r1, r0, r0, lsl #4
   12188:	00000033 	andeq	r0, r0, r3, lsr r0
   1218c:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   12190:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12194:	00001200 	andeq	r1, r0, r0, lsl #4
   12198:	00000033 	andeq	r0, r0, r3, lsr r0
   1219c:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   121a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121a4:	00001200 	andeq	r1, r0, r0, lsl #4
   121a8:	00000033 	andeq	r0, r0, r3, lsr r0
   121ac:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   121b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121b4:	00001280 	andeq	r1, r0, r0, lsl #5
   121b8:	00000033 	andeq	r0, r0, r3, lsr r0
   121bc:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   121c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121c4:	00001280 	andeq	r1, r0, r0, lsl #5
   121c8:	00000033 	andeq	r0, r0, r3, lsr r0
   121cc:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   121d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121d4:	00001280 	andeq	r1, r0, r0, lsl #5
   121d8:	00000033 	andeq	r0, r0, r3, lsr r0
   121dc:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   121e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121e4:	00001280 	andeq	r1, r0, r0, lsl #5
   121e8:	00000033 	andeq	r0, r0, r3, lsr r0
   121ec:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   121f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121f4:	00001280 	andeq	r1, r0, r0, lsl #5
   121f8:	00000033 	andeq	r0, r0, r3, lsr r0
   121fc:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   12200:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12204:	00001280 	andeq	r1, r0, r0, lsl #5
   12208:	00000033 	andeq	r0, r0, r3, lsr r0
   1220c:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   12210:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12214:	000012a0 	andeq	r1, r0, r0, lsr #5
   12218:	00000033 	andeq	r0, r0, r3, lsr r0
   1221c:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   12220:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12224:	000012a0 	andeq	r1, r0, r0, lsr #5
   12228:	00000033 	andeq	r0, r0, r3, lsr r0
   1222c:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   12230:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12234:	000012a0 	andeq	r1, r0, r0, lsr #5
   12238:	00000033 	andeq	r0, r0, r3, lsr r0
   1223c:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   12240:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12244:	000012a0 	andeq	r1, r0, r0, lsr #5
   12248:	00000033 	andeq	r0, r0, r3, lsr r0
   1224c:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   12250:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12254:	000012e1 	andeq	r1, r0, r1, ror #5
   12258:	00000033 	andeq	r0, r0, r3, lsr r0
   1225c:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   12260:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12264:	000012e0 	andeq	r1, r0, r0, ror #5
   12268:	00000033 	andeq	r0, r0, r3, lsr r0
   1226c:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   12270:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12274:	00001200 	andeq	r1, r0, r0, lsl #4
   12278:	00000033 	andeq	r0, r0, r3, lsr r0
   1227c:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   12280:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12284:	00001200 	andeq	r1, r0, r0, lsl #4
   12288:	00000033 	andeq	r0, r0, r3, lsr r0
   1228c:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   12290:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   12294:	00380037 	eorseq	r0, r8, r7, lsr r0
   12298:	00000033 	andeq	r0, r0, r3, lsr r0
   1229c:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   122a0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   122a4:	003a0039 	eorseq	r0, sl, r9, lsr r0
   122a8:	00000033 	andeq	r0, r0, r3, lsr r0
   122ac:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   122b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   122b4:	0000767b 	andeq	r7, r0, fp, ror r6
   122b8:	00000000 	andeq	r0, r0, r0

000122bc <ps7_peripherals_init_data_2_0>:
   122bc:	00000033 	andeq	r0, r0, r3, lsr r0
   122c0:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   122c4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   122c8:	0000df0d 	andeq	sp, r0, sp, lsl #30
   122cc:	00000033 	andeq	r0, r0, r3, lsr r0
   122d0:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   122d4:	00000180 	andeq	r0, r0, r0, lsl #3
   122d8:	00000080 	andeq	r0, r0, r0, lsl #1
   122dc:	00000033 	andeq	r0, r0, r3, lsr r0
   122e0:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   122e4:	00000180 	andeq	r0, r0, r0, lsl #3
   122e8:	00000080 	andeq	r0, r0, r0, lsl #1
   122ec:	00000033 	andeq	r0, r0, r3, lsr r0
   122f0:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   122f4:	00000180 	andeq	r0, r0, r0, lsl #3
   122f8:	00000080 	andeq	r0, r0, r0, lsl #1
   122fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12300:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12304:	00000180 	andeq	r0, r0, r0, lsl #3
   12308:	00000080 	andeq	r0, r0, r0, lsl #1
   1230c:	00000033 	andeq	r0, r0, r3, lsr r0
   12310:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12314:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12318:	0000767b 	andeq	r7, r0, fp, ror r6
   1231c:	00000033 	andeq	r0, r0, r3, lsr r0
   12320:	e0000034 	and	r0, r0, r4, lsr r0
   12324:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12328:	00000006 	andeq	r0, r0, r6
   1232c:	00000033 	andeq	r0, r0, r3, lsr r0
   12330:	e0000018 	and	r0, r0, r8, lsl r0
   12334:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12338:	0000007c 	andeq	r0, r0, ip, ror r0
   1233c:	00000033 	andeq	r0, r0, r3, lsr r0
   12340:	e0000000 	and	r0, r0, r0
   12344:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12348:	00000017 	andeq	r0, r0, r7, lsl r0
   1234c:	00000033 	andeq	r0, r0, r3, lsr r0
   12350:	e0000004 	and	r0, r0, r4
   12354:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12358:	00000020 	andeq	r0, r0, r0, lsr #32
   1235c:	00000033 	andeq	r0, r0, r3, lsr r0
   12360:	e000d000 	and	sp, r0, r0
   12364:	00080000 	andeq	r0, r8, r0
   12368:	00080000 	andeq	r0, r8, r0
   1236c:	00000033 	andeq	r0, r0, r3, lsr r0
   12370:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   12374:	20000000 	andcs	r0, r0, r0
   12378:	00000000 	andeq	r0, r0, r0
   1237c:	00000052 	andeq	r0, r0, r2, asr r0
   12380:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12384:	00000001 	andeq	r0, r0, r1
   12388:	00000052 	andeq	r0, r0, r2, asr r0
   1238c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12390:	00000001 	andeq	r0, r0, r1
   12394:	00000052 	andeq	r0, r0, r2, asr r0
   12398:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1239c:	00000001 	andeq	r0, r0, r1
   123a0:	00000052 	andeq	r0, r0, r2, asr r0
   123a4:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   123a8:	00000001 	andeq	r0, r0, r1
   123ac:	00000052 	andeq	r0, r0, r2, asr r0
   123b0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   123b4:	00000001 	andeq	r0, r0, r1
   123b8:	00000052 	andeq	r0, r0, r2, asr r0
   123bc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   123c0:	00000001 	andeq	r0, r0, r1
   123c4:	00000000 	andeq	r0, r0, r0

000123c8 <ps7_post_config_2_0>:
   123c8:	00000033 	andeq	r0, r0, r3, lsr r0
   123cc:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   123d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   123d4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   123d8:	00000033 	andeq	r0, r0, r3, lsr r0
   123dc:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   123e0:	0000000f 	andeq	r0, r0, pc
   123e4:	0000000f 	andeq	r0, r0, pc
   123e8:	00000033 	andeq	r0, r0, r3, lsr r0
   123ec:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   123f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   123f4:	00000000 	andeq	r0, r0, r0
   123f8:	00000033 	andeq	r0, r0, r3, lsr r0
   123fc:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12400:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12404:	0000767b 	andeq	r7, r0, fp, ror r6
   12408:	00000000 	andeq	r0, r0, r0

0001240c <ps7_debug_2_0>:
   1240c:	00000033 	andeq	r0, r0, r3, lsr r0
   12410:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   12414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12418:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1241c:	00000033 	andeq	r0, r0, r3, lsr r0
   12420:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   12424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12428:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1242c:	00000033 	andeq	r0, r0, r3, lsr r0
   12430:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   12434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12438:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1243c:	00000000 	andeq	r0, r0, r0

00012440 <ps7_pll_init_data_1_0>:
   12440:	00000033 	andeq	r0, r0, r3, lsr r0
   12444:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12448:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1244c:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12450:	00000033 	andeq	r0, r0, r3, lsr r0
   12454:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   12458:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   1245c:	000fa240 	andeq	sl, pc, r0, asr #4
   12460:	00000033 	andeq	r0, r0, r3, lsr r0
   12464:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12468:	0007f000 	andeq	pc, r7, r0
   1246c:	00034000 	andeq	r4, r3, r0
   12470:	00000033 	andeq	r0, r0, r3, lsr r0
   12474:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12478:	00000010 	andeq	r0, r0, r0, lsl r0
   1247c:	00000010 	andeq	r0, r0, r0, lsl r0
   12480:	00000033 	andeq	r0, r0, r3, lsr r0
   12484:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12488:	00000001 	andeq	r0, r0, r1
   1248c:	00000001 	andeq	r0, r0, r1
   12490:	00000033 	andeq	r0, r0, r3, lsr r0
   12494:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12498:	00000001 	andeq	r0, r0, r1
   1249c:	00000000 	andeq	r0, r0, r0
   124a0:	00000042 	andeq	r0, r0, r2, asr #32
   124a4:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   124a8:	00000001 	andeq	r0, r0, r1
   124ac:	00000033 	andeq	r0, r0, r3, lsr r0
   124b0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   124b4:	00000010 	andeq	r0, r0, r0, lsl r0
   124b8:	00000000 	andeq	r0, r0, r0
   124bc:	00000033 	andeq	r0, r0, r3, lsr r0
   124c0:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   124c4:	1f003f30 	svcne	0x00003f30
   124c8:	1f000200 	svcne	0x00000200
   124cc:	00000033 	andeq	r0, r0, r3, lsr r0
   124d0:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   124d4:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   124d8:	000fa240 	andeq	sl, pc, r0, asr #4
   124dc:	00000033 	andeq	r0, r0, r3, lsr r0
   124e0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   124e4:	0007f000 	andeq	pc, r7, r0
   124e8:	00030000 	andeq	r0, r3, r0
   124ec:	00000033 	andeq	r0, r0, r3, lsr r0
   124f0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   124f4:	00000010 	andeq	r0, r0, r0, lsl r0
   124f8:	00000010 	andeq	r0, r0, r0, lsl r0
   124fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12500:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12504:	00000001 	andeq	r0, r0, r1
   12508:	00000001 	andeq	r0, r0, r1
   1250c:	00000033 	andeq	r0, r0, r3, lsr r0
   12510:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12514:	00000001 	andeq	r0, r0, r1
   12518:	00000000 	andeq	r0, r0, r0
   1251c:	00000042 	andeq	r0, r0, r2, asr #32
   12520:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   12524:	00000002 	andeq	r0, r0, r2
   12528:	00000033 	andeq	r0, r0, r3, lsr r0
   1252c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12530:	00000010 	andeq	r0, r0, r0, lsl r0
   12534:	00000000 	andeq	r0, r0, r0
   12538:	00000033 	andeq	r0, r0, r3, lsr r0
   1253c:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   12540:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   12544:	10400003 	subne	r0, r0, r3
   12548:	00000033 	andeq	r0, r0, r3, lsr r0
   1254c:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   12550:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   12554:	000fa240 	andeq	sl, pc, r0, asr #4
   12558:	00000033 	andeq	r0, r0, r3, lsr r0
   1255c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12560:	0007f000 	andeq	pc, r7, r0
   12564:	0003c000 	andeq	ip, r3, r0
   12568:	00000033 	andeq	r0, r0, r3, lsr r0
   1256c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12570:	00000010 	andeq	r0, r0, r0, lsl r0
   12574:	00000010 	andeq	r0, r0, r0, lsl r0
   12578:	00000033 	andeq	r0, r0, r3, lsr r0
   1257c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12580:	00000001 	andeq	r0, r0, r1
   12584:	00000001 	andeq	r0, r0, r1
   12588:	00000033 	andeq	r0, r0, r3, lsr r0
   1258c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12590:	00000001 	andeq	r0, r0, r1
   12594:	00000000 	andeq	r0, r0, r0
   12598:	00000042 	andeq	r0, r0, r2, asr #32
   1259c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   125a0:	00000004 	andeq	r0, r0, r4
   125a4:	00000033 	andeq	r0, r0, r3, lsr r0
   125a8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   125ac:	00000010 	andeq	r0, r0, r0, lsl r0
   125b0:	00000000 	andeq	r0, r0, r0
   125b4:	00000033 	andeq	r0, r0, r3, lsr r0
   125b8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   125bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   125c0:	0000767b 	andeq	r7, r0, fp, ror r6
   125c4:	00000000 	andeq	r0, r0, r0

000125c8 <ps7_clock_init_data_1_0>:
   125c8:	00000033 	andeq	r0, r0, r3, lsr r0
   125cc:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   125d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   125d4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   125d8:	00000033 	andeq	r0, r0, r3, lsr r0
   125dc:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   125e0:	03f03f01 	mvnseq	r3, #1, 30
   125e4:	00303501 	eorseq	r3, r0, r1, lsl #10
   125e8:	00000033 	andeq	r0, r0, r3, lsr r0
   125ec:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   125f0:	00003f31 	andeq	r3, r0, r1, lsr pc
   125f4:	00000a01 	andeq	r0, r0, r1, lsl #20
   125f8:	00000033 	andeq	r0, r0, r3, lsr r0
   125fc:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   12600:	00003f33 	andeq	r3, r0, r3, lsr pc
   12604:	00001403 	andeq	r1, r0, r3, lsl #8
   12608:	00000033 	andeq	r0, r0, r3, lsr r0
   1260c:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   12610:	00003f33 	andeq	r3, r0, r3, lsr pc
   12614:	00001401 	andeq	r1, r0, r1, lsl #8
   12618:	00000033 	andeq	r0, r0, r3, lsr r0
   1261c:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   12620:	00003f33 	andeq	r3, r0, r3, lsr pc
   12624:	00000c02 	andeq	r0, r0, r2, lsl #24
   12628:	00000033 	andeq	r0, r0, r3, lsr r0
   1262c:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   12630:	00003f31 	andeq	r3, r0, r1, lsr pc
   12634:	00000a01 	andeq	r0, r0, r1, lsl #20
   12638:	00000033 	andeq	r0, r0, r3, lsr r0
   1263c:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   12640:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12644:	00500800 	subseq	r0, r0, r0, lsl #16
   12648:	00000033 	andeq	r0, r0, r3, lsr r0
   1264c:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   12650:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12654:	00100100 	andseq	r0, r0, r0, lsl #2
   12658:	00000033 	andeq	r0, r0, r3, lsr r0
   1265c:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   12660:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12664:	00100100 	andseq	r0, r0, r0, lsl #2
   12668:	00000033 	andeq	r0, r0, r3, lsr r0
   1266c:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   12670:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12674:	00100100 	andseq	r0, r0, r0, lsl #2
   12678:	00000033 	andeq	r0, r0, r3, lsr r0
   1267c:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   12680:	00000001 	andeq	r0, r0, r1
   12684:	00000001 	andeq	r0, r0, r1
   12688:	00000033 	andeq	r0, r0, r3, lsr r0
   1268c:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   12690:	01ffcccd 	mvnseq	ip, sp, asr #25
   12694:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   12698:	00000033 	andeq	r0, r0, r3, lsr r0
   1269c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   126a0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   126a4:	0000767b 	andeq	r7, r0, fp, ror r6
   126a8:	00000000 	andeq	r0, r0, r0

000126ac <ps7_ddr_init_data_1_0>:
   126ac:	00000033 	andeq	r0, r0, r3, lsr r0
   126b0:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   126b4:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   126b8:	00000080 	andeq	r0, r0, r0, lsl #1
   126bc:	00000033 	andeq	r0, r0, r3, lsr r0
   126c0:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   126c4:	1fffffff 	svcne	0x00ffffff
   126c8:	00081030 	andeq	r1, r8, r0, lsr r0
   126cc:	00000033 	andeq	r0, r0, r3, lsr r0
   126d0:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   126d4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   126d8:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   126dc:	00000033 	andeq	r0, r0, r3, lsr r0
   126e0:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   126e4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   126e8:	02001001 	andeq	r1, r0, #1
   126ec:	00000033 	andeq	r0, r0, r3, lsr r0
   126f0:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   126f4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   126f8:	00014001 	andeq	r4, r1, r1
   126fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12700:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   12704:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12708:	0004151a 	andeq	r1, r4, sl, lsl r5
   1270c:	00000033 	andeq	r0, r0, r3, lsr r0
   12710:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   12714:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   12718:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   1271c:	00000033 	andeq	r0, r0, r3, lsr r0
   12720:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   12724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12728:	8305b184 	movwhi	fp, #20868	; 0x5184
   1272c:	00000033 	andeq	r0, r0, r3, lsr r0
   12730:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   12734:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   12738:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   1273c:	00000033 	andeq	r0, r0, r3, lsr r0
   12740:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   12744:	0fffffff 	svceq	0x00ffffff
   12748:	0000003c 	andeq	r0, r0, ip, lsr r0
   1274c:	00000033 	andeq	r0, r0, r3, lsr r0
   12750:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   12754:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12758:	00002007 	andeq	r2, r0, r7
   1275c:	00000033 	andeq	r0, r0, r3, lsr r0
   12760:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   12764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12768:	00000002 	andeq	r0, r0, r2
   1276c:	00000033 	andeq	r0, r0, r3, lsr r0
   12770:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   12774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12778:	00060083 	andeq	r0, r6, r3, lsl #1
   1277c:	00000033 	andeq	r0, r0, r3, lsr r0
   12780:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   12784:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   12788:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   1278c:	00000033 	andeq	r0, r0, r3, lsr r0
   12790:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   12794:	00001fc3 	andeq	r1, r0, r3, asr #31
   12798:	00000000 	andeq	r0, r0, r0
   1279c:	00000033 	andeq	r0, r0, r3, lsr r0
   127a0:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   127a4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   127a8:	00000888 	andeq	r0, r0, r8, lsl #17
   127ac:	00000033 	andeq	r0, r0, r3, lsr r0
   127b0:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   127b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   127b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   127bc:	00000033 	andeq	r0, r0, r3, lsr r0
   127c0:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   127c4:	0fffffff 	svceq	0x00ffffff
   127c8:	0ff77777 	svceq	0x00f77777
   127cc:	00000033 	andeq	r0, r0, r3, lsr r0
   127d0:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   127d4:	3fffffff 	svccc	0x00ffffff
   127d8:	0003c248 	andeq	ip, r3, r8, asr #4
   127dc:	00000033 	andeq	r0, r0, r3, lsr r0
   127e0:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   127e4:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   127e8:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   127ec:	00000033 	andeq	r0, r0, r3, lsr r0
   127f0:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   127f4:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   127f8:	00000101 	andeq	r0, r0, r1, lsl #2
   127fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12800:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   12804:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12808:	00004023 	andeq	r4, r0, r3, lsr #32
   1280c:	00000033 	andeq	r0, r0, r3, lsr r0
   12810:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   12814:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   12818:	0000003e 	andeq	r0, r0, lr, lsr r0
   1281c:	00000033 	andeq	r0, r0, r3, lsr r0
   12820:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   12824:	00021fe0 	andeq	r1, r2, r0, ror #31
   12828:	00020000 	andeq	r0, r2, r0
   1282c:	00000033 	andeq	r0, r0, r3, lsr r0
   12830:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   12834:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12838:	00284242 	eoreq	r4, r8, r2, asr #4
   1283c:	00000033 	andeq	r0, r0, r3, lsr r0
   12840:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   12844:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12848:	00001610 	andeq	r1, r0, r0, lsl r6
   1284c:	00000033 	andeq	r0, r0, r3, lsr r0
   12850:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   12854:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12858:	00008000 	andeq	r8, r0, r0
   1285c:	00000033 	andeq	r0, r0, r3, lsr r0
   12860:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   12864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12868:	10200800 	eorne	r0, r0, r0, lsl #16
   1286c:	00000033 	andeq	r0, r0, r3, lsr r0
   12870:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   12874:	0fffffff 	svceq	0x00ffffff
   12878:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   1287c:	00000033 	andeq	r0, r0, r3, lsr r0
   12880:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   12884:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12888:	00000188 	andeq	r0, r0, r8, lsl #3
   1288c:	00000033 	andeq	r0, r0, r3, lsr r0
   12890:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   12894:	1fffffff 	svcne	0x00ffffff
   12898:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1289c:	00000033 	andeq	r0, r0, r3, lsr r0
   128a0:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   128a4:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   128a8:	00000200 	andeq	r0, r0, r0, lsl #4
   128ac:	00000033 	andeq	r0, r0, r3, lsr r0
   128b0:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   128b4:	01ffffff 	ldrsheq	pc, [pc, #255]	; 129bb <ps7_ddr_init_data_1_0+0x30f>	; <UNPREDICTABLE>
   128b8:	00200067 	eoreq	r0, r0, r7, rrx
   128bc:	00000033 	andeq	r0, r0, r3, lsr r0
   128c0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   128c4:	00000003 	andeq	r0, r0, r3
   128c8:	00000003 	andeq	r0, r0, r3
   128cc:	00000033 	andeq	r0, r0, r3, lsr r0
   128d0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   128d4:	00000003 	andeq	r0, r0, r3
   128d8:	00000000 	andeq	r0, r0, r0
   128dc:	00000033 	andeq	r0, r0, r3, lsr r0
   128e0:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   128e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   128e8:	00000000 	andeq	r0, r0, r0
   128ec:	00000033 	andeq	r0, r0, r3, lsr r0
   128f0:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   128f4:	00000001 	andeq	r0, r0, r1
   128f8:	00000000 	andeq	r0, r0, r0
   128fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12900:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   12904:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12908:	00000000 	andeq	r0, r0, r0
   1290c:	00000033 	andeq	r0, r0, r3, lsr r0
   12910:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   12914:	0000000f 	andeq	r0, r0, pc
   12918:	00000008 	andeq	r0, r0, r8
   1291c:	00000033 	andeq	r0, r0, r3, lsr r0
   12920:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   12924:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12928:	00000000 	andeq	r0, r0, r0
   1292c:	00000033 	andeq	r0, r0, r3, lsr r0
   12930:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   12934:	7fffffff 	svcvc	0x00ffffff
   12938:	40000001 	andmi	r0, r0, r1
   1293c:	00000033 	andeq	r0, r0, r3, lsr r0
   12940:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   12944:	7fffffff 	svcvc	0x00ffffff
   12948:	40000001 	andmi	r0, r0, r1
   1294c:	00000033 	andeq	r0, r0, r3, lsr r0
   12950:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   12954:	7fffffff 	svcvc	0x00ffffff
   12958:	40000001 	andmi	r0, r0, r1
   1295c:	00000033 	andeq	r0, r0, r3, lsr r0
   12960:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   12964:	7fffffff 	svcvc	0x00ffffff
   12968:	40000001 	andmi	r0, r0, r1
   1296c:	00000033 	andeq	r0, r0, r3, lsr r0
   12970:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   12974:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12978:	00094800 	andeq	r4, r9, r0, lsl #16
   1297c:	00000033 	andeq	r0, r0, r3, lsr r0
   12980:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   12984:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12988:	00094800 	andeq	r4, r9, r0, lsl #16
   1298c:	00000033 	andeq	r0, r0, r3, lsr r0
   12990:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   12994:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12998:	00094800 	andeq	r4, r9, r0, lsl #16
   1299c:	00000033 	andeq	r0, r0, r3, lsr r0
   129a0:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   129a4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129a8:	00094800 	andeq	r4, r9, r0, lsl #16
   129ac:	00000033 	andeq	r0, r0, r3, lsr r0
   129b0:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   129b4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129b8:	00000035 	andeq	r0, r0, r5, lsr r0
   129bc:	00000033 	andeq	r0, r0, r3, lsr r0
   129c0:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   129c4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129c8:	00000035 	andeq	r0, r0, r5, lsr r0
   129cc:	00000033 	andeq	r0, r0, r3, lsr r0
   129d0:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   129d4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129d8:	00000035 	andeq	r0, r0, r5, lsr r0
   129dc:	00000033 	andeq	r0, r0, r3, lsr r0
   129e0:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   129e4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129e8:	00000035 	andeq	r0, r0, r5, lsr r0
   129ec:	00000033 	andeq	r0, r0, r3, lsr r0
   129f0:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   129f4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   129f8:	00000000 	andeq	r0, r0, r0
   129fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12a00:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   12a04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a08:	00000000 	andeq	r0, r0, r0
   12a0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a10:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   12a14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a18:	00000000 	andeq	r0, r0, r0
   12a1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a20:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   12a24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a28:	00000000 	andeq	r0, r0, r0
   12a2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a30:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   12a34:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12a38:	00000234 	andeq	r0, r0, r4, lsr r2
   12a3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a40:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   12a44:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12a48:	00000234 	andeq	r0, r0, r4, lsr r2
   12a4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a50:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   12a54:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12a58:	00000234 	andeq	r0, r0, r4, lsr r2
   12a5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a60:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   12a64:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12a68:	00000234 	andeq	r0, r0, r4, lsr r2
   12a6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a70:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   12a74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a78:	00000040 	andeq	r0, r0, r0, asr #32
   12a7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a80:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   12a84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a88:	00000040 	andeq	r0, r0, r0, asr #32
   12a8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a90:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   12a94:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a98:	00000040 	andeq	r0, r0, r0, asr #32
   12a9c:	00000033 	andeq	r0, r0, r3, lsr r0
   12aa0:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   12aa4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12aa8:	00000040 	andeq	r0, r0, r0, asr #32
   12aac:	00000033 	andeq	r0, r0, r3, lsr r0
   12ab0:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   12ab4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ab8:	10010000 	andne	r0, r1, r0
   12abc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ac0:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   12ac4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ac8:	0001bca1 	andeq	fp, r1, r1, lsr #25
   12acc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ad0:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   12ad4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ad8:	00000000 	andeq	r0, r0, r0
   12adc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ae0:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   12ae4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12ae8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12aec:	00000033 	andeq	r0, r0, r3, lsr r0
   12af0:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   12af4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12af8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12afc:	00000033 	andeq	r0, r0, r3, lsr r0
   12b00:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   12b04:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b08:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12b0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b10:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   12b14:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b18:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12b1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b20:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   12b24:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b28:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b30:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   12b34:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b38:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b40:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   12b44:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b48:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b50:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   12b54:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12b58:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b60:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   12b64:	00000ff7 	strdeq	r0, [r0], -r7
   12b68:	00000001 	andeq	r0, r0, r1
   12b6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b70:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   12b74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12b78:	00000000 	andeq	r0, r0, r0
   12b7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b80:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   12b84:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b88:	000050e5 	andeq	r5, r0, r5, ror #1
   12b8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b90:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   12b94:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   12b98:	00000e7e 	andeq	r0, r0, lr, ror lr
   12b9c:	00000042 	andeq	r0, r0, r2, asr #32
   12ba0:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   12ba4:	00002000 	andeq	r2, r0, r0
   12ba8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bac:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   12bb0:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12bb4:	00000081 	andeq	r0, r0, r1, lsl #1
   12bb8:	00000042 	andeq	r0, r0, r2, asr #32
   12bbc:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   12bc0:	00000007 	andeq	r0, r0, r7
   12bc4:	00000000 	andeq	r0, r0, r0

00012bc8 <ps7_mio_init_data_1_0>:
   12bc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bcc:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12bd0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12bd4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12bd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bdc:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   12be0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12be4:	00000600 	andeq	r0, r0, r0, lsl #12
   12be8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bec:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   12bf0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12bf4:	00000600 	andeq	r0, r0, r0, lsl #12
   12bf8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bfc:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   12c00:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c04:	00000602 	andeq	r0, r0, r2, lsl #12
   12c08:	00000033 	andeq	r0, r0, r3, lsr r0
   12c0c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   12c10:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c14:	00000602 	andeq	r0, r0, r2, lsl #12
   12c18:	00000033 	andeq	r0, r0, r3, lsr r0
   12c1c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12c20:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c24:	00000604 	andeq	r0, r0, r4, lsl #12
   12c28:	00000033 	andeq	r0, r0, r3, lsr r0
   12c2c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12c30:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c34:	00000604 	andeq	r0, r0, r4, lsl #12
   12c38:	00000033 	andeq	r0, r0, r3, lsr r0
   12c3c:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   12c40:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c44:	00000600 	andeq	r0, r0, r0, lsl #12
   12c48:	00000033 	andeq	r0, r0, r3, lsr r0
   12c4c:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   12c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12c54:	0018da6c 	andseq	sp, r8, ip, ror #20
   12c58:	00000033 	andeq	r0, r0, r3, lsr r0
   12c5c:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   12c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12c64:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12c68:	00000033 	andeq	r0, r0, r3, lsr r0
   12c6c:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   12c70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12c74:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12c78:	00000033 	andeq	r0, r0, r3, lsr r0
   12c7c:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   12c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12c84:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12c88:	00000033 	andeq	r0, r0, r3, lsr r0
   12c8c:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   12c90:	000073ff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   12c94:	00000260 	andeq	r0, r0, r0, ror #4
   12c98:	00000033 	andeq	r0, r0, r3, lsr r0
   12c9c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12ca0:	00000021 	andeq	r0, r0, r1, lsr #32
   12ca4:	00000021 	andeq	r0, r0, r1, lsr #32
   12ca8:	00000033 	andeq	r0, r0, r3, lsr r0
   12cac:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12cb0:	00000021 	andeq	r0, r0, r1, lsr #32
   12cb4:	00000020 	andeq	r0, r0, r0, lsr #32
   12cb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12cbc:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12cc0:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   12cc4:	000088a3 	andeq	r8, r0, r3, lsr #17
   12cc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ccc:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   12cd0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12cd4:	00001200 	andeq	r1, r0, r0, lsl #4
   12cd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12cdc:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   12ce0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ce4:	00001202 	andeq	r1, r0, r2, lsl #4
   12ce8:	00000033 	andeq	r0, r0, r3, lsr r0
   12cec:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   12cf0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12cf4:	00000202 	andeq	r0, r0, r2, lsl #4
   12cf8:	00000033 	andeq	r0, r0, r3, lsr r0
   12cfc:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   12d00:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d04:	00000202 	andeq	r0, r0, r2, lsl #4
   12d08:	00000033 	andeq	r0, r0, r3, lsr r0
   12d0c:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   12d10:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d14:	00000202 	andeq	r0, r0, r2, lsl #4
   12d18:	00000033 	andeq	r0, r0, r3, lsr r0
   12d1c:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   12d20:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d24:	00000202 	andeq	r0, r0, r2, lsl #4
   12d28:	00000033 	andeq	r0, r0, r3, lsr r0
   12d2c:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   12d30:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d34:	00000202 	andeq	r0, r0, r2, lsl #4
   12d38:	00000033 	andeq	r0, r0, r3, lsr r0
   12d3c:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   12d40:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d44:	00000200 	andeq	r0, r0, r0, lsl #4
   12d48:	00000033 	andeq	r0, r0, r3, lsr r0
   12d4c:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   12d50:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d54:	00000200 	andeq	r0, r0, r0, lsl #4
   12d58:	00000033 	andeq	r0, r0, r3, lsr r0
   12d5c:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   12d60:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d64:	00001200 	andeq	r1, r0, r0, lsl #4
   12d68:	00000033 	andeq	r0, r0, r3, lsr r0
   12d6c:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   12d70:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d74:	00001280 	andeq	r1, r0, r0, lsl #5
   12d78:	00000033 	andeq	r0, r0, r3, lsr r0
   12d7c:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   12d80:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d84:	00001280 	andeq	r1, r0, r0, lsl #5
   12d88:	00000033 	andeq	r0, r0, r3, lsr r0
   12d8c:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   12d90:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12d94:	00001280 	andeq	r1, r0, r0, lsl #5
   12d98:	00000033 	andeq	r0, r0, r3, lsr r0
   12d9c:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   12da0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12da4:	00001280 	andeq	r1, r0, r0, lsl #5
   12da8:	00000033 	andeq	r0, r0, r3, lsr r0
   12dac:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   12db0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12db4:	00001280 	andeq	r1, r0, r0, lsl #5
   12db8:	00000033 	andeq	r0, r0, r3, lsr r0
   12dbc:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   12dc0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12dc4:	00001280 	andeq	r1, r0, r0, lsl #5
   12dc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12dcc:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   12dd0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12dd4:	00001200 	andeq	r1, r0, r0, lsl #4
   12dd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ddc:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   12de0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12de4:	00001200 	andeq	r1, r0, r0, lsl #4
   12de8:	00000033 	andeq	r0, r0, r3, lsr r0
   12dec:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   12df0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12df4:	00001200 	andeq	r1, r0, r0, lsl #4
   12df8:	00000033 	andeq	r0, r0, r3, lsr r0
   12dfc:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   12e00:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e04:	00001200 	andeq	r1, r0, r0, lsl #4
   12e08:	00000033 	andeq	r0, r0, r3, lsr r0
   12e0c:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   12e10:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e14:	00001200 	andeq	r1, r0, r0, lsl #4
   12e18:	00000033 	andeq	r0, r0, r3, lsr r0
   12e1c:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   12e20:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e24:	00001200 	andeq	r1, r0, r0, lsl #4
   12e28:	00000033 	andeq	r0, r0, r3, lsr r0
   12e2c:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   12e30:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e34:	00001200 	andeq	r1, r0, r0, lsl #4
   12e38:	00000033 	andeq	r0, r0, r3, lsr r0
   12e3c:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   12e40:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e44:	00001200 	andeq	r1, r0, r0, lsl #4
   12e48:	00000033 	andeq	r0, r0, r3, lsr r0
   12e4c:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   12e50:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e54:	00001200 	andeq	r1, r0, r0, lsl #4
   12e58:	00000033 	andeq	r0, r0, r3, lsr r0
   12e5c:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   12e60:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e64:	00001200 	andeq	r1, r0, r0, lsl #4
   12e68:	00000033 	andeq	r0, r0, r3, lsr r0
   12e6c:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   12e70:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e74:	00001200 	andeq	r1, r0, r0, lsl #4
   12e78:	00000033 	andeq	r0, r0, r3, lsr r0
   12e7c:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   12e80:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e84:	00001200 	andeq	r1, r0, r0, lsl #4
   12e88:	00000033 	andeq	r0, r0, r3, lsr r0
   12e8c:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   12e90:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e94:	00001200 	andeq	r1, r0, r0, lsl #4
   12e98:	00000033 	andeq	r0, r0, r3, lsr r0
   12e9c:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   12ea0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ea4:	00001200 	andeq	r1, r0, r0, lsl #4
   12ea8:	00000033 	andeq	r0, r0, r3, lsr r0
   12eac:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   12eb0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12eb4:	00001200 	andeq	r1, r0, r0, lsl #4
   12eb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ebc:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   12ec0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ec4:	00001200 	andeq	r1, r0, r0, lsl #4
   12ec8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ecc:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   12ed0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ed4:	00001200 	andeq	r1, r0, r0, lsl #4
   12ed8:	00000033 	andeq	r0, r0, r3, lsr r0
   12edc:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   12ee0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ee4:	00001200 	andeq	r1, r0, r0, lsl #4
   12ee8:	00000033 	andeq	r0, r0, r3, lsr r0
   12eec:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   12ef0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ef4:	00001200 	andeq	r1, r0, r0, lsl #4
   12ef8:	00000033 	andeq	r0, r0, r3, lsr r0
   12efc:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   12f00:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f04:	00001200 	andeq	r1, r0, r0, lsl #4
   12f08:	00000033 	andeq	r0, r0, r3, lsr r0
   12f0c:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   12f10:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f14:	00001200 	andeq	r1, r0, r0, lsl #4
   12f18:	00000033 	andeq	r0, r0, r3, lsr r0
   12f1c:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   12f20:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f24:	00001200 	andeq	r1, r0, r0, lsl #4
   12f28:	00000033 	andeq	r0, r0, r3, lsr r0
   12f2c:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   12f30:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f34:	00001200 	andeq	r1, r0, r0, lsl #4
   12f38:	00000033 	andeq	r0, r0, r3, lsr r0
   12f3c:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   12f40:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f44:	00001200 	andeq	r1, r0, r0, lsl #4
   12f48:	00000033 	andeq	r0, r0, r3, lsr r0
   12f4c:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   12f50:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f54:	00001280 	andeq	r1, r0, r0, lsl #5
   12f58:	00000033 	andeq	r0, r0, r3, lsr r0
   12f5c:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   12f60:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f64:	00001280 	andeq	r1, r0, r0, lsl #5
   12f68:	00000033 	andeq	r0, r0, r3, lsr r0
   12f6c:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   12f70:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f74:	00001280 	andeq	r1, r0, r0, lsl #5
   12f78:	00000033 	andeq	r0, r0, r3, lsr r0
   12f7c:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   12f80:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f84:	00001280 	andeq	r1, r0, r0, lsl #5
   12f88:	00000033 	andeq	r0, r0, r3, lsr r0
   12f8c:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   12f90:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f94:	00001280 	andeq	r1, r0, r0, lsl #5
   12f98:	00000033 	andeq	r0, r0, r3, lsr r0
   12f9c:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   12fa0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fa4:	00001280 	andeq	r1, r0, r0, lsl #5
   12fa8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fac:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   12fb0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fb4:	000012a0 	andeq	r1, r0, r0, lsr #5
   12fb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fbc:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   12fc0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fc4:	000012a0 	andeq	r1, r0, r0, lsr #5
   12fc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fcc:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   12fd0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fd4:	000012a0 	andeq	r1, r0, r0, lsr #5
   12fd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fdc:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   12fe0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fe4:	000012a0 	andeq	r1, r0, r0, lsr #5
   12fe8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fec:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   12ff0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ff4:	000012e1 	andeq	r1, r0, r1, ror #5
   12ff8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ffc:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   13000:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13004:	000012e0 	andeq	r1, r0, r0, ror #5
   13008:	00000033 	andeq	r0, r0, r3, lsr r0
   1300c:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   13010:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13014:	00001200 	andeq	r1, r0, r0, lsl #4
   13018:	00000033 	andeq	r0, r0, r3, lsr r0
   1301c:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   13020:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13024:	00001200 	andeq	r1, r0, r0, lsl #4
   13028:	00000033 	andeq	r0, r0, r3, lsr r0
   1302c:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   13030:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   13034:	00380037 	eorseq	r0, r8, r7, lsr r0
   13038:	00000033 	andeq	r0, r0, r3, lsr r0
   1303c:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   13040:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   13044:	003a0039 	eorseq	r0, sl, r9, lsr r0
   13048:	00000033 	andeq	r0, r0, r3, lsr r0
   1304c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   13050:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13054:	0000767b 	andeq	r7, r0, fp, ror r6
   13058:	00000000 	andeq	r0, r0, r0

0001305c <ps7_peripherals_init_data_1_0>:
   1305c:	00000033 	andeq	r0, r0, r3, lsr r0
   13060:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   13064:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13068:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1306c:	00000033 	andeq	r0, r0, r3, lsr r0
   13070:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   13074:	00000180 	andeq	r0, r0, r0, lsl #3
   13078:	00000080 	andeq	r0, r0, r0, lsl #1
   1307c:	00000033 	andeq	r0, r0, r3, lsr r0
   13080:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   13084:	00000180 	andeq	r0, r0, r0, lsl #3
   13088:	00000080 	andeq	r0, r0, r0, lsl #1
   1308c:	00000033 	andeq	r0, r0, r3, lsr r0
   13090:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   13094:	00000180 	andeq	r0, r0, r0, lsl #3
   13098:	00000080 	andeq	r0, r0, r0, lsl #1
   1309c:	00000033 	andeq	r0, r0, r3, lsr r0
   130a0:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   130a4:	00000180 	andeq	r0, r0, r0, lsl #3
   130a8:	00000080 	andeq	r0, r0, r0, lsl #1
   130ac:	00000033 	andeq	r0, r0, r3, lsr r0
   130b0:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   130b4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   130b8:	0000767b 	andeq	r7, r0, fp, ror r6
   130bc:	00000033 	andeq	r0, r0, r3, lsr r0
   130c0:	e0000034 	and	r0, r0, r4, lsr r0
   130c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   130c8:	00000006 	andeq	r0, r0, r6
   130cc:	00000033 	andeq	r0, r0, r3, lsr r0
   130d0:	e0000018 	and	r0, r0, r8, lsl r0
   130d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   130d8:	0000007c 	andeq	r0, r0, ip, ror r0
   130dc:	00000033 	andeq	r0, r0, r3, lsr r0
   130e0:	e0000000 	and	r0, r0, r0
   130e4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   130e8:	00000017 	andeq	r0, r0, r7, lsl r0
   130ec:	00000033 	andeq	r0, r0, r3, lsr r0
   130f0:	e0000004 	and	r0, r0, r4
   130f4:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   130f8:	00000020 	andeq	r0, r0, r0, lsr #32
   130fc:	00000033 	andeq	r0, r0, r3, lsr r0
   13100:	e000d000 	and	sp, r0, r0
   13104:	00080000 	andeq	r0, r8, r0
   13108:	00080000 	andeq	r0, r8, r0
   1310c:	00000033 	andeq	r0, r0, r3, lsr r0
   13110:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   13114:	20000000 	andcs	r0, r0, r0
   13118:	00000000 	andeq	r0, r0, r0
   1311c:	00000052 	andeq	r0, r0, r2, asr r0
   13120:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13124:	00000001 	andeq	r0, r0, r1
   13128:	00000052 	andeq	r0, r0, r2, asr r0
   1312c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13130:	00000001 	andeq	r0, r0, r1
   13134:	00000052 	andeq	r0, r0, r2, asr r0
   13138:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1313c:	00000001 	andeq	r0, r0, r1
   13140:	00000052 	andeq	r0, r0, r2, asr r0
   13144:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13148:	00000001 	andeq	r0, r0, r1
   1314c:	00000052 	andeq	r0, r0, r2, asr r0
   13150:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13154:	00000001 	andeq	r0, r0, r1
   13158:	00000052 	andeq	r0, r0, r2, asr r0
   1315c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13160:	00000001 	andeq	r0, r0, r1
   13164:	00000000 	andeq	r0, r0, r0

00013168 <ps7_post_config_1_0>:
   13168:	00000033 	andeq	r0, r0, r3, lsr r0
   1316c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   13170:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13174:	0000df0d 	andeq	sp, r0, sp, lsl #30
   13178:	00000033 	andeq	r0, r0, r3, lsr r0
   1317c:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   13180:	0000000f 	andeq	r0, r0, pc
   13184:	0000000f 	andeq	r0, r0, pc
   13188:	00000033 	andeq	r0, r0, r3, lsr r0
   1318c:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   13190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   13194:	00000000 	andeq	r0, r0, r0
   13198:	00000033 	andeq	r0, r0, r3, lsr r0
   1319c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   131a0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   131a4:	0000767b 	andeq	r7, r0, fp, ror r6
   131a8:	00000000 	andeq	r0, r0, r0

000131ac <ps7_debug_1_0>:
   131ac:	00000033 	andeq	r0, r0, r3, lsr r0
   131b0:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   131b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   131b8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   131bc:	00000033 	andeq	r0, r0, r3, lsr r0
   131c0:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   131c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   131c8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   131cc:	00000033 	andeq	r0, r0, r3, lsr r0
   131d0:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   131d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   131d8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   131dc:	00000000 	andeq	r0, r0, r0

000131e0 <ps7_mio_init_data>:
   131e0:	00011068 	andeq	r1, r1, r8, rrx

000131e4 <ps7_pll_init_data>:
   131e4:	000108d0 	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>

000131e8 <ps7_clock_init_data>:
   131e8:	00010a58 	andeq	r0, r1, r8, asr sl

000131ec <ps7_ddr_init_data>:
   131ec:	00010b3c 	andeq	r0, r1, ip, lsr fp

000131f0 <ps7_peripherals_init_data>:
   131f0:	000114fc 	strdeq	r1, [r1], -ip

000131f4 <heap_base_obj>:
   131f4:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003841 	andeq	r3, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <stack_top+0x5f234>
  24:	14041203 	strne	r1, [r4], #-515	; 0xfffffdfd
  28:	17011501 	strne	r1, [r1, -r1, lsl #10]
  2c:	1a011803 	bne	46040 <stack_top+0x22e48>
  30:	22011c02 	andcs	r1, r1, #512	; 0x200
  34:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <stack_top+0x10adb2c>
   4:	62552820 	subsvs	r2, r5, #32, 16	; 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
   c:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  10:	352d302e 	strcc	r3, [sp, #-46]!	; 0xffffffd2
  14:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  18:	32317574 	eorscc	r7, r1, #116, 10	; 0x1d000000
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20302e32 	eorscs	r2, r0, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	35303031 	ldrcc	r3, [r0, #-49]!	; 0xffffffcf
	...
