// Seed: 3483885503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wor id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_13 :
  assert property (@(negedge -1) id_2)
  else $signed(57);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd68
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  logic [id_2 : id_1  &&  id_2] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  parameter id_4 = 1;
  wire id_5[1 : id_1];
endmodule
