library IEEE;
use IEEE.std_logic_1164.all;

entity Lab3_FPGA_IP is
    port (
        -- Gloabals
        fpga_clk_50        : in  std_logic;             -- clock.clk

        -- I/Os
        fpga_led_pio       : out std_logic_vector(5 downto 0)
  );
end entity Lab3_FPGA_IP;

architecture rtl of Lab3_FPGA_IP is

component niosLab2 is
  port (
		clk_clk       : in  std_logic                    := 'X'; -- clk
		leds_export   : out std_logic_vector(5 downto 0);        -- export
		reset_reset_n : in  std_logic                    := 'X'  -- reset_n
  );
end component niosLab2;

u0 : component niosLab2
  port map (
		clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
		leds_export   => CONNECTED_TO_leds_export,   --  leds.export
		reset_reset_n => CONNECTED_TO_reset_reset_n  -- reset.reset_n
  );

end rtl;
