// Seed: 1764661614
module module_0 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3,
    input uwire id_4,
    input tri1 module_0,
    input supply1 id_6
);
  tri0 id_8 = 1;
  tri0 id_9;
  for (id_10 = 1; 1; id_9 = 1'b0) begin
    wire id_11;
  end
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6
);
  assign id_6 = 1 / id_3 ? 1 : id_2;
  xnor (id_1, id_5, id_4, id_0, id_2, id_3);
  module_0(
      id_6, id_5, id_5, id_1, id_5, id_0, id_5
  );
endmodule
