[10/03 14:04:00      0s] 
[10/03 14:04:00      0s] Cadence Innovus(TM) Implementation System.
[10/03 14:04:00      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/03 14:04:00      0s] 
[10/03 14:04:00      0s] Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
[10/03 14:04:00      0s] Options:	
[10/03 14:04:00      0s] Date:		Tue Oct  3 14:04:00 2023
[10/03 14:04:00      0s] Host:		ic51 (x86_64 w/Linux 3.10.0-1160.25.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz 22528KB)
[10/03 14:04:00      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[10/03 14:04:00      0s] 
[10/03 14:04:00      0s] License:
[10/03 14:04:00      0s] 		[14:04:00.370509] Configured Lic search path (20.02-s004): 5280@nthucad:5280@lstc:26585@lshc::1717@lshc

[10/03 14:04:00      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[10/03 14:04:00      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/03 14:04:15     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
[10/03 14:04:18     14s] @(#)CDS: NanoRoute 21.13-s100_1 NR220220-0140/21_13-UB (database version 18.20.572) {superthreading v2.17}
[10/03 14:04:18     14s] @(#)CDS: AAE 21.13-s034 (64bit) 03/04/2022 (Linux 3.10.0-693.el7.x86_64)
[10/03 14:04:18     14s] @(#)CDS: CTE 21.13-s042_1 () Mar  4 2022 08:38:36 ( )
[10/03 14:04:18     14s] @(#)CDS: SYNTECH 21.13-s014_1 () Feb 17 2022 23:50:03 ( )
[10/03 14:04:18     14s] @(#)CDS: CPE v21.13-s074
[10/03 14:04:18     14s] @(#)CDS: IQuantus/TQuantus 20.1.2-s656 (64bit) Tue Nov 9 23:11:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/03 14:04:18     14s] @(#)CDS: OA 22.60-p067 Fri Jan 14 12:14:46 2022
[10/03 14:04:18     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/03 14:04:18     14s] @(#)CDS: RCDB 11.15.0
[10/03 14:04:18     14s] @(#)CDS: STYLUS 21.11-s013_1 (12/14/2021 07:38 PST)
[10/03 14:04:18     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S.

[10/03 14:04:18     14s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[10/03 14:04:21     16s] 
[10/03 14:04:21     16s] **INFO:  MMMC transition support version v31-84 
[10/03 14:04:21     16s] 
[10/03 14:04:21     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/03 14:04:21     16s] <CMD> suppressMessage ENCEXT-2799
[10/03 14:04:21     16s] <CMD> win
[10/03 14:05:10     20s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current mA
[10/03 14:05:10     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[10/03 14:05:10     20s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk'
<CMD> create_clock [get_ports clk]  -name CLK  -period 6.8  -waveform {0 3.4}
[10/03 14:05:10     20s] **ERROR: (TCLCMD-1129):	Design must be in memory before running 'create_clock'.

[10/03 14:05:14     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/03 14:05:14     21s] <CMD> suppressMessage ENCEXT-2799
[10/03 14:05:14     21s] <CMD> win
[10/03 14:05:14     21s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[10/03 14:05:14     21s] Setting releaseMultiCpuLicenseMode to false.
[10/03 14:05:14     21s] <CMD> setDistributeHost -local
[10/03 14:05:14     21s] The timeout for a remote job to respond is 3600 seconds.
[10/03 14:05:14     21s] Submit command for task runs will be: local
[10/03 14:05:14     21s] <CMD> setDesignMode -process 45
[10/03 14:05:14     21s] ##  Process: 45            (User Set)               
[10/03 14:05:14     21s] ##     Node: (not set)                           
[10/03 14:05:14     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[10/03 14:05:14     21s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[10/03 14:05:14     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/03 14:05:14     21s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[10/03 14:05:14     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[10/03 14:05:14     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[10/03 14:05:14     21s] <CMD> set init_gnd_net VSS
[10/03 14:05:14     21s] <CMD> set init_lef_file NangateOpenCellLibrary.lef
[10/03 14:05:14     21s] <CMD> set init_design_settop 0
[10/03 14:05:14     21s] <CMD> set init_verilog Camellia.v
[10/03 14:05:14     21s] <CMD> set init_mmmc_file mmmc.view
[10/03 14:05:14     21s] <CMD> set init_pwr_net VDD
[10/03 14:05:14     21s] <CMD> init_design
[10/03 14:05:14     21s] #% Begin Load MMMC data ... (date=10/03 14:05:14, mem=778.8M)
[10/03 14:05:14     21s] #% End Load MMMC data ... (date=10/03 14:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.6M, current mem=779.6M)
[10/03 14:05:14     21s] 
[10/03 14:05:14     21s] Loading LEF file NangateOpenCellLibrary.lef ...
[10/03 14:05:14     21s] Set DBUPerIGU to M2 pitch 380.
[10/03 14:05:14     21s] 
[10/03 14:05:14     21s] viaInitial starts at Tue Oct  3 14:05:14 2023
viaInitial ends at Tue Oct  3 14:05:14 2023

##  Check design process and node:  
##  Design tech node is not set.

[10/03 14:05:14     21s] Loading view definition file from mmmc.view
[10/03 14:05:14     21s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[10/03 14:05:14     24s] Reading generic_library_set timing library /users/student/mr112/whhung23/HW1/NangateOpenCellLibrary.lib.
[10/03 14:05:14     24s] Read 134 cells in library NangateOpenCellLibrary.
[10/03 14:05:14     24s] Library reading multithread flow ended.
[10/03 14:05:14     24s] Ending "PreSetAnalysisView" (total cpu=0:00:03.2, real=0:00:00.0, peak res=1009.4M, current mem=797.2M)
[10/03 14:05:14     24s] *** End library_loading (cpu=0.05min, real=0.00min, mem=50.0M, fe_cpu=0.41min, fe_real=1.23min, fe_mem=939.1M) ***
[10/03 14:05:14     24s] #% Begin Load netlist data ... (date=10/03 14:05:14, mem=797.2M)
[10/03 14:05:14     24s] *** Begin netlist parsing (mem=939.1M) ***
[10/03 14:05:14     24s] Created 134 new cells from 1 timing libraries.
[10/03 14:05:14     24s] Reading netlist ...
[10/03 14:05:14     24s] Backslashed names will retain backslash and a trailing blank character.
[10/03 14:05:14     24s] Reading verilog netlist 'Camellia.v'
[10/03 14:05:14     24s] 
[10/03 14:05:14     24s] *** Memory Usage v#1 (Current mem = 939.051M, initial mem = 387.363M) ***
[10/03 14:05:14     24s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=939.1M) ***
[10/03 14:05:14     24s] #% End Load netlist data ... (date=10/03 14:05:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=802.5M, current mem=802.5M)
[10/03 14:05:14     24s] Top level cell is top.
[10/03 14:05:15     24s] Hooked 134 DB cells to tlib cells.
[10/03 14:05:15     24s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=806.6M, current mem=806.6M)
[10/03 14:05:15     24s] Starting recursive module instantiation check.
[10/03 14:05:15     24s] No recursion found.
[10/03 14:05:15     24s] Building hierarchical netlist for Cell top ...
[10/03 14:05:15     24s] *** Netlist is unique.
[10/03 14:05:15     24s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[10/03 14:05:15     24s] ** info: there are 135 modules.
[10/03 14:05:15     24s] ** info: there are 6710 stdCell insts.
[10/03 14:05:15     24s] 
[10/03 14:05:15     24s] *** Memory Usage v#1 (Current mem = 952.465M, initial mem = 387.363M) ***
[10/03 14:05:15     24s] Start create_tracks
[10/03 14:05:15     24s] Extraction setup Started 
[10/03 14:05:15     24s] 
[10/03 14:05:15     24s] Trim Metal Layers:
[10/03 14:05:15     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/03 14:05:15     24s] Type 'man IMPEXT-2773' for more detail.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/03 14:05:15     24s] Summary of Active RC-Corners : 
[10/03 14:05:15     24s]  
[10/03 14:05:15     24s]  Analysis View: generic_view
[10/03 14:05:15     24s]     RC-Corner Name        : generic_rc_corner
[10/03 14:05:15     24s]     RC-Corner Index       : 0
[10/03 14:05:15     24s]     RC-Corner Temperature : 125 Celsius
[10/03 14:05:15     24s]     RC-Corner Cap Table   : ''
[10/03 14:05:15     24s]     RC-Corner PreRoute Res Factor         : 1
[10/03 14:05:15     24s]     RC-Corner PreRoute Cap Factor         : 1
[10/03 14:05:15     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/03 14:05:15     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/03 14:05:15     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/03 14:05:15     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/03 14:05:15     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/03 14:05:15     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/03 14:05:15     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/03 14:05:15     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/03 14:05:15     24s] 
[10/03 14:05:15     24s] Trim Metal Layers:
[10/03 14:05:15     24s] LayerId::1 widthSet size::1
[10/03 14:05:15     24s] LayerId::2 widthSet size::1
[10/03 14:05:15     24s] LayerId::3 widthSet size::1
[10/03 14:05:15     24s] LayerId::4 widthSet size::1
[10/03 14:05:15     24s] LayerId::5 widthSet size::1
[10/03 14:05:15     24s] LayerId::6 widthSet size::1
[10/03 14:05:15     24s] Updating RC grid for preRoute extraction ...
[10/03 14:05:15     24s] eee: pegSigSF::1.070000
[10/03 14:05:15     24s] Initializing multi-corner resistance tables ...
[10/03 14:05:15     24s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/03 14:05:15     24s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:05:15     24s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.463400 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 1.158500 ;
[10/03 14:05:15     24s] *Info: initialize multi-corner CTS.
[10/03 14:05:15     25s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1057.2M, current mem=830.3M)
[10/03 14:05:15     25s] Reading timing constraints file 'design.sdc' ...
[10/03 14:05:15     25s] Current (total cpu=0:00:25.3, real=0:01:15, peak res=1063.7M, current mem=1063.7M)
[10/03 14:05:15     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design.sdc, Line 8).
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] INFO (CTE): Reading of timing constraints file design.sdc completed, with 1 WARNING
[10/03 14:05:15     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.1M, current mem=1082.1M)
[10/03 14:05:15     25s] Current (total cpu=0:00:25.3, real=0:01:15, peak res=1082.1M, current mem=1082.1M)
[10/03 14:05:15     25s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[10/03 14:05:15     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/03 14:05:15     25s] Summary for sequential cells identification: 
[10/03 14:05:15     25s]   Identified SBFF number: 16
[10/03 14:05:15     25s]   Identified MBFF number: 0
[10/03 14:05:15     25s]   Identified SB Latch number: 0
[10/03 14:05:15     25s]   Identified MB Latch number: 0
[10/03 14:05:15     25s]   Not identified SBFF number: 0
[10/03 14:05:15     25s]   Not identified MBFF number: 0
[10/03 14:05:15     25s]   Not identified SB Latch number: 0
[10/03 14:05:15     25s]   Not identified MB Latch number: 0
[10/03 14:05:15     25s]   Number of sequential cells which are not FFs: 13
[10/03 14:05:15     25s] Total number of combinational cells: 99
[10/03 14:05:15     25s] Total number of sequential cells: 29
[10/03 14:05:15     25s] Total number of tristate cells: 6
[10/03 14:05:15     25s] Total number of level shifter cells: 0
[10/03 14:05:15     25s] Total number of power gating cells: 0
[10/03 14:05:15     25s] Total number of isolation cells: 0
[10/03 14:05:15     25s] Total number of power switch cells: 0
[10/03 14:05:15     25s] Total number of pulse generator cells: 0
[10/03 14:05:15     25s] Total number of always on buffers: 0
[10/03 14:05:15     25s] Total number of retention cells: 0
[10/03 14:05:15     25s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[10/03 14:05:15     25s] Total number of usable buffers: 9
[10/03 14:05:15     25s] List of unusable buffers:
[10/03 14:05:15     25s] Total number of unusable buffers: 0
[10/03 14:05:15     25s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[10/03 14:05:15     25s] Total number of usable inverters: 6
[10/03 14:05:15     25s] List of unusable inverters:
[10/03 14:05:15     25s] Total number of unusable inverters: 0
[10/03 14:05:15     25s] List of identified usable delay cells:
[10/03 14:05:15     25s] Total number of identified usable delay cells: 0
[10/03 14:05:15     25s] List of identified unusable delay cells:
[10/03 14:05:15     25s] Total number of identified unusable delay cells: 0
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/03 14:05:15     25s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Deleting Cell Server End ...
[10/03 14:05:15     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.7M, current mem=1103.7M)
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:05:15     25s] Summary for sequential cells identification: 
[10/03 14:05:15     25s]   Identified SBFF number: 16
[10/03 14:05:15     25s]   Identified MBFF number: 0
[10/03 14:05:15     25s]   Identified SB Latch number: 0
[10/03 14:05:15     25s]   Identified MB Latch number: 0
[10/03 14:05:15     25s]   Not identified SBFF number: 0
[10/03 14:05:15     25s]   Not identified MBFF number: 0
[10/03 14:05:15     25s]   Not identified SB Latch number: 0
[10/03 14:05:15     25s]   Not identified MB Latch number: 0
[10/03 14:05:15     25s]   Number of sequential cells which are not FFs: 13
[10/03 14:05:15     25s]  Visiting view : generic_view
[10/03 14:05:15     25s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:05:15     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:05:15     25s]  Visiting view : generic_view
[10/03 14:05:15     25s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:05:15     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:05:15     25s] TLC MultiMap info (StdDelay):
[10/03 14:05:15     25s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:05:15     25s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:05:15     25s]  Setting StdDelay to: 33.1ps
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] *** Summary of all messages that are not suppressed in this session:
[10/03 14:05:15     25s] Severity  ID               Count  Summary                                  
[10/03 14:05:15     25s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[10/03 14:05:15     25s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[10/03 14:05:15     25s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[10/03 14:05:15     25s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[10/03 14:05:15     25s] *** Message Summary: 14 warning(s), 0 error(s)
[10/03 14:05:15     25s] 
[10/03 14:05:15     25s] <CMD> saveDesign setup
[10/03 14:05:15     25s] #% Begin save design ... (date=10/03 14:05:15, mem=1104.6M)
[10/03 14:05:15     25s] % Begin Save ccopt configuration ... (date=10/03 14:05:15, mem=1104.6M)
[10/03 14:05:16     25s] % End Save ccopt configuration ... (date=10/03 14:05:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=1105.6M, current mem=1105.6M)
[10/03 14:05:16     25s] % Begin Save netlist data ... (date=10/03 14:05:16, mem=1105.6M)
[10/03 14:05:16     25s] Writing Binary DB to setup.dat.tmp/vbin/top.v.bin in multi-threaded mode...
[10/03 14:05:16     25s] % End Save netlist data ... (date=10/03 14:05:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1117.4M, current mem=1106.1M)
[10/03 14:05:16     25s] Saving symbol-table file in separate thread ...
[10/03 14:05:16     25s] Saving congestion map file in separate thread ...
[10/03 14:05:16     25s] Saving congestion map file setup.dat.tmp/top.route.congmap.gz ...
[10/03 14:05:16     25s] % Begin Save AAE data ... (date=10/03 14:05:16, mem=1107.3M)
[10/03 14:05:16     25s] Saving AAE Data ...
[10/03 14:05:16     25s] % End Save AAE data ... (date=10/03 14:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1107.3M, current mem=1107.3M)
[10/03 14:05:16     25s] Saving preference file setup.dat.tmp/gui.pref.tcl ...
[10/03 14:05:16     25s] Saving mode setting ...
[10/03 14:05:16     25s] Saving global file ...
[10/03 14:05:16     25s] Saving Drc markers ...
[10/03 14:05:16     25s] ... No Drc file written since there is no markers found.
[10/03 14:05:16     25s] Saving special route data file in separate thread ...
[10/03 14:05:16     25s] Saving PG Conn data in separate thread ...
[10/03 14:05:16     25s] Saving placement file in separate thread ...
[10/03 14:05:16     25s] Saving route file in separate thread ...
[10/03 14:05:16     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/03 14:05:16     25s] Save Adaptive View Pruning View Names to Binary file
[10/03 14:05:16     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1294.4M) ***
[10/03 14:05:16     25s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:16     25s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:16     25s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:16     25s] Saving property file setup.dat.tmp/top.prop
[10/03 14:05:16     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1294.4M) ***
[10/03 14:05:17     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1294.4M) ***
[10/03 14:05:17     25s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:05:17     25s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:17     25s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:17     25s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:17     25s] % Begin Save power constraints data ... (date=10/03 14:05:17, mem=1114.0M)
[10/03 14:05:17     25s] % End Save power constraints data ... (date=10/03 14:05:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1114.1M, current mem=1114.1M)
[10/03 14:05:17     25s] Generated self-contained design setup.dat.tmp
[10/03 14:05:17     25s] #% End save design ... (date=10/03 14:05:17, total cpu=0:00:00.4, real=0:00:02.0, peak res=1147.3M, current mem=1116.3M)
[10/03 14:05:17     25s] *** Message Summary: 0 warning(s), 0 error(s)
[10/03 14:05:17     25s] 
[10/03 14:05:17     25s] <CMD> getIoFlowFlag
[10/03 14:05:17     25s] <CMD> setIoFlowFlag 0
[10/03 14:05:17     25s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.775 4.0 4.0 4.0 4.0
[10/03 14:05:17     25s] Start create_tracks
[10/03 14:05:17     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/03 14:05:17     25s] <CMD> uiSetTool select
[10/03 14:05:17     25s] <CMD> getIoFlowFlag
[10/03 14:05:17     25s] <CMD> fit
[10/03 14:05:17     25s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/03 14:05:17     25s] <CMD> setEndCapMode -reset
[10/03 14:05:17     25s] <CMD> setEndCapMode -boundary_tap false
[10/03 14:05:17     25s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/03 14:05:17     25s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/03 14:05:17     25s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[10/03 14:05:17     25s] <CMD> setPlaceMode -reset
[10/03 14:05:17     25s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/03 14:05:17     25s] <CMD> setPlaceMode -fp false
[10/03 14:05:17     25s] <CMD> place_design
[10/03 14:05:17     25s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:25.9/0:01:13.5 (0.4), mem = 1273.6M
[10/03 14:05:17     25s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 395, percentage of missing scan cell = 0.00% (0 / 395)
[10/03 14:05:17     25s] #Start colorize_geometry on Tue Oct  3 14:05:17 2023
[10/03 14:05:17     25s] #
[10/03 14:05:17     26s] ### Time Record (colorize_geometry) is installed.
[10/03 14:05:17     26s] ### Time Record (Pre Callback) is installed.
[10/03 14:05:17     26s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:05:17     26s] ### Time Record (DB Import) is installed.
[10/03 14:05:17     26s] #create default rule from bind_ndr_rule rule=0x7f5639126740 0x7f5614832558
[10/03 14:05:18     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1987884472 placement=984943660 pin_access=1 inst_pattern=1
[10/03 14:05:18     26s] ### Time Record (DB Import) is uninstalled.
[10/03 14:05:18     26s] ### Time Record (DB Export) is installed.
[10/03 14:05:18     26s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1987884472 placement=984943660 pin_access=1 inst_pattern=1
[10/03 14:05:18     26s] ### Time Record (DB Export) is uninstalled.
[10/03 14:05:18     26s] ### Time Record (Post Callback) is installed.
[10/03 14:05:18     26s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:05:18     26s] #
[10/03 14:05:18     26s] #colorize_geometry statistics:
[10/03 14:05:18     26s] #Cpu time = 00:00:00
[10/03 14:05:18     26s] #Elapsed time = 00:00:00
[10/03 14:05:18     26s] #Increased memory = 15.81 (MB)
[10/03 14:05:18     26s] #Total memory = 1135.88 (MB)
[10/03 14:05:18     26s] #Peak memory = 1147.29 (MB)
[10/03 14:05:18     26s] #Number of warnings = 0
[10/03 14:05:18     26s] #Total number of warnings = 0
[10/03 14:05:18     26s] #Number of fails = 0
[10/03 14:05:18     26s] #Total number of fails = 0
[10/03 14:05:18     26s] #Complete colorize_geometry on Tue Oct  3 14:05:18 2023
[10/03 14:05:18     26s] #
[10/03 14:05:18     26s] ### Time Record (colorize_geometry) is uninstalled.
[10/03 14:05:18     26s] ### 
[10/03 14:05:18     26s] ###   Scalability Statistics
[10/03 14:05:18     26s] ### 
[10/03 14:05:18     26s] ### ------------------------+----------------+----------------+----------------+
[10/03 14:05:18     26s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/03 14:05:18     26s] ### ------------------------+----------------+----------------+----------------+
[10/03 14:05:18     26s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:18     26s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:18     26s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:18     26s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:18     26s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[10/03 14:05:18     26s] ### ------------------------+----------------+----------------+----------------+
[10/03 14:05:18     26s] ### 
[10/03 14:05:18     26s] *** Starting placeDesign default flow ***
[10/03 14:05:18     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.1 mem=1291.6M
[10/03 14:05:18     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.1 mem=1291.6M
[10/03 14:05:18     26s] *** Start deleteBufferTree ***
[10/03 14:05:18     26s] Multithreaded Timing Analysis is initialized with 8 threads
[10/03 14:05:18     26s] 
[10/03 14:05:18     26s] Info: Detect buffers to remove automatically.
[10/03 14:05:18     26s] Analyzing netlist ...
[10/03 14:05:18     26s] Updating netlist
[10/03 14:05:18     26s] 
[10/03 14:05:18     26s] *summary: 106 instances (buffers/inverters) removed
[10/03 14:05:18     26s] *** Finish deleteBufferTree (0:00:00.4) ***
[10/03 14:05:18     26s] 
[10/03 14:05:18     26s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:05:18     26s] 
[10/03 14:05:18     26s] TimeStamp Deleting Cell Server End ...
[10/03 14:05:18     26s] **INFO: Enable pre-place timing setting for timing analysis
[10/03 14:05:18     26s] Set Using Default Delay Limit as 101.
[10/03 14:05:18     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/03 14:05:18     26s] Set Default Net Delay as 0 ps.
[10/03 14:05:18     26s] Set Default Net Load as 0 pF. 
[10/03 14:05:18     26s] Set Default Input Pin Transition as 1 ps.
[10/03 14:05:18     26s] **INFO: Analyzing IO path groups for slack adjustment
[10/03 14:05:18     26s] Effort level <high> specified for reg2reg_tmp.90428 path_group
[10/03 14:05:18     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/03 14:05:19     27s] AAE DB initialization (MEM=1410.3 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/03 14:05:19     27s] #################################################################################
[10/03 14:05:19     27s] # Design Stage: PreRoute
[10/03 14:05:19     27s] # Design Name: top
[10/03 14:05:19     27s] # Design Mode: 45nm
[10/03 14:05:19     27s] # Analysis Mode: MMMC Non-OCV 
[10/03 14:05:19     27s] # Parasitics Mode: No SPEF/RCDB 
[10/03 14:05:19     27s] # Signoff Settings: SI Off 
[10/03 14:05:19     27s] #################################################################################
[10/03 14:05:19     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1422.3M, InitMEM = 1418.3M)
[10/03 14:05:19     27s] Calculate delays in Single mode...
[10/03 14:05:19     27s] Start delay calculation (fullDC) (8 T). (MEM=1422.31)
[10/03 14:05:19     27s] siFlow : Timing analysis mode is single, using late cdB files
[10/03 14:05:19     27s] Start AAE Lib Loading. (MEM=1433.82)
[10/03 14:05:19     27s] End AAE Lib Loading. (MEM=1471.98 CPU=0:00:00.0 Real=0:00:00.0)
[10/03 14:05:19     27s] End AAE Lib Interpolated Model. (MEM=1471.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:05:19     28s] Total number of fetched objects 7260
[10/03 14:05:19     28s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:05:19     28s] End delay calculation. (MEM=2008.4 CPU=0:00:01.1 REAL=0:00:00.0)
[10/03 14:05:20     29s] End delay calculation (fullDC). (MEM=1849.01 CPU=0:00:01.8 REAL=0:00:01.0)
[10/03 14:05:20     29s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1849.0M) ***
[10/03 14:05:21     29s] **INFO: Disable pre-place timing setting for timing analysis
[10/03 14:05:21     29s] Set Using Default Delay Limit as 1000.
[10/03 14:05:21     29s] Set Default Net Delay as 1000 ps.
[10/03 14:05:21     29s] Set Default Input Pin Transition as 0.1 ps.
[10/03 14:05:21     29s] Set Default Net Load as 0.5 pF. 
[10/03 14:05:21     29s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/03 14:05:21     29s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1839.5M, EPOCH TIME: 1696313121.237884
[10/03 14:05:21     29s] Deleted 0 physical inst  (cell - / prefix -).
[10/03 14:05:21     29s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1839.5M, EPOCH TIME: 1696313121.238127
[10/03 14:05:21     29s] INFO: #ExclusiveGroups=0
[10/03 14:05:21     29s] INFO: There are no Exclusive Groups.
[10/03 14:05:21     29s] Extracting standard cell pins and blockage ...... 
[10/03 14:05:21     29s] Pin and blockage extraction finished
[10/03 14:05:21     29s] Extracting macro/IO cell pins and blockage ...... 
[10/03 14:05:21     29s] Pin and blockage extraction finished
[10/03 14:05:21     29s] *** Starting "NanoPlace(TM) placement v#6 (mem=1839.5M)" ...
[10/03 14:05:21     29s] Wait...
[10/03 14:05:21     29s] *** Build Buffered Sizing Timing Model
[10/03 14:05:21     29s] (cpu=0:00:00.3 mem=1903.5M) ***
[10/03 14:05:21     29s] *** Build Virtual Sizing Timing Model
[10/03 14:05:21     29s] (cpu=0:00:00.4 mem=1903.5M) ***
[10/03 14:05:21     29s] No user-set net weight.
[10/03 14:05:21     29s] Net fanout histogram:
[10/03 14:05:21     29s] 2		: 3782 (54.1%) nets
[10/03 14:05:21     29s] 3		: 1104 (15.8%) nets
[10/03 14:05:21     29s] 4     -	14	: 2053 (29.4%) nets
[10/03 14:05:21     29s] 15    -	39	: 25 (0.4%) nets
[10/03 14:05:21     29s] 40    -	79	: 6 (0.1%) nets
[10/03 14:05:21     29s] 80    -	159	: 15 (0.2%) nets
[10/03 14:05:21     29s] 160   -	319	: 3 (0.0%) nets
[10/03 14:05:21     29s] 320   -	639	: 0 (0.0%) nets
[10/03 14:05:21     29s] 640   -	1279	: 0 (0.0%) nets
[10/03 14:05:21     29s] 1280  -	2559	: 0 (0.0%) nets
[10/03 14:05:21     29s] 2560  -	5119	: 0 (0.0%) nets
[10/03 14:05:21     29s] 5120+		: 0 (0.0%) nets
[10/03 14:05:21     29s] no activity file in design. spp won't run.
[10/03 14:05:21     29s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/03 14:05:21     29s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/03 14:05:21     29s] Define the scan chains before using this option.
[10/03 14:05:21     29s] Type 'man IMPSP-9042' for more detail.
[10/03 14:05:21     29s] z: 2, totalTracks: 1
[10/03 14:05:21     29s] z: 4, totalTracks: 1
[10/03 14:05:21     29s] z: 6, totalTracks: 1
[10/03 14:05:21     29s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:05:21     29s] All LLGs are deleted
[10/03 14:05:21     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1903.5M, EPOCH TIME: 1696313121.604144
[10/03 14:05:21     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1696313121.604270
[10/03 14:05:21     29s] # Building top llgBox search-tree.
[10/03 14:05:21     29s] #std cell=6604 (0 fixed + 6604 movable) #buf cell=18 #inv cell=805 #block=0 (0 floating + 0 preplaced)
[10/03 14:05:21     29s] #ioInst=0 #net=6988 #term=25467 #term/net=3.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=391
[10/03 14:05:21     29s] stdCell: 6604 single + 0 double + 0 multi
[10/03 14:05:21     29s] Total standard cell length = 6.2837 (mm), area = 0.0088 (mm^2)
[10/03 14:05:21     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1903.5M, EPOCH TIME: 1696313121.606066
[10/03 14:05:21     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2031.6M, EPOCH TIME: 1696313121.610977
[10/03 14:05:21     29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:05:21     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2031.6M, EPOCH TIME: 1696313121.613916
[10/03 14:05:21     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2063.6M, EPOCH TIME: 1696313121.618795
[10/03 14:05:21     29s] Use non-trimmed site array because memory saving is not enough.
[10/03 14:05:21     29s] SiteArray: non-trimmed site array dimensions = 76 x 570
[10/03 14:05:21     29s] SiteArray: use 233,472 bytes
[10/03 14:05:21     29s] SiteArray: current memory after site array memory allocation 2063.8M
[10/03 14:05:21     29s] SiteArray: FP blocked sites are writable
[10/03 14:05:21     29s] Estimated cell power/ground rail width = 0.175 um
[10/03 14:05:21     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:05:21     29s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2031.8M, EPOCH TIME: 1696313121.625355
[10/03 14:05:21     29s] Process 0 wires and vias for routing blockage analysis
[10/03 14:05:21     29s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:2063.8M, EPOCH TIME: 1696313121.629744
[10/03 14:05:21     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2063.8M, EPOCH TIME: 1696313121.630325
[10/03 14:05:21     29s] 
[10/03 14:05:21     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:21     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.027, MEM:1935.8M, EPOCH TIME: 1696313121.632961
[10/03 14:05:21     29s] 
[10/03 14:05:21     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:21     29s] Average module density = 0.763.
[10/03 14:05:21     29s] Density for the design = 0.763.
[10/03 14:05:21     29s]        = stdcell_area 33072 sites (8797 um^2) / alloc_area 43320 sites (11523 um^2).
[10/03 14:05:21     29s] Pin Density = 0.5879.
[10/03 14:05:21     29s]             = total # of pins 25467 / total area 43320.
[10/03 14:05:21     29s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1935.8M, EPOCH TIME: 1696313121.634312
[10/03 14:05:21     29s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1696313121.634788
[10/03 14:05:21     29s] OPERPROF: Starting pre-place ADS at level 1, MEM:1935.8M, EPOCH TIME: 1696313121.635031
[10/03 14:05:21     29s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1935.8M, EPOCH TIME: 1696313121.636535
[10/03 14:05:21     29s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1935.8M, EPOCH TIME: 1696313121.636598
[10/03 14:05:21     29s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1696313121.636655
[10/03 14:05:21     29s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1935.8M, EPOCH TIME: 1696313121.636701
[10/03 14:05:21     29s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1935.8M, EPOCH TIME: 1696313121.636744
[10/03 14:05:21     29s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1696313121.636893
[10/03 14:05:21     29s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1935.8M, EPOCH TIME: 1696313121.636958
[10/03 14:05:21     29s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1696313121.637006
[10/03 14:05:21     29s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1935.8M, EPOCH TIME: 1696313121.637049
[10/03 14:05:21     29s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1935.8M, EPOCH TIME: 1696313121.637118
[10/03 14:05:21     29s] ADSU 0.763 -> 0.837. site 43320.000 -> 39496.800. GS 11.200
[10/03 14:05:21     29s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.006, MEM:1935.8M, EPOCH TIME: 1696313121.640905
[10/03 14:05:21     29s] OPERPROF: Starting spMPad at level 1, MEM:1625.8M, EPOCH TIME: 1696313121.642779
[10/03 14:05:21     29s] OPERPROF:   Starting spContextMPad at level 2, MEM:1625.8M, EPOCH TIME: 1696313121.643109
[10/03 14:05:21     29s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1625.8M, EPOCH TIME: 1696313121.643166
[10/03 14:05:21     29s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1625.8M, EPOCH TIME: 1696313121.643214
[10/03 14:05:21     29s] Initial padding reaches pin density 1.000 for top
[10/03 14:05:21     29s] InitPadU 0.837 -> 0.894 for top
[10/03 14:05:21     29s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[10/03 14:05:21     29s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1625.8M, EPOCH TIME: 1696313121.648402
[10/03 14:05:21     29s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1625.8M, EPOCH TIME: 1696313121.648847
[10/03 14:05:21     29s] === lastAutoLevel = 7 
[10/03 14:05:21     29s] OPERPROF: Starting spInitNetWt at level 1, MEM:1625.8M, EPOCH TIME: 1696313121.650285
[10/03 14:05:21     29s] no activity file in design. spp won't run.
[10/03 14:05:21     29s] [spp] 0
[10/03 14:05:21     29s] [adp] 0:1:1:3
[10/03 14:05:22     31s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.170, REAL:0.688, MEM:1718.4M, EPOCH TIME: 1696313122.338257
[10/03 14:05:22     31s] Clock gating cells determined by native netlist tracing.
[10/03 14:05:22     31s] no activity file in design. spp won't run.
[10/03 14:05:22     31s] no activity file in design. spp won't run.
[10/03 14:05:22     31s] OPERPROF: Starting npMain at level 1, MEM:1788.5M, EPOCH TIME: 1696313122.455496
[10/03 14:05:23     31s] OPERPROF:   Starting npPlace at level 2, MEM:1982.5M, EPOCH TIME: 1696313123.485184
[10/03 14:05:23     31s] Iteration  1: Total net bbox = 3.206e-10 (7.93e-11 2.41e-10)
[10/03 14:05:23     31s]               Est.  stn bbox = 3.411e-10 (8.35e-11 2.58e-10)
[10/03 14:05:23     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.5M
[10/03 14:05:23     31s] Iteration  2: Total net bbox = 3.206e-10 (7.93e-11 2.41e-10)
[10/03 14:05:23     31s]               Est.  stn bbox = 3.411e-10 (8.35e-11 2.58e-10)
[10/03 14:05:23     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.5M
[10/03 14:05:23     31s] exp_mt_sequential is set from setPlaceMode option to 1
[10/03 14:05:23     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[10/03 14:05:23     31s] place_exp_mt_interval set to default 32
[10/03 14:05:23     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/03 14:05:23     32s] Iteration  3: Total net bbox = 1.331e+02 (6.66e+01 6.64e+01)
[10/03 14:05:23     32s]               Est.  stn bbox = 1.645e+02 (8.23e+01 8.22e+01)
[10/03 14:05:23     32s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2125.7M
[10/03 14:05:23     32s] Total number of setup views is 1.
[10/03 14:05:23     32s] Total number of active setup views is 1.
[10/03 14:05:23     32s] Active setup views:
[10/03 14:05:23     32s]     generic_view
[10/03 14:05:24     35s] Iteration  4: Total net bbox = 4.117e+04 (2.12e+04 2.00e+04)
[10/03 14:05:24     35s]               Est.  stn bbox = 4.984e+04 (2.54e+04 2.44e+04)
[10/03 14:05:24     35s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 2125.7M
[10/03 14:05:24     37s] Iteration  5: Total net bbox = 4.096e+04 (1.96e+04 2.14e+04)
[10/03 14:05:24     37s]               Est.  stn bbox = 5.076e+04 (2.39e+04 2.68e+04)
[10/03 14:05:24     37s]               cpu = 0:00:02.6 real = 0:00:00.0 mem = 2125.7M
[10/03 14:05:24     37s] OPERPROF:   Finished npPlace at level 2, CPU:6.250, REAL:1.215, MEM:2029.6M, EPOCH TIME: 1696313124.700404
[10/03 14:05:24     37s] OPERPROF: Finished npMain at level 1, CPU:6.320, REAL:2.253, MEM:2029.6M, EPOCH TIME: 1696313124.708876
[10/03 14:05:24     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2029.6M, EPOCH TIME: 1696313124.710464
[10/03 14:05:24     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/03 14:05:24     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:2029.6M, EPOCH TIME: 1696313124.711669
[10/03 14:05:24     37s] OPERPROF: Starting npMain at level 1, MEM:2029.6M, EPOCH TIME: 1696313124.712293
[10/03 14:05:24     37s] OPERPROF:   Starting npPlace at level 2, MEM:2125.7M, EPOCH TIME: 1696313124.733594
[10/03 14:05:25     42s] Iteration  6: Total net bbox = 6.200e+04 (3.14e+04 3.06e+04)
[10/03 14:05:25     42s]               Est.  stn bbox = 7.359e+04 (3.68e+04 3.68e+04)
[10/03 14:05:25     42s]               cpu = 0:00:04.5 real = 0:00:01.0 mem = 2256.4M
[10/03 14:05:25     42s] OPERPROF:   Finished npPlace at level 2, CPU:4.460, REAL:0.865, MEM:2160.3M, EPOCH TIME: 1696313125.598483
[10/03 14:05:25     42s] OPERPROF: Finished npMain at level 1, CPU:4.550, REAL:0.897, MEM:2032.3M, EPOCH TIME: 1696313125.609409
[10/03 14:05:25     42s] Legalizing MH Cells... 0 / 0 (level 4)
[10/03 14:05:25     42s] No instances found in the vector
[10/03 14:05:25     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2032.3M, DRC: 0)
[10/03 14:05:25     42s] 0 (out of 0) MH cells were successfully legalized.
[10/03 14:05:25     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2032.3M, EPOCH TIME: 1696313125.610277
[10/03 14:05:25     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/03 14:05:25     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2032.3M, EPOCH TIME: 1696313125.610836
[10/03 14:05:25     42s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2032.3M, EPOCH TIME: 1696313125.610976
[10/03 14:05:25     42s] Starting Early Global Route rough congestion estimation: mem = 2032.3M
[10/03 14:05:25     42s] (I)      ==================== Layers =====================
[10/03 14:05:25     42s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:25     42s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/03 14:05:25     42s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:25     42s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[10/03 14:05:25     42s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[10/03 14:05:25     42s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[10/03 14:05:25     42s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[10/03 14:05:25     42s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[10/03 14:05:25     42s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[10/03 14:05:25     42s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:25     42s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[10/03 14:05:25     42s] (I)      |   0 |  0 |  active |   other |        |    MS |
[10/03 14:05:25     42s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[10/03 14:05:25     42s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:25     42s] (I)      Started Import and model ( Curr Mem: 2032.31 MB )
[10/03 14:05:25     42s] (I)      Default pattern map key = top_default.
[10/03 14:05:25     42s] (I)      == Non-default Options ==
[10/03 14:05:25     42s] (I)      Print mode                                         : 2
[10/03 14:05:25     42s] (I)      Stop if highly congested                           : false
[10/03 14:05:25     42s] (I)      Maximum routing layer                              : 6
[10/03 14:05:25     42s] (I)      Assign partition pins                              : false
[10/03 14:05:25     42s] (I)      Support large GCell                                : true
[10/03 14:05:25     42s] (I)      Number of threads                                  : 8
[10/03 14:05:25     42s] (I)      Number of rows per GCell                           : 5
[10/03 14:05:25     42s] (I)      Max num rows per GCell                             : 32
[10/03 14:05:25     42s] (I)      Method to set GCell size                           : row
[10/03 14:05:25     42s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/03 14:05:25     42s] (I)      Use row-based GCell size
[10/03 14:05:25     42s] (I)      Use row-based GCell align
[10/03 14:05:25     42s] (I)      layer 0 area = 0
[10/03 14:05:25     42s] (I)      layer 1 area = 0
[10/03 14:05:25     42s] (I)      layer 2 area = 0
[10/03 14:05:25     42s] (I)      layer 3 area = 0
[10/03 14:05:25     42s] (I)      layer 4 area = 0
[10/03 14:05:25     42s] (I)      layer 5 area = 0
[10/03 14:05:25     42s] (I)      GCell unit size   : 2800
[10/03 14:05:25     42s] (I)      GCell multiplier  : 5
[10/03 14:05:25     42s] (I)      GCell row height  : 2800
[10/03 14:05:25     42s] (I)      Actual row height : 2800
[10/03 14:05:25     42s] (I)      GCell align ref   : 8360 8120
[10/03 14:05:25     42s] [NR-eGR] Track table information for default rule: 
[10/03 14:05:25     42s] [NR-eGR] metal1 has single uniform track structure
[10/03 14:05:25     42s] [NR-eGR] metal2 has single uniform track structure
[10/03 14:05:25     42s] [NR-eGR] metal3 has single uniform track structure
[10/03 14:05:25     42s] [NR-eGR] metal4 has single uniform track structure
[10/03 14:05:25     42s] [NR-eGR] metal5 has single uniform track structure
[10/03 14:05:25     42s] [NR-eGR] metal6 has single uniform track structure
[10/03 14:05:25     42s] (I)      ============== Default via ===============
[10/03 14:05:25     42s] (I)      +---+------------------+-----------------+
[10/03 14:05:25     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/03 14:05:25     42s] (I)      +---+------------------+-----------------+
[10/03 14:05:25     42s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[10/03 14:05:25     42s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[10/03 14:05:25     42s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[10/03 14:05:25     42s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[10/03 14:05:25     42s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[10/03 14:05:25     42s] (I)      +---+------------------+-----------------+
[10/03 14:05:25     42s] [NR-eGR] Read 0 PG shapes
[10/03 14:05:25     42s] [NR-eGR] Read 0 clock shapes
[10/03 14:05:25     42s] [NR-eGR] Read 0 other shapes
[10/03 14:05:25     42s] [NR-eGR] #Routing Blockages  : 0
[10/03 14:05:25     42s] [NR-eGR] #Instance Blockages : 0
[10/03 14:05:25     42s] [NR-eGR] #PG Blockages       : 0
[10/03 14:05:25     42s] [NR-eGR] #Halo Blockages     : 0
[10/03 14:05:25     42s] [NR-eGR] #Boundary Blockages : 0
[10/03 14:05:25     42s] [NR-eGR] #Clock Blockages    : 0
[10/03 14:05:25     42s] [NR-eGR] #Other Blockages    : 0
[10/03 14:05:25     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/03 14:05:25     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/03 14:05:25     42s] [NR-eGR] Read 6857 nets ( ignored 0 )
[10/03 14:05:25     42s] (I)      early_global_route_priority property id does not exist.
[10/03 14:05:25     42s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/03 14:05:25     42s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:25     42s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:25     42s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:25     42s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:25     42s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:25     42s] (I)      Number of ignored nets                =      0
[10/03 14:05:25     42s] (I)      Number of connected nets              =      0
[10/03 14:05:25     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of clock nets                  =     19.  Ignored: No
[10/03 14:05:25     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/03 14:05:25     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/03 14:05:25     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/03 14:05:25     42s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[10/03 14:05:25     42s] (I)      Ndr track 0 does not exist
[10/03 14:05:25     42s] (I)      ---------------------Grid Graph Info--------------------
[10/03 14:05:25     42s] (I)      Routing area        : (0, 0) - (233320, 229040)
[10/03 14:05:25     42s] (I)      Core area           : (8360, 8120) - (224960, 220920)
[10/03 14:05:25     42s] (I)      Site width          :   380  (dbu)
[10/03 14:05:25     42s] (I)      Row height          :  2800  (dbu)
[10/03 14:05:25     42s] (I)      GCell row height    :  2800  (dbu)
[10/03 14:05:25     42s] (I)      GCell width         : 14000  (dbu)
[10/03 14:05:25     42s] (I)      GCell height        : 14000  (dbu)
[10/03 14:05:25     42s] (I)      Grid                :    17    17     6
[10/03 14:05:25     42s] (I)      Layer numbers       :     1     2     3     4     5     6
[10/03 14:05:25     42s] (I)      Vertical capacity   :     0 14000     0 14000     0 14000
[10/03 14:05:25     42s] (I)      Horizontal capacity :     0     0 14000     0 14000     0
[10/03 14:05:25     42s] (I)      Default wire width  :   140   140   140   280   280   280
[10/03 14:05:25     42s] (I)      Default wire space  :   130   140   140   280   280   280
[10/03 14:05:25     42s] (I)      Default wire pitch  :   270   280   280   560   560   560
[10/03 14:05:25     42s] (I)      Default pitch size  :   270   380   280   560   560   560
[10/03 14:05:25     42s] (I)      First track coord   :   140   190   140   710   420   710
[10/03 14:05:25     42s] (I)      Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00
[10/03 14:05:25     42s] (I)      Total num of tracks :   818   614   818   416   409   416
[10/03 14:05:25     42s] (I)      Num of masks        :     1     1     1     1     1     1
[10/03 14:05:25     42s] (I)      Num of trim masks   :     0     0     0     0     0     0
[10/03 14:05:25     42s] (I)      --------------------------------------------------------
[10/03 14:05:25     42s] 
[10/03 14:05:25     42s] [NR-eGR] ============ Routing rule table ============
[10/03 14:05:25     42s] [NR-eGR] Rule id: 0  Nets: 6857
[10/03 14:05:25     42s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/03 14:05:25     42s] (I)                    Layer    2    3    4    5    6 
[10/03 14:05:25     42s] (I)                    Pitch  380  280  560  560  560 
[10/03 14:05:25     42s] (I)             #Used tracks    1    1    1    1    1 
[10/03 14:05:25     42s] (I)       #Fully used tracks    1    1    1    1    1 
[10/03 14:05:25     42s] [NR-eGR] ========================================
[10/03 14:05:25     42s] [NR-eGR] 
[10/03 14:05:25     42s] (I)      =============== Blocked Tracks ===============
[10/03 14:05:25     42s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:25     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/03 14:05:25     42s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:25     42s] (I)      |     1 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      |     2 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      |     3 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      |     4 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      |     5 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      |     6 |       0 |        0 |         0.00% |
[10/03 14:05:25     42s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:25     42s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2032.31 MB )
[10/03 14:05:25     42s] (I)      Reset routing kernel
[10/03 14:05:25     42s] (I)      numLocalWires=20998  numGlobalNetBranches=6795  numLocalNetBranches=3737
[10/03 14:05:25     42s] (I)      totalPins=24945  totalGlobalPin=11630 (46.62%)
[10/03 14:05:25     42s] (I)      total 2D Cap : 45441 = (20859 H, 24582 V)
[10/03 14:05:25     42s] (I)      
[10/03 14:05:25     42s] (I)      ============  Phase 1a Route ============
[10/03 14:05:25     42s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/03 14:05:25     42s] (I)      Usage: 10331 = (5064 H, 5267 V) = (24.28% H, 21.43% V) = (3.545e+04um H, 3.687e+04um V)
[10/03 14:05:25     42s] (I)      
[10/03 14:05:25     42s] (I)      ============  Phase 1b Route ============
[10/03 14:05:25     42s] (I)      Usage: 10341 = (5064 H, 5277 V) = (24.28% H, 21.47% V) = (3.545e+04um H, 3.694e+04um V)
[10/03 14:05:25     42s] (I)      eGR overflow: 6.70% H + 14.79% V
[10/03 14:05:25     42s] 
[10/03 14:05:25     42s] [NR-eGR] Overflow after Early Global Route 2.76% H + 2.41% V
[10/03 14:05:25     42s] Finished Early Global Route rough congestion estimation: mem = 2032.3M
[10/03 14:05:25     42s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.051, MEM:2032.3M, EPOCH TIME: 1696313125.661701
[10/03 14:05:25     42s] earlyGlobalRoute rough estimation gcell size 5 row height
[10/03 14:05:25     42s] OPERPROF: Starting CDPad at level 1, MEM:2032.3M, EPOCH TIME: 1696313125.661908
[10/03 14:05:25     42s] CDPadU 0.894 -> 0.896. R=0.837, N=6604, GS=7.000
[10/03 14:05:25     42s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.022, MEM:2032.3M, EPOCH TIME: 1696313125.683875
[10/03 14:05:25     42s] OPERPROF: Starting npMain at level 1, MEM:2032.3M, EPOCH TIME: 1696313125.684585
[10/03 14:05:25     42s] OPERPROF:   Starting npPlace at level 2, MEM:2128.3M, EPOCH TIME: 1696313125.705675
[10/03 14:05:25     42s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.015, MEM:2138.0M, EPOCH TIME: 1696313125.720830
[10/03 14:05:25     42s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.045, MEM:2042.0M, EPOCH TIME: 1696313125.729671
[10/03 14:05:25     42s] Global placement CDP skipped at cutLevel 7.
[10/03 14:05:25     42s] Iteration  7: Total net bbox = 7.158e+04 (3.52e+04 3.64e+04)
[10/03 14:05:25     42s]               Est.  stn bbox = 8.390e+04 (4.09e+04 4.30e+04)
[10/03 14:05:25     42s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2042.0M
[10/03 14:05:26     44s] 
[10/03 14:05:26     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:05:26     44s] TLC MultiMap info (StdDelay):
[10/03 14:05:26     44s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:05:26     44s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:05:26     44s]  Setting StdDelay to: 33.1ps
[10/03 14:05:26     44s] 
[10/03 14:05:26     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:05:26     44s] nrCritNet: 0.00% ( 0 / 6988 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[10/03 14:05:27     45s] nrCritNet: 0.00% ( 0 / 6988 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[10/03 14:05:27     45s] Iteration  8: Total net bbox = 7.158e+04 (3.52e+04 3.64e+04)
[10/03 14:05:27     45s]               Est.  stn bbox = 8.390e+04 (4.09e+04 4.30e+04)
[10/03 14:05:27     45s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 2010.0M
[10/03 14:05:27     45s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2010.0M, EPOCH TIME: 1696313127.236054
[10/03 14:05:27     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/03 14:05:27     45s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2010.0M, EPOCH TIME: 1696313127.236774
[10/03 14:05:27     45s] OPERPROF: Starting npMain at level 1, MEM:2010.0M, EPOCH TIME: 1696313127.237376
[10/03 14:05:27     45s] OPERPROF:   Starting npPlace at level 2, MEM:2138.0M, EPOCH TIME: 1696313127.263549
[10/03 14:05:28     51s] OPERPROF:   Finished npPlace at level 2, CPU:6.210, REAL:1.105, MEM:2170.0M, EPOCH TIME: 1696313128.368274
[10/03 14:05:28     51s] OPERPROF: Finished npMain at level 1, CPU:6.330, REAL:1.146, MEM:2042.0M, EPOCH TIME: 1696313128.383663
[10/03 14:05:28     51s] Legalizing MH Cells... 0 / 0 (level 5)
[10/03 14:05:28     51s] No instances found in the vector
[10/03 14:05:28     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2042.0M, DRC: 0)
[10/03 14:05:28     51s] 0 (out of 0) MH cells were successfully legalized.
[10/03 14:05:28     51s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2042.0M, EPOCH TIME: 1696313128.384708
[10/03 14:05:28     51s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/03 14:05:28     51s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2042.0M, EPOCH TIME: 1696313128.385260
[10/03 14:05:28     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2042.0M, EPOCH TIME: 1696313128.385397
[10/03 14:05:28     51s] Starting Early Global Route rough congestion estimation: mem = 2042.0M
[10/03 14:05:28     51s] (I)      ==================== Layers =====================
[10/03 14:05:28     51s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:28     51s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/03 14:05:28     51s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:28     51s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[10/03 14:05:28     51s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[10/03 14:05:28     51s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[10/03 14:05:28     51s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[10/03 14:05:28     51s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[10/03 14:05:28     51s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[10/03 14:05:28     51s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:28     51s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[10/03 14:05:28     51s] (I)      |   0 |  0 |  active |   other |        |    MS |
[10/03 14:05:28     51s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[10/03 14:05:28     51s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:28     51s] (I)      Started Import and model ( Curr Mem: 2041.99 MB )
[10/03 14:05:28     51s] (I)      Default pattern map key = top_default.
[10/03 14:05:28     51s] (I)      == Non-default Options ==
[10/03 14:05:28     51s] (I)      Print mode                                         : 2
[10/03 14:05:28     51s] (I)      Stop if highly congested                           : false
[10/03 14:05:28     51s] (I)      Maximum routing layer                              : 6
[10/03 14:05:28     51s] (I)      Assign partition pins                              : false
[10/03 14:05:28     51s] (I)      Support large GCell                                : true
[10/03 14:05:28     51s] (I)      Number of threads                                  : 8
[10/03 14:05:28     51s] (I)      Number of rows per GCell                           : 3
[10/03 14:05:28     51s] (I)      Max num rows per GCell                             : 32
[10/03 14:05:28     51s] (I)      Method to set GCell size                           : row
[10/03 14:05:28     51s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/03 14:05:28     51s] (I)      Use row-based GCell size
[10/03 14:05:28     51s] (I)      Use row-based GCell align
[10/03 14:05:28     51s] (I)      layer 0 area = 0
[10/03 14:05:28     51s] (I)      layer 1 area = 0
[10/03 14:05:28     51s] (I)      layer 2 area = 0
[10/03 14:05:28     51s] (I)      layer 3 area = 0
[10/03 14:05:28     51s] (I)      layer 4 area = 0
[10/03 14:05:28     51s] (I)      layer 5 area = 0
[10/03 14:05:28     51s] (I)      GCell unit size   : 2800
[10/03 14:05:28     51s] (I)      GCell multiplier  : 3
[10/03 14:05:28     51s] (I)      GCell row height  : 2800
[10/03 14:05:28     51s] (I)      Actual row height : 2800
[10/03 14:05:28     51s] (I)      GCell align ref   : 8360 8120
[10/03 14:05:28     51s] [NR-eGR] Track table information for default rule: 
[10/03 14:05:28     51s] [NR-eGR] metal1 has single uniform track structure
[10/03 14:05:28     51s] [NR-eGR] metal2 has single uniform track structure
[10/03 14:05:28     51s] [NR-eGR] metal3 has single uniform track structure
[10/03 14:05:28     51s] [NR-eGR] metal4 has single uniform track structure
[10/03 14:05:28     51s] [NR-eGR] metal5 has single uniform track structure
[10/03 14:05:28     51s] [NR-eGR] metal6 has single uniform track structure
[10/03 14:05:28     51s] (I)      ============== Default via ===============
[10/03 14:05:28     51s] (I)      +---+------------------+-----------------+
[10/03 14:05:28     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/03 14:05:28     51s] (I)      +---+------------------+-----------------+
[10/03 14:05:28     51s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[10/03 14:05:28     51s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[10/03 14:05:28     51s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[10/03 14:05:28     51s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[10/03 14:05:28     51s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[10/03 14:05:28     51s] (I)      +---+------------------+-----------------+
[10/03 14:05:28     51s] [NR-eGR] Read 0 PG shapes
[10/03 14:05:28     51s] [NR-eGR] Read 0 clock shapes
[10/03 14:05:28     51s] [NR-eGR] Read 0 other shapes
[10/03 14:05:28     51s] [NR-eGR] #Routing Blockages  : 0
[10/03 14:05:28     51s] [NR-eGR] #Instance Blockages : 0
[10/03 14:05:28     51s] [NR-eGR] #PG Blockages       : 0
[10/03 14:05:28     51s] [NR-eGR] #Halo Blockages     : 0
[10/03 14:05:28     51s] [NR-eGR] #Boundary Blockages : 0
[10/03 14:05:28     51s] [NR-eGR] #Clock Blockages    : 0
[10/03 14:05:28     51s] [NR-eGR] #Other Blockages    : 0
[10/03 14:05:28     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/03 14:05:28     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/03 14:05:28     51s] [NR-eGR] Read 6988 nets ( ignored 0 )
[10/03 14:05:28     51s] (I)      early_global_route_priority property id does not exist.
[10/03 14:05:28     51s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/03 14:05:28     51s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:28     51s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:28     51s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:28     51s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:28     51s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:28     51s] (I)      Number of ignored nets                =      0
[10/03 14:05:28     51s] (I)      Number of connected nets              =      0
[10/03 14:05:28     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of clock nets                  =     19.  Ignored: No
[10/03 14:05:28     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/03 14:05:28     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/03 14:05:28     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/03 14:05:28     51s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[10/03 14:05:28     51s] (I)      Ndr track 0 does not exist
[10/03 14:05:28     51s] (I)      ---------------------Grid Graph Info--------------------
[10/03 14:05:28     51s] (I)      Routing area        : (0, 0) - (233320, 229040)
[10/03 14:05:28     51s] (I)      Core area           : (8360, 8120) - (224960, 220920)
[10/03 14:05:28     51s] (I)      Site width          :   380  (dbu)
[10/03 14:05:28     51s] (I)      Row height          :  2800  (dbu)
[10/03 14:05:28     51s] (I)      GCell row height    :  2800  (dbu)
[10/03 14:05:28     51s] (I)      GCell width         :  8400  (dbu)
[10/03 14:05:28     51s] (I)      GCell height        :  8400  (dbu)
[10/03 14:05:28     51s] (I)      Grid                :    28    27     6
[10/03 14:05:28     51s] (I)      Layer numbers       :     1     2     3     4     5     6
[10/03 14:05:28     51s] (I)      Vertical capacity   :     0  8400     0  8400     0  8400
[10/03 14:05:28     51s] (I)      Horizontal capacity :     0     0  8400     0  8400     0
[10/03 14:05:28     51s] (I)      Default wire width  :   140   140   140   280   280   280
[10/03 14:05:28     51s] (I)      Default wire space  :   130   140   140   280   280   280
[10/03 14:05:28     51s] (I)      Default wire pitch  :   270   280   280   560   560   560
[10/03 14:05:28     51s] (I)      Default pitch size  :   270   380   280   560   560   560
[10/03 14:05:28     51s] (I)      First track coord   :   140   190   140   710   420   710
[10/03 14:05:28     51s] (I)      Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00
[10/03 14:05:28     51s] (I)      Total num of tracks :   818   614   818   416   409   416
[10/03 14:05:28     51s] (I)      Num of masks        :     1     1     1     1     1     1
[10/03 14:05:28     51s] (I)      Num of trim masks   :     0     0     0     0     0     0
[10/03 14:05:28     51s] (I)      --------------------------------------------------------
[10/03 14:05:28     51s] 
[10/03 14:05:28     51s] [NR-eGR] ============ Routing rule table ============
[10/03 14:05:28     51s] [NR-eGR] Rule id: 0  Nets: 6988
[10/03 14:05:28     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/03 14:05:28     51s] (I)                    Layer    2    3    4    5    6 
[10/03 14:05:28     51s] (I)                    Pitch  380  280  560  560  560 
[10/03 14:05:28     51s] (I)             #Used tracks    1    1    1    1    1 
[10/03 14:05:28     51s] (I)       #Fully used tracks    1    1    1    1    1 
[10/03 14:05:28     51s] [NR-eGR] ========================================
[10/03 14:05:28     51s] [NR-eGR] 
[10/03 14:05:28     51s] (I)      =============== Blocked Tracks ===============
[10/03 14:05:28     51s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:28     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/03 14:05:28     51s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:28     51s] (I)      |     1 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      |     2 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      |     3 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      |     4 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      |     5 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      |     6 |       0 |        0 |         0.00% |
[10/03 14:05:28     51s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:28     51s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2041.99 MB )
[10/03 14:05:28     51s] (I)      Reset routing kernel
[10/03 14:05:28     51s] (I)      numLocalWires=13952  numGlobalNetBranches=4821  numLocalNetBranches=2180
[10/03 14:05:28     51s] (I)      totalPins=25467  totalGlobalPin=16640 (65.34%)
[10/03 14:05:28     51s] (I)      total 2D Cap : 73398 = (34356 H, 39042 V)
[10/03 14:05:28     51s] (I)      
[10/03 14:05:28     51s] (I)      ============  Phase 1a Route ============
[10/03 14:05:28     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/03 14:05:28     51s] (I)      Usage: 20529 = (9577 H, 10952 V) = (27.88% H, 28.05% V) = (4.022e+04um H, 4.600e+04um V)
[10/03 14:05:28     51s] (I)      
[10/03 14:05:28     51s] (I)      ============  Phase 1b Route ============
[10/03 14:05:28     51s] (I)      Usage: 20536 = (9580 H, 10956 V) = (27.88% H, 28.06% V) = (4.024e+04um H, 4.602e+04um V)
[10/03 14:05:28     51s] (I)      eGR overflow: 0.14% H + 1.53% V
[10/03 14:05:28     51s] 
[10/03 14:05:28     51s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.79% V
[10/03 14:05:28     51s] Finished Early Global Route rough congestion estimation: mem = 2042.0M
[10/03 14:05:28     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.059, MEM:2042.0M, EPOCH TIME: 1696313128.444088
[10/03 14:05:28     51s] earlyGlobalRoute rough estimation gcell size 3 row height
[10/03 14:05:28     51s] OPERPROF: Starting CDPad at level 1, MEM:2042.0M, EPOCH TIME: 1696313128.444332
[10/03 14:05:28     51s] CDPadU 0.896 -> 0.897. R=0.837, N=6604, GS=4.200
[10/03 14:05:28     51s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.028, MEM:2042.0M, EPOCH TIME: 1696313128.472190
[10/03 14:05:28     51s] OPERPROF: Starting npMain at level 1, MEM:2042.0M, EPOCH TIME: 1696313128.473033
[10/03 14:05:28     51s] OPERPROF:   Starting npPlace at level 2, MEM:2138.0M, EPOCH TIME: 1696313128.497180
[10/03 14:05:28     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.016, MEM:2138.0M, EPOCH TIME: 1696313128.513629
[10/03 14:05:28     52s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.050, MEM:2042.0M, EPOCH TIME: 1696313128.523033
[10/03 14:05:28     52s] Global placement CDP skipped at cutLevel 9.
[10/03 14:05:28     52s] Iteration  9: Total net bbox = 7.591e+04 (3.62e+04 3.97e+04)
[10/03 14:05:28     52s]               Est.  stn bbox = 8.838e+04 (4.17e+04 4.67e+04)
[10/03 14:05:28     52s]               cpu = 0:00:06.7 real = 0:00:01.0 mem = 2042.0M
[10/03 14:05:29     53s] nrCritNet: 0.00% ( 0 / 6988 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[10/03 14:05:30     54s] nrCritNet: 0.00% ( 0 / 6988 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[10/03 14:05:30     54s] Iteration 10: Total net bbox = 7.591e+04 (3.62e+04 3.97e+04)
[10/03 14:05:30     54s]               Est.  stn bbox = 8.838e+04 (4.17e+04 4.67e+04)
[10/03 14:05:30     54s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 2010.0M
[10/03 14:05:30     54s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2010.0M, EPOCH TIME: 1696313130.070919
[10/03 14:05:30     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/03 14:05:30     54s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2010.0M, EPOCH TIME: 1696313130.071647
[10/03 14:05:30     54s] Legalizing MH Cells... 0 / 0 (level 7)
[10/03 14:05:30     54s] No instances found in the vector
[10/03 14:05:30     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2010.0M, DRC: 0)
[10/03 14:05:30     54s] 0 (out of 0) MH cells were successfully legalized.
[10/03 14:05:30     54s] OPERPROF: Starting npMain at level 1, MEM:2010.0M, EPOCH TIME: 1696313130.072281
[10/03 14:05:30     54s] OPERPROF:   Starting npPlace at level 2, MEM:2138.0M, EPOCH TIME: 1696313130.099390
[10/03 14:05:30     57s] GP RA stats: MHOnly 0 nrInst 6604 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/03 14:05:31     60s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2394.1M, EPOCH TIME: 1696313131.167018
[10/03 14:05:31     60s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2394.1M, EPOCH TIME: 1696313131.167249
[10/03 14:05:31     60s] OPERPROF:   Finished npPlace at level 2, CPU:6.010, REAL:1.071, MEM:2170.0M, EPOCH TIME: 1696313131.170697
[10/03 14:05:31     60s] OPERPROF: Finished npMain at level 1, CPU:6.120, REAL:1.111, MEM:2042.0M, EPOCH TIME: 1696313131.183595
[10/03 14:05:31     60s] Iteration 11: Total net bbox = 7.605e+04 (3.66e+04 3.94e+04)
[10/03 14:05:31     60s]               Est.  stn bbox = 8.833e+04 (4.21e+04 4.62e+04)
[10/03 14:05:31     60s]               cpu = 0:00:06.1 real = 0:00:01.0 mem = 2042.0M
[10/03 14:05:31     60s] [adp] clock
[10/03 14:05:31     60s] [adp] weight, nr nets, wire length
[10/03 14:05:31     60s] [adp]      0       19  997.044000
[10/03 14:05:31     60s] [adp] data
[10/03 14:05:31     60s] [adp] weight, nr nets, wire length
[10/03 14:05:31     60s] [adp]      0     6969  75091.317500
[10/03 14:05:31     60s] [adp] 0.000000|0.000000|0.000000
[10/03 14:05:31     60s] Iteration 12: Total net bbox = 7.605e+04 (3.66e+04 3.94e+04)
[10/03 14:05:31     60s]               Est.  stn bbox = 8.833e+04 (4.21e+04 4.62e+04)
[10/03 14:05:31     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2042.0M
[10/03 14:05:31     60s] *** cost = 7.605e+04 (3.66e+04 3.94e+04) (cpu for global=0:00:29.6) real=0:00:09.0***
[10/03 14:05:31     60s] Placement multithread real runtime: 0:00:09.0 with 8 threads.
[10/03 14:05:31     60s] Info: 18 clock gating cells identified, 0 (on average) moved 0/5
[10/03 14:05:31     60s] Saved padding area to DB
[10/03 14:05:31     60s] All LLGs are deleted
[10/03 14:05:31     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.0M, EPOCH TIME: 1696313131.218836
[10/03 14:05:31     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.0M, EPOCH TIME: 1696313131.218978
[10/03 14:05:31     60s] Solver runtime cpu: 0:00:22.4 real: 0:00:04.0
[10/03 14:05:31     60s] Core Placement runtime cpu: 0:00:23.6 real: 0:00:05.0
[10/03 14:05:31     60s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/03 14:05:31     60s] Type 'man IMPSP-9025' for more detail.
[10/03 14:05:31     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2042.0M, EPOCH TIME: 1696313131.220270
[10/03 14:05:31     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2042.0M, EPOCH TIME: 1696313131.220376
[10/03 14:05:31     60s] z: 2, totalTracks: 1
[10/03 14:05:31     60s] z: 4, totalTracks: 1
[10/03 14:05:31     60s] z: 6, totalTracks: 1
[10/03 14:05:31     60s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:05:31     60s] All LLGs are deleted
[10/03 14:05:31     60s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2042.0M, EPOCH TIME: 1696313131.223761
[10/03 14:05:31     60s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2042.0M, EPOCH TIME: 1696313131.223856
[10/03 14:05:31     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2042.0M, EPOCH TIME: 1696313131.225116
[10/03 14:05:31     60s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2138.0M, EPOCH TIME: 1696313131.227745
[10/03 14:05:31     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:05:31     60s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2138.0M, EPOCH TIME: 1696313131.230601
[10/03 14:05:31     60s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.005, MEM:2170.0M, EPOCH TIME: 1696313131.235119
[10/03 14:05:31     60s] Fast DP-INIT is on for default
[10/03 14:05:31     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:05:31     60s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2170.0M, EPOCH TIME: 1696313131.236357
[10/03 14:05:31     60s] 
[10/03 14:05:31     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:31     60s] OPERPROF:       Starting CMU at level 4, MEM:2170.0M, EPOCH TIME: 1696313131.237064
[10/03 14:05:31     60s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2170.0M, EPOCH TIME: 1696313131.240764
[10/03 14:05:31     60s] 
[10/03 14:05:31     60s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:05:31     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:2042.0M, EPOCH TIME: 1696313131.241954
[10/03 14:05:31     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2042.0M, EPOCH TIME: 1696313131.242021
[10/03 14:05:31     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2042.0M, EPOCH TIME: 1696313131.244482
[10/03 14:05:31     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2042.0MB).
[10/03 14:05:31     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.026, MEM:2042.0M, EPOCH TIME: 1696313131.246195
[10/03 14:05:31     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.026, MEM:2042.0M, EPOCH TIME: 1696313131.246245
[10/03 14:05:31     60s] TDRefine: refinePlace mode is spiral
[10/03 14:05:31     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90428.1
[10/03 14:05:31     60s] OPERPROF: Starting RefinePlace at level 1, MEM:2042.0M, EPOCH TIME: 1696313131.246313
[10/03 14:05:31     60s] *** Starting refinePlace (0:01:01 mem=2042.0M) ***
[10/03 14:05:31     60s] Total net bbox length = 7.609e+04 (3.658e+04 3.951e+04) (ext = 7.463e+03)
[10/03 14:05:31     60s] 
[10/03 14:05:31     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:31     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/03 14:05:31     60s] (I)      Default pattern map key = top_default.
[10/03 14:05:31     60s] (I)      Default pattern map key = top_default.
[10/03 14:05:31     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2042.0M, EPOCH TIME: 1696313131.255178
[10/03 14:05:31     60s] Starting refinePlace ...
[10/03 14:05:31     60s] (I)      Default pattern map key = top_default.
[10/03 14:05:31     60s] (I)      Default pattern map key = top_default.
[10/03 14:05:31     60s] ** Cut row section cpu time 0:00:00.0.
[10/03 14:05:31     60s]    Spread Effort: high, standalone mode, useDDP on.
[10/03 14:05:31     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2042.0MB) @(0:01:01 - 0:01:01).
[10/03 14:05:31     60s] Move report: preRPlace moves 6604 insts, mean move: 0.16 um, max move: 2.26 um 
[10/03 14:05:31     60s] 	Max move on inst (randomize/f_func/sbox1a/U112): (87.87, 13.86) --> (88.73, 15.26)
[10/03 14:05:31     60s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR3_X1
[10/03 14:05:31     60s] wireLenOptFixPriorityInst 0 inst fixed
[10/03 14:05:31     60s] tweakage running in 8 threads.
[10/03 14:05:31     60s] Placement tweakage begins.
[10/03 14:05:31     60s] wire length = 9.196e+04
[10/03 14:05:31     61s] wire length = 8.959e+04
[10/03 14:05:31     61s] Placement tweakage ends.
[10/03 14:05:31     61s] Move report: tweak moves 1987 insts, mean move: 1.33 um, max move: 10.54 um 
[10/03 14:05:31     61s] 	Max move on inst (key_scheduler/U617): (20.90, 25.06) --> (15.96, 19.46)
[10/03 14:05:31     61s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:00.0, mem=2046.6MB) @(0:01:01 - 0:01:02).
[10/03 14:05:31     61s] 
[10/03 14:05:31     61s] Running Spiral MT with 8 threads  fetchWidth=9 
[10/03 14:05:32     62s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/03 14:05:32     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[10/03 14:05:32     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/03 14:05:32     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2046.6MB) @(0:01:02 - 0:01:02).
[10/03 14:05:32     62s] Move report: Detail placement moves 6604 insts, mean move: 0.49 um, max move: 10.47 um 
[10/03 14:05:32     62s] 	Max move on inst (key_scheduler/U617): (20.83, 25.06) --> (15.96, 19.46)
[10/03 14:05:32     62s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2046.6MB
[10/03 14:05:32     62s] Statistics of distance of Instance movement in refine placement:
[10/03 14:05:32     62s]   maximum (X+Y) =        10.47 um
[10/03 14:05:32     62s]   inst (key_scheduler/U617) with max move: (20.8335, 25.0575) -> (15.96, 19.46)
[10/03 14:05:32     62s]   mean    (X+Y) =         0.49 um
[10/03 14:05:32     62s] Summary Report:
[10/03 14:05:32     62s] Instances move: 6604 (out of 6604 movable)
[10/03 14:05:32     62s] Instances flipped: 0
[10/03 14:05:32     62s] Mean displacement: 0.49 um
[10/03 14:05:32     62s] Max displacement: 10.47 um (Instance: key_scheduler/U617) (20.8335, 25.0575) -> (15.96, 19.46)
[10/03 14:05:32     62s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[10/03 14:05:32     62s] Total instances moved : 6604
[10/03 14:05:32     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.570, REAL:0.908, MEM:2046.6M, EPOCH TIME: 1696313132.162700
[10/03 14:05:32     62s] Total net bbox length = 7.507e+04 (3.559e+04 3.948e+04) (ext = 7.275e+03)
[10/03 14:05:32     62s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2046.6MB
[10/03 14:05:32     62s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2046.6MB) @(0:01:01 - 0:01:02).
[10/03 14:05:32     62s] *** Finished refinePlace (0:01:02 mem=2046.6M) ***
[10/03 14:05:32     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90428.1
[10/03 14:05:32     62s] OPERPROF: Finished RefinePlace at level 1, CPU:1.580, REAL:0.920, MEM:2046.6M, EPOCH TIME: 1696313132.166285
[10/03 14:05:32     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2046.6M, EPOCH TIME: 1696313132.166361
[10/03 14:05:32     62s] All LLGs are deleted
[10/03 14:05:32     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2046.6M, EPOCH TIME: 1696313132.170241
[10/03 14:05:32     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2046.6M, EPOCH TIME: 1696313132.172814
[10/03 14:05:32     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.010, MEM:2042.6M, EPOCH TIME: 1696313132.175931
[10/03 14:05:32     62s] *** End of Placement (cpu=0:00:32.8, real=0:00:11.0, mem=2042.6M) ***
[10/03 14:05:32     62s] z: 2, totalTracks: 1
[10/03 14:05:32     62s] z: 4, totalTracks: 1
[10/03 14:05:32     62s] z: 6, totalTracks: 1
[10/03 14:05:32     62s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:05:32     62s] All LLGs are deleted
[10/03 14:05:32     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.6M, EPOCH TIME: 1696313132.178949
[10/03 14:05:32     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.6M, EPOCH TIME: 1696313132.179038
[10/03 14:05:32     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2042.6M, EPOCH TIME: 1696313132.180028
[10/03 14:05:32     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2154.6M, EPOCH TIME: 1696313132.182725
[10/03 14:05:32     62s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:05:32     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2154.6M, EPOCH TIME: 1696313132.185558
[10/03 14:05:32     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2170.6M, EPOCH TIME: 1696313132.189781
[10/03 14:05:32     62s] Fast DP-INIT is on for default
[10/03 14:05:32     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:05:32     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2170.6M, EPOCH TIME: 1696313132.190957
[10/03 14:05:32     62s] 
[10/03 14:05:32     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:32     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2042.6M, EPOCH TIME: 1696313132.192615
[10/03 14:05:32     62s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2042.6M, EPOCH TIME: 1696313132.193119
[10/03 14:05:32     62s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2042.6M, EPOCH TIME: 1696313132.193842
[10/03 14:05:32     62s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.003, MEM:2042.6M, EPOCH TIME: 1696313132.197308
[10/03 14:05:32     62s] default core: bins with density > 0.750 = 53.12 % ( 34 / 64 )
[10/03 14:05:32     62s] Density distribution unevenness ratio = 2.540%
[10/03 14:05:32     62s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.004, MEM:2042.6M, EPOCH TIME: 1696313132.197436
[10/03 14:05:32     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2042.6M, EPOCH TIME: 1696313132.197490
[10/03 14:05:32     62s] All LLGs are deleted
[10/03 14:05:32     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2042.6M, EPOCH TIME: 1696313132.200456
[10/03 14:05:32     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2042.6M, EPOCH TIME: 1696313132.200545
[10/03 14:05:32     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:2042.6M, EPOCH TIME: 1696313132.200845
[10/03 14:05:32     62s] *** Free Virtual Timing Model ...(mem=2042.6M)
[10/03 14:05:32     62s] Starting IO pin assignment...
[10/03 14:05:32     62s] The design is not routed. Using placement based method for pin assignment.
[10/03 14:05:32     62s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/03 14:05:32     62s] Completed IO pin assignment.
[10/03 14:05:32     62s] **INFO: Enable pre-place timing setting for timing analysis
[10/03 14:05:32     62s] Set Using Default Delay Limit as 101.
[10/03 14:05:32     62s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/03 14:05:32     62s] Set Default Net Delay as 0 ps.
[10/03 14:05:32     62s] Set Default Net Load as 0 pF. 
[10/03 14:05:32     62s] **INFO: Analyzing IO path groups for slack adjustment
[10/03 14:05:32     62s] Effort level <high> specified for reg2reg_tmp.90428 path_group
[10/03 14:05:32     62s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/03 14:05:32     62s] #################################################################################
[10/03 14:05:32     62s] # Design Stage: PreRoute
[10/03 14:05:32     62s] # Design Name: top
[10/03 14:05:32     62s] # Design Mode: 45nm
[10/03 14:05:32     62s] # Analysis Mode: MMMC Non-OCV 
[10/03 14:05:32     62s] # Parasitics Mode: No SPEF/RCDB 
[10/03 14:05:32     62s] # Signoff Settings: SI Off 
[10/03 14:05:32     62s] #################################################################################
[10/03 14:05:32     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 2103.1M, InitMEM = 2103.1M)
[10/03 14:05:32     62s] Calculate delays in Single mode...
[10/03 14:05:32     62s] Start delay calculation (fullDC) (8 T). (MEM=2103.13)
[10/03 14:05:32     62s] End AAE Lib Interpolated Model. (MEM=2114.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:05:32     64s] Total number of fetched objects 7260
[10/03 14:05:32     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:05:32     64s] End delay calculation. (MEM=2409.96 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:05:32     64s] End delay calculation (fullDC). (MEM=2409.96 CPU=0:00:01.2 REAL=0:00:00.0)
[10/03 14:05:32     64s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 2410.0M) ***
[10/03 14:05:33     64s] **INFO: Disable pre-place timing setting for timing analysis
[10/03 14:05:33     64s] Set Using Default Delay Limit as 1000.
[10/03 14:05:33     64s] Set Default Net Delay as 1000 ps.
[10/03 14:05:33     64s] Set Default Net Load as 0.5 pF. 
[10/03 14:05:33     64s] Info: Disable timing driven in postCTS congRepair.
[10/03 14:05:33     64s] 
[10/03 14:05:33     64s] Starting congRepair ...
[10/03 14:05:33     64s] User Input Parameters:
[10/03 14:05:33     64s] - Congestion Driven    : On
[10/03 14:05:33     64s] - Timing Driven        : Off
[10/03 14:05:33     64s] - Area-Violation Based : On
[10/03 14:05:33     64s] - Start Rollback Level : -5
[10/03 14:05:33     64s] - Legalized            : On
[10/03 14:05:33     64s] - Window Based         : Off
[10/03 14:05:33     64s] - eDen incr mode       : Off
[10/03 14:05:33     64s] - Small incr mode      : Off
[10/03 14:05:33     64s] 
[10/03 14:05:33     64s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2400.4M, EPOCH TIME: 1696313133.177350
[10/03 14:05:33     64s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:2400.4M, EPOCH TIME: 1696313133.183275
[10/03 14:05:33     64s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2400.4M, EPOCH TIME: 1696313133.183357
[10/03 14:05:33     64s] Starting Early Global Route congestion estimation: mem = 2400.4M
[10/03 14:05:33     64s] (I)      ==================== Layers =====================
[10/03 14:05:33     64s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:33     64s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/03 14:05:33     64s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:33     64s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[10/03 14:05:33     64s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[10/03 14:05:33     64s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[10/03 14:05:33     64s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[10/03 14:05:33     64s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[10/03 14:05:33     64s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[10/03 14:05:33     64s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:33     64s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[10/03 14:05:33     64s] (I)      |   0 |  0 |  active |   other |        |    MS |
[10/03 14:05:33     64s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[10/03 14:05:33     64s] (I)      +-----+----+---------+---------+--------+-------+
[10/03 14:05:33     64s] (I)      Started Import and model ( Curr Mem: 2400.44 MB )
[10/03 14:05:33     64s] (I)      Default pattern map key = top_default.
[10/03 14:05:33     64s] (I)      == Non-default Options ==
[10/03 14:05:33     64s] (I)      Maximum routing layer                              : 6
[10/03 14:05:33     64s] (I)      Number of threads                                  : 8
[10/03 14:05:33     64s] (I)      Use non-blocking free Dbs wires                    : false
[10/03 14:05:33     64s] (I)      Method to set GCell size                           : row
[10/03 14:05:33     64s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/03 14:05:33     64s] (I)      Use row-based GCell size
[10/03 14:05:33     64s] (I)      Use row-based GCell align
[10/03 14:05:33     64s] (I)      layer 0 area = 0
[10/03 14:05:33     64s] (I)      layer 1 area = 0
[10/03 14:05:33     64s] (I)      layer 2 area = 0
[10/03 14:05:33     64s] (I)      layer 3 area = 0
[10/03 14:05:33     64s] (I)      layer 4 area = 0
[10/03 14:05:33     64s] (I)      layer 5 area = 0
[10/03 14:05:33     64s] (I)      GCell unit size   : 2800
[10/03 14:05:33     64s] (I)      GCell multiplier  : 1
[10/03 14:05:33     64s] (I)      GCell row height  : 2800
[10/03 14:05:33     64s] (I)      Actual row height : 2800
[10/03 14:05:33     64s] (I)      GCell align ref   : 8360 8120
[10/03 14:05:33     64s] [NR-eGR] Track table information for default rule: 
[10/03 14:05:33     64s] [NR-eGR] metal1 has single uniform track structure
[10/03 14:05:33     64s] [NR-eGR] metal2 has single uniform track structure
[10/03 14:05:33     64s] [NR-eGR] metal3 has single uniform track structure
[10/03 14:05:33     64s] [NR-eGR] metal4 has single uniform track structure
[10/03 14:05:33     64s] [NR-eGR] metal5 has single uniform track structure
[10/03 14:05:33     64s] [NR-eGR] metal6 has single uniform track structure
[10/03 14:05:33     64s] (I)      ============== Default via ===============
[10/03 14:05:33     64s] (I)      +---+------------------+-----------------+
[10/03 14:05:33     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/03 14:05:33     64s] (I)      +---+------------------+-----------------+
[10/03 14:05:33     64s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[10/03 14:05:33     64s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[10/03 14:05:33     64s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[10/03 14:05:33     64s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[10/03 14:05:33     64s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[10/03 14:05:33     64s] (I)      +---+------------------+-----------------+
[10/03 14:05:33     64s] [NR-eGR] Read 0 PG shapes
[10/03 14:05:33     64s] [NR-eGR] Read 0 clock shapes
[10/03 14:05:33     64s] [NR-eGR] Read 0 other shapes
[10/03 14:05:33     64s] [NR-eGR] #Routing Blockages  : 0
[10/03 14:05:33     64s] [NR-eGR] #Instance Blockages : 0
[10/03 14:05:33     64s] [NR-eGR] #PG Blockages       : 0
[10/03 14:05:33     64s] [NR-eGR] #Halo Blockages     : 0
[10/03 14:05:33     64s] [NR-eGR] #Boundary Blockages : 0
[10/03 14:05:33     64s] [NR-eGR] #Clock Blockages    : 0
[10/03 14:05:33     64s] [NR-eGR] #Other Blockages    : 0
[10/03 14:05:33     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/03 14:05:33     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/03 14:05:33     64s] [NR-eGR] Read 6988 nets ( ignored 0 )
[10/03 14:05:33     64s] (I)      early_global_route_priority property id does not exist.
[10/03 14:05:33     64s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/03 14:05:33     64s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:33     64s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:33     64s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:33     64s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[10/03 14:05:33     64s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[10/03 14:05:33     64s] (I)      Number of ignored nets                =      0
[10/03 14:05:33     64s] (I)      Number of connected nets              =      0
[10/03 14:05:33     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of clock nets                  =     19.  Ignored: No
[10/03 14:05:33     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/03 14:05:33     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/03 14:05:33     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/03 14:05:33     64s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[10/03 14:05:33     64s] (I)      Ndr track 0 does not exist
[10/03 14:05:33     64s] (I)      ---------------------Grid Graph Info--------------------
[10/03 14:05:33     64s] (I)      Routing area        : (0, 0) - (233320, 229040)
[10/03 14:05:33     64s] (I)      Core area           : (8360, 8120) - (224960, 220920)
[10/03 14:05:33     64s] (I)      Site width          :   380  (dbu)
[10/03 14:05:33     64s] (I)      Row height          :  2800  (dbu)
[10/03 14:05:33     64s] (I)      GCell row height    :  2800  (dbu)
[10/03 14:05:33     64s] (I)      GCell width         :  2800  (dbu)
[10/03 14:05:33     64s] (I)      GCell height        :  2800  (dbu)
[10/03 14:05:33     64s] (I)      Grid                :    83    81     6
[10/03 14:05:33     64s] (I)      Layer numbers       :     1     2     3     4     5     6
[10/03 14:05:33     64s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800
[10/03 14:05:33     64s] (I)      Horizontal capacity :     0     0  2800     0  2800     0
[10/03 14:05:33     64s] (I)      Default wire width  :   140   140   140   280   280   280
[10/03 14:05:33     64s] (I)      Default wire space  :   130   140   140   280   280   280
[10/03 14:05:33     64s] (I)      Default wire pitch  :   270   280   280   560   560   560
[10/03 14:05:33     64s] (I)      Default pitch size  :   270   380   280   560   560   560
[10/03 14:05:33     64s] (I)      First track coord   :   140   190   140   710   420   710
[10/03 14:05:33     64s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00
[10/03 14:05:33     64s] (I)      Total num of tracks :   818   614   818   416   409   416
[10/03 14:05:33     64s] (I)      Num of masks        :     1     1     1     1     1     1
[10/03 14:05:33     64s] (I)      Num of trim masks   :     0     0     0     0     0     0
[10/03 14:05:33     64s] (I)      --------------------------------------------------------
[10/03 14:05:33     64s] 
[10/03 14:05:33     64s] [NR-eGR] ============ Routing rule table ============
[10/03 14:05:33     64s] [NR-eGR] Rule id: 0  Nets: 6988
[10/03 14:05:33     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/03 14:05:33     64s] (I)                    Layer    2    3    4    5    6 
[10/03 14:05:33     64s] (I)                    Pitch  380  280  560  560  560 
[10/03 14:05:33     64s] (I)             #Used tracks    1    1    1    1    1 
[10/03 14:05:33     64s] (I)       #Fully used tracks    1    1    1    1    1 
[10/03 14:05:33     64s] [NR-eGR] ========================================
[10/03 14:05:33     64s] [NR-eGR] 
[10/03 14:05:33     64s] (I)      =============== Blocked Tracks ===============
[10/03 14:05:33     64s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:33     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/03 14:05:33     64s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:33     64s] (I)      |     1 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      |     2 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      |     3 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      |     4 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      |     5 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      |     6 |       0 |        0 |         0.00% |
[10/03 14:05:33     64s] (I)      +-------+---------+----------+---------------+
[10/03 14:05:33     64s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2400.44 MB )
[10/03 14:05:33     64s] (I)      Reset routing kernel
[10/03 14:05:33     64s] (I)      Started Global Routing ( Curr Mem: 2400.44 MB )
[10/03 14:05:33     64s] (I)      totalPins=25467  totalGlobalPin=23934 (93.98%)
[10/03 14:05:33     64s] (I)      total 2D Cap : 218967 = (101841 H, 117126 V)
[10/03 14:05:33     64s] [NR-eGR] Layer group 1: route 6988 net(s) in layer range [2, 6]
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1a Route ============
[10/03 14:05:33     64s] (I)      Usage: 61315 = (28682 H, 32633 V) = (28.16% H, 27.86% V) = (4.015e+04um H, 4.569e+04um V)
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1b Route ============
[10/03 14:05:33     64s] (I)      Usage: 61315 = (28682 H, 32633 V) = (28.16% H, 27.86% V) = (4.015e+04um H, 4.569e+04um V)
[10/03 14:05:33     64s] (I)      Overflow of layer group 1: 0.02% H + 0.34% V. EstWL: 8.584100e+04um
[10/03 14:05:33     64s] (I)      Congestion metric : 0.02%H 0.34%V, 0.36%HV
[10/03 14:05:33     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1c Route ============
[10/03 14:05:33     64s] (I)      Usage: 61315 = (28682 H, 32633 V) = (28.16% H, 27.86% V) = (4.015e+04um H, 4.569e+04um V)
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1d Route ============
[10/03 14:05:33     64s] (I)      Usage: 61315 = (28682 H, 32633 V) = (28.16% H, 27.86% V) = (4.015e+04um H, 4.569e+04um V)
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1e Route ============
[10/03 14:05:33     64s] (I)      Usage: 61315 = (28682 H, 32633 V) = (28.16% H, 27.86% V) = (4.015e+04um H, 4.569e+04um V)
[10/03 14:05:33     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.34% V. EstWL: 8.584100e+04um
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] (I)      ============  Phase 1l Route ============
[10/03 14:05:33     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/03 14:05:33     64s] (I)      Layer  2:      49120     24401       303           0       48926    ( 0.00%) 
[10/03 14:05:33     64s] (I)      Layer  3:      67076     26160        88           0       66420    ( 0.00%) 
[10/03 14:05:33     64s] (I)      Layer  4:      33280     13381       164           0       33200    ( 0.00%) 
[10/03 14:05:33     64s] (I)      Layer  5:      33538      8447        75           0       33210    ( 0.00%) 
[10/03 14:05:33     64s] (I)      Layer  6:      33280      9779        51           0       33200    ( 0.00%) 
[10/03 14:05:33     64s] (I)      Total:        216294     82168       681           0      214956    ( 0.00%) 
[10/03 14:05:33     64s] (I)      
[10/03 14:05:33     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/03 14:05:33     64s] [NR-eGR]                        OverCon           OverCon            
[10/03 14:05:33     64s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/03 14:05:33     64s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[10/03 14:05:33     64s] [NR-eGR] ---------------------------------------------------------------
[10/03 14:05:33     64s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/03 14:05:33     64s] [NR-eGR]  metal2 ( 2)       213( 3.21%)        13( 0.20%)   ( 3.40%) 
[10/03 14:05:33     64s] [NR-eGR]  metal3 ( 3)        55( 0.83%)         5( 0.08%)   ( 0.90%) 
[10/03 14:05:33     64s] [NR-eGR]  metal4 ( 4)       134( 2.02%)         1( 0.02%)   ( 2.03%) 
[10/03 14:05:33     64s] [NR-eGR]  metal5 ( 5)        57( 0.86%)         3( 0.05%)   ( 0.90%) 
[10/03 14:05:33     64s] [NR-eGR]  metal6 ( 6)        42( 0.63%)         1( 0.02%)   ( 0.65%) 
[10/03 14:05:33     64s] [NR-eGR] ---------------------------------------------------------------
[10/03 14:05:33     64s] [NR-eGR]        Total       501( 1.51%)        23( 0.07%)   ( 1.58%) 
[10/03 14:05:33     64s] [NR-eGR] 
[10/03 14:05:33     64s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.08 sec, Curr Mem: 2432.46 MB )
[10/03 14:05:33     64s] (I)      total 2D Cap : 218967 = (101841 H, 117126 V)
[10/03 14:05:33     64s] [NR-eGR] Overflow after Early Global Route 0.64% H + 0.85% V
[10/03 14:05:33     64s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 2432.5M
[10/03 14:05:33     64s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.115, MEM:2432.5M, EPOCH TIME: 1696313133.298378
[10/03 14:05:33     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:2432.5M, EPOCH TIME: 1696313133.298469
[10/03 14:05:33     64s] [hotspot] +------------+---------------+---------------+
[10/03 14:05:33     64s] [hotspot] |            |   max hotspot | total hotspot |
[10/03 14:05:33     64s] [hotspot] +------------+---------------+---------------+
[10/03 14:05:33     64s] [hotspot] | normalized |          3.00 |          6.00 |
[10/03 14:05:33     64s] [hotspot] +------------+---------------+---------------+
[10/03 14:05:33     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 6.00 (area is in unit of 4 std-cell row bins)
[10/03 14:05:33     64s] [hotspot] max/total 3.00/6.00, big hotspot (>10) total 0.00
[10/03 14:05:33     64s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] [hotspot] |  1  |    74.18     6.86    85.38    18.06 |        3.00   |
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] [hotspot] |  2  |   107.78    62.86   113.38    68.46 |        1.00   |
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] [hotspot] |  3  |    85.38    79.66    90.98    85.26 |        1.00   |
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] [hotspot] |  4  |    74.18   102.06    79.78   107.66 |        1.00   |
[10/03 14:05:33     64s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:33     64s] Top 4 hotspots total area: 6.00
[10/03 14:05:33     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2432.4M, EPOCH TIME: 1696313133.304847
[10/03 14:05:33     64s] Skipped repairing congestion.
[10/03 14:05:33     64s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2432.4M, EPOCH TIME: 1696313133.304984
[10/03 14:05:33     64s] Starting Early Global Route wiring: mem = 2432.4M
[10/03 14:05:33     64s] (I)      ============= Track Assignment ============
[10/03 14:05:33     64s] (I)      Started Track Assignment (8T) ( Curr Mem: 2432.45 MB )
[10/03 14:05:33     64s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[10/03 14:05:33     64s] (I)      Run Multi-thread track assignment
[10/03 14:05:33     65s] (I)      Finished Track Assignment (8T) ( CPU: 0.21 sec, Real: 0.03 sec, Curr Mem: 2432.46 MB )
[10/03 14:05:33     65s] (I)      Started Export ( Curr Mem: 2432.46 MB )
[10/03 14:05:33     65s] [NR-eGR]                 Length (um)   Vias 
[10/03 14:05:33     65s] [NR-eGR] -----------------------------------
[10/03 14:05:33     65s] [NR-eGR]  metal1  (1H)             0  25076 
[10/03 14:05:33     65s] [NR-eGR]  metal2  (2V)         21748  31256 
[10/03 14:05:33     65s] [NR-eGR]  metal3  (3H)         31600  11214 
[10/03 14:05:33     65s] [NR-eGR]  metal4  (4V)         15865   3395 
[10/03 14:05:33     65s] [NR-eGR]  metal5  (5H)         10663   2817 
[10/03 14:05:33     65s] [NR-eGR]  metal6  (6V)         13869      0 
[10/03 14:05:33     65s] [NR-eGR] -----------------------------------
[10/03 14:05:33     65s] [NR-eGR]          Total        93746  73758 
[10/03 14:05:33     65s] [NR-eGR] --------------------------------------------------------------------------
[10/03 14:05:33     65s] [NR-eGR] Total half perimeter of net bounding box: 75015um
[10/03 14:05:33     65s] [NR-eGR] Total length: 93746um, number of vias: 73758
[10/03 14:05:33     65s] [NR-eGR] --------------------------------------------------------------------------
[10/03 14:05:33     65s] [NR-eGR] Total eGR-routed clock nets wire length: 1772um, number of vias: 1331
[10/03 14:05:33     65s] [NR-eGR] --------------------------------------------------------------------------
[10/03 14:05:33     65s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2432.46 MB )
[10/03 14:05:33     65s] Early Global Route wiring runtime: 0.07 seconds, mem = 2432.5M
[10/03 14:05:33     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.290, REAL:0.066, MEM:2432.5M, EPOCH TIME: 1696313133.370557
[10/03 14:05:33     65s] Tdgp not successfully inited but do clear! skip clearing
[10/03 14:05:33     65s] End of congRepair (cpu=0:00:00.6, real=0:00:00.0)
[10/03 14:05:33     65s] *** Finishing placeDesign default flow ***
[10/03 14:05:33     65s] **placeDesign ... cpu = 0: 0:39, real = 0: 0:16, mem = 2065.5M **
[10/03 14:05:33     65s] Tdgp not successfully inited but do clear! skip clearing
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] *** Summary of all messages that are not suppressed in this session:
[10/03 14:05:33     65s] Severity  ID               Count  Summary                                  
[10/03 14:05:33     65s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/03 14:05:33     65s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/03 14:05:33     65s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/03 14:05:33     65s] *** Message Summary: 4 warning(s), 0 error(s)
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] *** placeDesign #1 [finish] : cpu/real = 0:00:39.2/0:00:15.6 (2.5), totSession cpu/real = 0:01:05.2/0:01:29.1 (0.7), mem = 2065.5M
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] =============================================================================================
[10/03 14:05:33     65s]  Final TAT Report for placeDesign #1                                            21.13-s100_1
[10/03 14:05:33     65s] =============================================================================================
[10/03 14:05:33     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:05:33     65s] ---------------------------------------------------------------------------------------------
[10/03 14:05:33     65s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:05:33     65s] [ FullDelayCalc          ]      7   0:00:03.5  (  22.3 % )     0:00:03.5 /  0:00:04.7    1.3
[10/03 14:05:33     65s] [ MISC                   ]          0:00:12.1  (  77.6 % )     0:00:12.1 /  0:00:34.6    2.9
[10/03 14:05:33     65s] ---------------------------------------------------------------------------------------------
[10/03 14:05:33     65s]  placeDesign #1 TOTAL               0:00:15.6  ( 100.0 % )     0:00:15.6 /  0:00:39.2    2.5
[10/03 14:05:33     65s] ---------------------------------------------------------------------------------------------
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] <CMD> setLayerPreference node_net -isVisible 0
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> setLayerPreference node_net -isVisible 1
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> setLayerPreference node_net -isVisible 0
[10/03 14:05:33     65s] <CMD> zoomIn
[10/03 14:05:33     65s] <CMD> zoomOut
[10/03 14:05:33     65s] <CMD> setLayerPreference clock -isVisible 1
[10/03 14:05:33     65s] <CMD> clearGlobalNets
[10/03 14:05:33     65s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[10/03 14:05:33     65s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/03 14:05:33     65s] The ring targets are set to core/block ring wires.
[10/03 14:05:33     65s] addRing command will consider rows while creating rings.
[10/03 14:05:33     65s] addRing command will disallow rings to go over rows.
[10/03 14:05:33     65s] addRing command will ignore shorts while creating rings.
[10/03 14:05:33     65s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 6 bottom 6 left 5 right 5} -spacing {top 0.6 bottom 0.6 left 0.6 right 0.6} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/03 14:05:33     65s] #% Begin addRing (date=10/03 14:05:33, mem=1445.6M)
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] **WARN: (IMPPP-136):	The currently specified left spacing 0.600000  is less than the required spacing 1.500000 for widths specified as 5.000000 and 5.000000.
[10/03 14:05:33     65s] **WARN: (IMPPP-136):	The currently specified right spacing 0.600000  is less than the required spacing 1.500000 for widths specified as 5.000000 and 5.000000.
[10/03 14:05:33     65s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[10/03 14:05:33     65s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[10/03 14:05:33     65s] Type 'man IMPPP-4051' for more detail.
[10/03 14:05:33     65s] #% End addRing (date=10/03 14:05:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1451.7M, current mem=1451.7M)
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingOffset 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingThreshold 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeRingLayers {}
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeWidth 10.0
[10/03 14:05:33     65s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/03 14:05:33     65s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/03 14:05:33     65s] addStripe will allow jog to connect padcore ring and block ring.
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] Stripes will stop at the boundary of the specified area.
[10/03 14:05:33     65s] When breaking rings, the power planner will consider the existence of blocks.
[10/03 14:05:33     65s] Stripes will not extend to closest target.
[10/03 14:05:33     65s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/03 14:05:33     65s] Stripes will not be created over regions without power planning wires.
[10/03 14:05:33     65s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/03 14:05:33     65s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/03 14:05:33     65s] Offset for stripe breaking is set to 0.
[10/03 14:05:33     65s] <CMD> addStripe -nets {VDD VSS} -layer metal6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from left -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/03 14:05:33     65s] #% Begin addStripe (date=10/03 14:05:33, mem=1451.7M)
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] Initialize fgc environment(mem: 2065.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC8_nreset' instance was increased to (11.210000 15.260000) (11.590000 16.745001) because the (11.320000 16.575001) (11.590000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC7_state_0' instance was increased to (11.590000 15.260000) (11.970000 16.745001) because the (11.700000 16.575001) (11.970000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC6_state_3' instance was increased to (4.560000 15.260000) (4.940000 16.745001) because the (4.560000 16.575001) (4.830000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC4_key_scheduler_n215' instance was increased to (33.060001 64.260002) (33.439999 65.745003) because the (33.060001 65.574997) (33.330002 65.745003) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC3_state_1' instance was increased to (8.930000 15.260000) (9.310000 16.745001) because the (8.930000 16.575001) (9.200000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC2_round_3' instance was increased to (15.390000 11.060000) (15.770000 12.545000) because the (15.500000 12.375000) (15.770000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC1_randomize_n845' instance was increased to (17.670000 102.059998) (18.049999 103.544998) because the (17.670000 103.375000) (17.940001 103.544998) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'U7' instance was increased to (5.700000 15.175000) (6.650000 16.660000) because the (5.810000 15.175000) (6.650000 15.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'U8' instance was increased to (4.180000 13.860000) (5.130000 15.345000) because the (4.525000 15.175000) (5.130000 15.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.460000) because the (6.840000 10.975000) (7.445000 11.145000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.545000) because the (6.980000 12.375000) (7.665000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U66' instance was increased to (10.830000 11.060000) (11.590000 12.545000) because the (10.945000 12.375000) (11.590000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U65' instance was increased to (8.360000 12.375000) (9.500000 13.860000) because the (8.655000 12.375000) (9.500000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U64' instance was increased to (12.350000 9.660000) (13.110000 11.145000) because the (12.480000 10.975000) (13.110000 11.145000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.860000) because the (5.660000 5.375000) (6.650000 5.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.945000) because the (5.250000 6.775000) (6.110000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U62' instance was increased to (8.930000 5.460000) (9.690000 6.945000) because the (8.930000 6.775000) (9.575000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U61' instance was increased to (10.450000 6.860000) (11.210000 8.345000) because the (10.565000 8.175000) (11.060000 8.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U60' instance was increased to (12.160000 6.860000) (12.540000 8.345000) because the (12.160000 8.175000) (12.430000 8.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U59' instance was increased to (8.360000 5.460000) (8.930000 6.945000) because the (8.485000 6.775000) (8.790000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/03 14:05:33     65s] To increase the message display limit, refer to the product command reference manual.
[10/03 14:05:33     65s] Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Starting stripe generation ...
[10/03 14:05:33     65s] Non-Default Mode Option Settings :
[10/03 14:05:33     65s]   NONE
[10/03 14:05:33     65s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/03 14:05:33     65s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/03 14:05:33     65s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[10/03 14:05:33     65s] Type 'man IMPPP-4055' for more detail.
[10/03 14:05:33     65s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Stripe generation is complete.
[10/03 14:05:33     65s] vias are now being generated.
[10/03 14:05:33     65s] addStripe created 44 wires.
[10/03 14:05:33     65s] ViaGen created 0 via, deleted 0 via to avoid violation.
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] |  Layer |     Created    |     Deleted    |
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] | metal6 |       44       |       NA       |
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] #% End addStripe (date=10/03 14:05:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1451.7M, current mem=1450.0M)
[10/03 14:05:33     65s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/03 14:05:33     65s] addStripe will allow jog to connect padcore ring and block ring.
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] Stripes will stop at the boundary of the specified area.
[10/03 14:05:33     65s] When breaking rings, the power planner will consider the existence of blocks.
[10/03 14:05:33     65s] Stripes will not extend to closest target.
[10/03 14:05:33     65s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/03 14:05:33     65s] Stripes will not be created over regions without power planning wires.
[10/03 14:05:33     65s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/03 14:05:33     65s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/03 14:05:33     65s] Offset for stripe breaking is set to 0.
[10/03 14:05:33     65s] <CMD> addStripe -nets {VDD VSS} -layer metal5 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from bottom -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/03 14:05:33     65s] #% Begin addStripe (date=10/03 14:05:33, mem=1450.0M)
[10/03 14:05:33     65s] 
[10/03 14:05:33     65s] Initialize fgc environment(mem: 2065.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC8_nreset' instance was increased to (11.210000 15.260000) (11.590000 16.745001) because the (11.320000 16.575001) (11.590000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC7_state_0' instance was increased to (11.590000 15.260000) (11.970000 16.745001) because the (11.700000 16.575001) (11.970000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC6_state_3' instance was increased to (4.560000 15.260000) (4.940000 16.745001) because the (4.560000 16.575001) (4.830000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC4_key_scheduler_n215' instance was increased to (33.060001 64.260002) (33.439999 65.745003) because the (33.060001 65.574997) (33.330002 65.745003) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC3_state_1' instance was increased to (8.930000 15.260000) (9.310000 16.745001) because the (8.930000 16.575001) (9.200000 16.745001) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC2_round_3' instance was increased to (15.390000 11.060000) (15.770000 12.545000) because the (15.500000 12.375000) (15.770000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC1_randomize_n845' instance was increased to (17.670000 102.059998) (18.049999 103.544998) because the (17.670000 103.375000) (17.940001 103.544998) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'U7' instance was increased to (5.700000 15.175000) (6.650000 16.660000) because the (5.810000 15.175000) (6.650000 15.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'U8' instance was increased to (4.180000 13.860000) (5.130000 15.345000) because the (4.525000 15.175000) (5.130000 15.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.460000) because the (6.840000 10.975000) (7.445000 11.145000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.545000) because the (6.980000 12.375000) (7.665000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U66' instance was increased to (10.830000 11.060000) (11.590000 12.545000) because the (10.945000 12.375000) (11.590000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U65' instance was increased to (8.360000 12.375000) (9.500000 13.860000) because the (8.655000 12.375000) (9.500000 12.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U64' instance was increased to (12.350000 9.660000) (13.110000 11.145000) because the (12.480000 10.975000) (13.110000 11.145000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.860000) because the (5.660000 5.375000) (6.650000 5.545000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.945000) because the (5.250000 6.775000) (6.110000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U62' instance was increased to (8.930000 5.460000) (9.690000 6.945000) because the (8.930000 6.775000) (9.575000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U61' instance was increased to (10.450000 6.860000) (11.210000 8.345000) because the (10.565000 8.175000) (11.060000 8.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U60' instance was increased to (12.160000 6.860000) (12.540000 8.345000) because the (12.160000 8.175000) (12.430000 8.345000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (IMPPP-133):	The block boundary of the 'sequencer/U59' instance was increased to (8.360000 5.460000) (8.930000 6.945000) because the (8.485000 6.775000) (8.790000 6.945000) cell geometry was outside the original block boundary.
[10/03 14:05:33     65s] Type 'man IMPPP-133' for more detail.
[10/03 14:05:33     65s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/03 14:05:33     65s] To increase the message display limit, refer to the product command reference manual.
[10/03 14:05:33     65s] Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Starting stripe generation ...
[10/03 14:05:33     65s] Non-Default Mode Option Settings :
[10/03 14:05:33     65s]   NONE
[10/03 14:05:33     65s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/03 14:05:33     65s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/03 14:05:33     65s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[10/03 14:05:33     65s] Type 'man IMPPP-4055' for more detail.
[10/03 14:05:33     65s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
[10/03 14:05:33     65s] Stripe generation is complete.
[10/03 14:05:33     65s] vias are now being generated.
[10/03 14:05:33     65s] addStripe created 43 wires.
[10/03 14:05:33     65s] ViaGen created 946 vias, deleted 0 via to avoid violation.
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] |  Layer |     Created    |     Deleted    |
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] | metal5 |       43       |       NA       |
[10/03 14:05:33     65s] |  via5  |       946      |        0       |
[10/03 14:05:33     65s] +--------+----------------+----------------+
[10/03 14:05:33     65s] #% End addStripe (date=10/03 14:05:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1450.2M, current mem=1450.2M)
[10/03 14:05:33     65s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/03 14:05:33     65s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[10/03 14:05:34     65s] #% Begin sroute (date=10/03 14:05:33, mem=1450.2M)
[10/03 14:05:34     65s] *** Begin SPECIAL ROUTE on Tue Oct  3 14:05:34 2023 ***
[10/03 14:05:34     65s] SPECIAL ROUTE ran on directory: /users/student/mr112/whhung23/HW1
[10/03 14:05:34     65s] SPECIAL ROUTE ran on machine: ic51 (Linux 3.10.0-1160.25.1.el7.x86_64 Xeon 2.90Ghz)
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s] Begin option processing ...
[10/03 14:05:34     65s] srouteConnectPowerBump set to false
[10/03 14:05:34     65s] routeSelectNet set to "VDD VSS"
[10/03 14:05:34     65s] routeSpecial set to true
[10/03 14:05:34     65s] srouteBlockPin set to "useLef"
[10/03 14:05:34     65s] srouteBottomLayerLimit set to 1
[10/03 14:05:34     65s] srouteBottomTargetLayerLimit set to 1
[10/03 14:05:34     65s] srouteConnectConverterPin set to false
[10/03 14:05:34     65s] srouteCrossoverViaBottomLayer set to 1
[10/03 14:05:34     65s] srouteCrossoverViaTopLayer set to 6
[10/03 14:05:34     65s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/03 14:05:34     65s] srouteFollowCorePinEnd set to 3
[10/03 14:05:34     65s] srouteJogControl set to "preferWithChanges differentLayer"
[10/03 14:05:34     65s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/03 14:05:34     65s] sroutePadPinAllPorts set to true
[10/03 14:05:34     65s] sroutePreserveExistingRoutes set to true
[10/03 14:05:34     65s] srouteRoutePowerBarPortOnBothDir set to true
[10/03 14:05:34     65s] srouteStopBlockPin set to "nearestTarget"
[10/03 14:05:34     65s] srouteTopLayerLimit set to 6
[10/03 14:05:34     65s] srouteTopTargetLayerLimit set to 6
[10/03 14:05:34     65s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3696.00 megs.
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s] Reading DB technology information...
[10/03 14:05:34     65s] Finished reading DB technology information.
[10/03 14:05:34     65s] Reading floorplan and netlist information...
[10/03 14:05:34     65s] Finished reading floorplan and netlist information.
[10/03 14:05:34     65s] Read in 12 layers, 6 routing layers, 1 overlap layer
[10/03 14:05:34     65s] Read in 134 macros, 45 used
[10/03 14:05:34     65s] Read in 6604 components
[10/03 14:05:34     65s]   6604 core components: 0 unplaced, 6604 placed, 0 fixed
[10/03 14:05:34     65s] Read in 391 physical pins
[10/03 14:05:34     65s]   391 physical pins: 0 unplaced, 391 placed, 0 fixed
[10/03 14:05:34     65s] Read in 391 nets
[10/03 14:05:34     65s] Read in 2 special nets, 2 routed
[10/03 14:05:34     65s] Read in 13599 terminals
[10/03 14:05:34     65s] 2 nets selected.
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s] Begin power routing ...
[10/03 14:05:34     65s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/03 14:05:34     65s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/03 14:05:34     65s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/03 14:05:34     65s] Type 'man IMPSR-1256' for more detail.
[10/03 14:05:34     65s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/03 14:05:34     65s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/03 14:05:34     65s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/03 14:05:34     65s] Type 'man IMPSR-1256' for more detail.
[10/03 14:05:34     65s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/03 14:05:34     65s] CPU time for VDD FollowPin 0 seconds
[10/03 14:05:34     65s] CPU time for VSS FollowPin 0 seconds
[10/03 14:05:34     65s]   Number of IO ports routed: 0
[10/03 14:05:34     65s]   Number of Block ports routed: 0
[10/03 14:05:34     65s]   Number of Stripe ports routed: 0  open: 174
[10/03 14:05:34     65s]   Number of Core ports routed: 0  open: 154
[10/03 14:05:34     65s]   Number of Pad ports routed: 0
[10/03 14:05:34     65s]   Number of Power Bump ports routed: 0
[10/03 14:05:34     65s]   Number of Followpin connections: 77
[10/03 14:05:34     65s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3696.00 megs.
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s] 
[10/03 14:05:34     65s]  Begin updating DB with routing results ...
[10/03 14:05:34     65s]  Updating DB with 391 io pins ...
[10/03 14:05:34     65s]  Updating DB with 0 via definition ...
[10/03 14:05:34     65s] sroute created 77 wires.
[10/03 14:05:34     65s] ViaGen created 0 via, deleted 0 via to avoid violation.
[10/03 14:05:34     65s] +--------+----------------+----------------+
[10/03 14:05:34     65s] |  Layer |     Created    |     Deleted    |
[10/03 14:05:34     65s] +--------+----------------+----------------+
[10/03 14:05:34     65s] | metal1 |       77       |       NA       |
[10/03 14:05:34     65s] +--------+----------------+----------------+
[10/03 14:05:34     65s] #% End sroute (date=10/03 14:05:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
[10/03 14:05:34     65s] <CMD> setLayerPreference node_net -isVisible 1
[10/03 14:05:34     65s] <CMD> setLayerPreference node_net -isVisible 0
[10/03 14:05:34     65s] <CMD> saveDesign placement
[10/03 14:05:34     65s] #% Begin save design ... (date=10/03 14:05:34, mem=1454.6M)
[10/03 14:05:34     65s] % Begin Save ccopt configuration ... (date=10/03 14:05:34, mem=1454.6M)
[10/03 14:05:34     66s] % End Save ccopt configuration ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.7M, current mem=1454.7M)
[10/03 14:05:34     66s] % Begin Save netlist data ... (date=10/03 14:05:34, mem=1454.7M)
[10/03 14:05:34     66s] Writing Binary DB to placement.dat.tmp/vbin/top.v.bin in multi-threaded mode...
[10/03 14:05:34     66s] % End Save netlist data ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.8M, current mem=1454.8M)
[10/03 14:05:34     66s] Saving symbol-table file in separate thread ...
[10/03 14:05:34     66s] Saving congestion map file in separate thread ...
[10/03 14:05:34     66s] Saving congestion map file placement.dat.tmp/top.route.congmap.gz ...
[10/03 14:05:34     66s] % Begin Save AAE data ... (date=10/03 14:05:34, mem=1454.9M)
[10/03 14:05:34     66s] Saving AAE Data ...
[10/03 14:05:34     66s] % End Save AAE data ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.9M, current mem=1454.9M)
[10/03 14:05:34     66s] Saving preference file placement.dat.tmp/gui.pref.tcl ...
[10/03 14:05:34     66s] Saving mode setting ...
[10/03 14:05:34     66s] Saving global file ...
[10/03 14:05:35     66s] Saving Drc markers ...
[10/03 14:05:35     66s] ... 328 markers are saved ...
[10/03 14:05:35     66s] ... 0 geometry drc markers are saved ...
[10/03 14:05:35     66s] ... 0 antenna drc markers are saved ...
[10/03 14:05:35     66s] Saving special route data file in separate thread ...
[10/03 14:05:35     66s] Saving PG file in separate thread ...
[10/03 14:05:35     66s] Saving placement file in separate thread ...
[10/03 14:05:35     66s] Saving route file in separate thread ...
[10/03 14:05:35     66s] Saving property file in separate thread ...
[10/03 14:05:35     66s] Saving PG file placement.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:05:35 2023)
[10/03 14:05:35     66s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/03 14:05:35     66s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:35     66s] Saving property file placement.dat.tmp/top.prop
[10/03 14:05:35     66s] Save Adaptive View Pruning View Names to Binary file
[10/03 14:05:35     66s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
[10/03 14:05:35     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
[10/03 14:05:35     66s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
[10/03 14:05:35     66s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:35     66s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:35     66s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
[10/03 14:05:35     66s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:35     66s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:36     66s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:36     66s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:05:36     66s] % Begin Save power constraints data ... (date=10/03 14:05:36, mem=1456.3M)
[10/03 14:05:36     66s] % End Save power constraints data ... (date=10/03 14:05:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.3M, current mem=1456.3M)
[10/03 14:05:36     66s] Generated self-contained design placement.dat.tmp
[10/03 14:05:36     66s] #% End save design ... (date=10/03 14:05:36, total cpu=0:00:00.6, real=0:00:02.0, peak res=1456.9M, current mem=1456.9M)
[10/03 14:05:36     66s] *** Message Summary: 0 warning(s), 0 error(s)
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[10/03 14:05:36     66s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/03 14:05:36     66s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[10/03 14:05:36     66s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/03 14:05:36     66s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[10/03 14:05:36     66s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[10/03 14:05:36     66s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/03 14:05:36     66s] <CMD> routeDesign -globalDetail
[10/03 14:05:36     66s] #% Begin routeDesign (date=10/03 14:05:36, mem=1456.9M)
[10/03 14:05:36     66s] ### Time Record (routeDesign) is installed.
[10/03 14:05:36     66s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1456.94 (MB), peak = 1529.73 (MB)
[10/03 14:05:36     66s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[10/03 14:05:36     66s] #**INFO: setDesignMode -flowEffort standard
[10/03 14:05:36     66s] #**INFO: setDesignMode -powerEffort none
[10/03 14:05:36     66s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/03 14:05:36     66s] **INFO: User settings:
[10/03 14:05:36     66s] setNanoRouteMode -drouteEndIteration           1
[10/03 14:05:36     66s] setNanoRouteMode -droutePostRouteSpreadWire    1
[10/03 14:05:36     66s] setNanoRouteMode -extractThirdPartyCompatible  false
[10/03 14:05:36     66s] setNanoRouteMode -routeBottomRoutingLayer      1
[10/03 14:05:36     66s] setNanoRouteMode -routeTopRoutingLayer         6
[10/03 14:05:36     66s] setNanoRouteMode -routeWithSiDriven            false
[10/03 14:05:36     66s] setNanoRouteMode -routeWithTimingDriven        false
[10/03 14:05:36     66s] setNanoRouteMode -timingEngine                 {}
[10/03 14:05:36     66s] setDesignMode -process                         45
[10/03 14:05:36     66s] setExtractRCMode -coupling_c_th                3
[10/03 14:05:36     66s] setExtractRCMode -engine                       preRoute
[10/03 14:05:36     66s] setExtractRCMode -relative_c_th                0.03
[10/03 14:05:36     66s] setExtractRCMode -total_c_th                   5
[10/03 14:05:36     66s] setDelayCalMode -engine                        aae
[10/03 14:05:36     66s] setDelayCalMode -ignoreNetLoad                 false
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/03 14:05:36     66s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/03 14:05:36     66s] OPERPROF: Starting checkPlace at level 1, MEM:2067.3M, EPOCH TIME: 1696313136.626609
[10/03 14:05:36     66s] z: 2, totalTracks: 1
[10/03 14:05:36     66s] z: 4, totalTracks: 1
[10/03 14:05:36     66s] z: 6, totalTracks: 1
[10/03 14:05:36     66s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:05:36     66s] All LLGs are deleted
[10/03 14:05:36     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2067.3M, EPOCH TIME: 1696313136.630578
[10/03 14:05:36     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2067.3M, EPOCH TIME: 1696313136.630683
[10/03 14:05:36     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2067.3M, EPOCH TIME: 1696313136.630890
[10/03 14:05:36     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2195.4M, EPOCH TIME: 1696313136.634455
[10/03 14:05:36     66s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:05:36     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2195.4M, EPOCH TIME: 1696313136.634724
[10/03 14:05:36     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2195.4M, EPOCH TIME: 1696313136.641521
[10/03 14:05:36     66s] SiteArray: non-trimmed site array dimensions = 76 x 570
[10/03 14:05:36     66s] SiteArray: use 233,472 bytes
[10/03 14:05:36     66s] SiteArray: current memory after site array memory allocation 2195.4M
[10/03 14:05:36     66s] SiteArray: FP blocked sites are writable
[10/03 14:05:36     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:2163.3M, EPOCH TIME: 1696313136.646706
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:36     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:2067.3M, EPOCH TIME: 1696313136.648039
[10/03 14:05:36     66s] Begin checking placement ... (start mem=2067.3M, init mem=2067.3M)
[10/03 14:05:36     66s] Begin checking exclusive groups violation ...
[10/03 14:05:36     66s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:05:36     66s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] Running CheckPlace using 8 threads!...
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] ...checkPlace MT is done!
[10/03 14:05:36     66s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2067.3M, EPOCH TIME: 1696313136.674651
[10/03 14:05:36     66s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:2067.3M, EPOCH TIME: 1696313136.677702
[10/03 14:05:36     66s] *info: Placed = 6604          
[10/03 14:05:36     66s] *info: Unplaced = 0           
[10/03 14:05:36     66s] Placement Density:76.34%(8797/11523)
[10/03 14:05:36     66s] Placement Density (including fixed std cells):76.34%(8797/11523)
[10/03 14:05:36     66s] All LLGs are deleted
[10/03 14:05:36     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2067.3M, EPOCH TIME: 1696313136.679238
[10/03 14:05:36     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2067.3M, EPOCH TIME: 1696313136.680366
[10/03 14:05:36     66s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2067.3M)
[10/03 14:05:36     66s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.054, MEM:2067.3M, EPOCH TIME: 1696313136.680880
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/03 14:05:36     66s] *** Changed status on (0) nets in Clock.
[10/03 14:05:36     66s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2067.3M) ***
[10/03 14:05:36     66s] % Begin globalDetailRoute (date=10/03 14:05:36, mem=1453.2M)
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] globalDetailRoute
[10/03 14:05:36     66s] 
[10/03 14:05:36     66s] #Start globalDetailRoute on Tue Oct  3 14:05:36 2023
[10/03 14:05:36     66s] #
[10/03 14:05:36     66s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:05:36     66s] ### Time Record (Pre Callback) is installed.
[10/03 14:05:36     66s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:05:36     66s] ### Time Record (DB Import) is installed.
[10/03 14:05:36     66s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:05:36     66s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:05:36     66s] ### Net info: total nets: 7054
[10/03 14:05:36     66s] ### Net info: dirty nets: 0
[10/03 14:05:36     66s] ### Net info: marked as disconnected nets: 0
[10/03 14:05:36     66s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:05:36     66s] #num needed restored net=0
[10/03 14:05:36     66s] #need_extraction net=0 (total=7054)
[10/03 14:05:36     66s] ### Net info: fully routed nets: 0
[10/03 14:05:36     66s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:05:36     66s] ### Net info: unrouted nets: 6988
[10/03 14:05:36     66s] ### Net info: re-extraction nets: 0
[10/03 14:05:36     66s] ### Net info: ignored nets: 0
[10/03 14:05:36     66s] ### Net info: skip routing nets: 0
[10/03 14:05:36     66s] ### import design signature (5): route=249092794 fixed_route=249092794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1830655976 dirty_area=0 del_dirty_area=0 cell=1987884472 placement=348245193 pin_access=1 inst_pattern=1
[10/03 14:05:36     66s] ### Time Record (DB Import) is uninstalled.
[10/03 14:05:36     66s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:05:36     66s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca11c078add4b5ada2b66b446be25872b0
[10/03 14:05:36     66s] #       0478e8dbf7862ea95c481013f7893bfdb05c7d3ced8109dce26e1391f303c2f35e084e7b
[10/03 14:05:36     66s] #       c351f20781072abd3fb2c572f5f2fa26761210aade27d7b9b08629ba00d1a5d4fbeefe97
[10/03 14:05:36     66s] #       34028e76880eaacf711cd6d07e7b7beebfa075473b0de90f970a81e76fd446034306554c
[10/03 14:05:36     66s] #       814e674d63e465d71983b42085e9cac91085bc8d37b770559bf2c45ae932aa6b2c3d0a19
[10/03 14:05:36     66s] #       caf0d477a77c8c68b4041693f5ad0d2d59e7a7f37f5201f3a3773925b85117a1cc199408
[10/03 14:05:36     66s] #       baf0a9507360f9d9c960312c42f20ad4984cb7bb1fcfb2fbaa
[10/03 14:05:36     66s] #
[10/03 14:05:36     66s] ### Time Record (Data Preparation) is installed.
[10/03 14:05:36     66s] #RTESIG:78da95d2416fc2201407f09dfd142fe8a14b74e32150b82ef13a17b3ed6a70c5daa4d204
[10/03 14:05:36     66s] #       e861df7ec4ece2d281124ef00bffc783f9e273b303c2f009d7ab8094ee115e778cd13457
[10/03 14:05:36     66s] #       14397d66b84f5b1f2f64365f6cdfded99a0342d5b9685beb973006eb21d8183bd73efe12
[10/03 14:05:36     66s] #       cde068fa60a13a0c43bf84e6db9973f7058d3d9ab18f7f381708347fa254120812a842f4
[10/03 14:05:36     66s] #       6975d268c5af53270ca601d18f375686c8f87d5cdfc345adca154b21cba8aeb1f428c9a4
[10/03 14:05:36     66s] #       1e9ebaf6946f232ac98184685c637c93ac75e3f93f2980b8c1d9acd2b40672b9413e9851
[10/03 14:05:36     66s] #       25aeba37659023c8c2ef43498114b25062b1ab09f11b905699b4871f5240086e
[10/03 14:05:36     66s] #
[10/03 14:05:36     66s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:05:36     66s] ### Time Record (Global Routing) is installed.
[10/03 14:05:36     66s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:05:36     66s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:05:36     66s] #Total number of routable nets = 6988.
[10/03 14:05:36     66s] #Total number of nets in the design = 7054.
[10/03 14:05:36     66s] #6988 routable nets do not have any wires.
[10/03 14:05:36     66s] #6988 nets will be global routed.
[10/03 14:05:36     66s] #Using multithreading with 8 threads.
[10/03 14:05:36     66s] ### Time Record (Data Preparation) is installed.
[10/03 14:05:36     66s] #Start routing data preparation on Tue Oct  3 14:05:36 2023
[10/03 14:05:36     66s] #
[10/03 14:05:36     66s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:05:36     66s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:05:36     66s] #Voltage range [0.000 - 0.950] has 7052 nets.
[10/03 14:05:36     66s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:05:36     66s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:05:36     66s] #Build and mark too close pins for the same net.
[10/03 14:05:36     66s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:05:36     66s] #Rebuild pin access data for design.
[10/03 14:05:36     66s] #Initial pin access analysis.
[10/03 14:05:36     67s] #Detail pin access analysis.
[10/03 14:05:36     67s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:05:36     67s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:05:36     67s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:05:36     67s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:05:36     67s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:05:36     67s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:05:36     67s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:05:37     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.38 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] #Regenerating Ggrids automatically.
[10/03 14:05:37     67s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:05:37     67s] #Using automatically generated G-grids.
[10/03 14:05:37     67s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:05:37     67s] #Done routing data preparation.
[10/03 14:05:37     67s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1463.55 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Finished routing data preparation on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Cpu time = 00:00:01
[10/03 14:05:37     67s] #Elapsed time = 00:00:00
[10/03 14:05:37     67s] #Increased memory = 10.22 (MB)
[10/03 14:05:37     67s] #Total memory = 1463.66 (MB)
[10/03 14:05:37     67s] #Peak memory = 1727.83 (MB)
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:05:37     67s] ### Time Record (Global Routing) is installed.
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Start global routing on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Start global routing initialization on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Number of eco nets is 0
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Start global routing data preparation on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### build_merged_routing_blockage_rect_list starts on Tue Oct  3 14:05:37 2023 with memory = 1463.72 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] #Start routing resource analysis on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### init_is_bin_blocked starts on Tue Oct  3 14:05:37 2023 with memory = 1463.74 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --0.96 [8]--
[10/03 14:05:37     67s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Oct  3 14:05:37 2023 with memory = 1464.08 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --5.59 [8]--
[10/03 14:05:37     67s] ### adjust_flow_cap starts on Tue Oct  3 14:05:37 2023 with memory = 1462.95 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.10 [8]--
[10/03 14:05:37     67s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:05:37 2023 with memory = 1464.22 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] ### set_via_blocked starts on Tue Oct  3 14:05:37 2023 with memory = 1464.22 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.28 [8]--
[10/03 14:05:37     67s] ### copy_flow starts on Tue Oct  3 14:05:37 2023 with memory = 1464.23 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.17 [8]--
[10/03 14:05:37     67s] #Routing resource analysis is done on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### report_flow_cap starts on Tue Oct  3 14:05:37 2023 with memory = 1464.24 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] #  Resource Analysis:
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/03 14:05:37     67s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/03 14:05:37     67s] #  --------------------------------------------------------------
[10/03 14:05:37     67s] #  metal1         H         122         696        3080    79.38%
[10/03 14:05:37     67s] #  metal2         V         611           3        3080     0.00%
[10/03 14:05:37     67s] #  metal3         H         815           3        3080     0.00%
[10/03 14:05:37     67s] #  metal4         V         414           2        3080     0.00%
[10/03 14:05:37     67s] #  metal5         H         265         144        3080     1.72%
[10/03 14:05:37     67s] #  metal6         V         267         149        3080     1.69%
[10/03 14:05:37     67s] #  --------------------------------------------------------------
[10/03 14:05:37     67s] #  Total                   2495      26.19%       18480    13.80%
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.10 [8]--
[10/03 14:05:37     67s] ### analyze_m2_tracks starts on Tue Oct  3 14:05:37 2023 with memory = 1464.24 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] ### report_initial_resource starts on Tue Oct  3 14:05:37 2023 with memory = 1464.25 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] ### mark_pg_pins_accessibility starts on Tue Oct  3 14:05:37 2023 with memory = 1464.25 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] ### set_net_region starts on Tue Oct  3 14:05:37 2023 with memory = 1464.25 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Global routing data preparation is done on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.26 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### prepare_level starts on Tue Oct  3 14:05:37 2023 with memory = 1464.28 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init level 1 starts on Tue Oct  3 14:05:37 2023 with memory = 1464.30 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --0.99 [8]--
[10/03 14:05:37     67s] ### Level 1 hgrid = 56 X 55
[10/03 14:05:37     67s] ### init level 2 starts on Tue Oct  3 14:05:37 2023 with memory = 1464.34 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.33 [8]--
[10/03 14:05:37     67s] ### Level 2 hgrid = 14 X 14  (large_net only)
[10/03 14:05:37     67s] ### prepare_level_flow starts on Tue Oct  3 14:05:37 2023 with memory = 1464.56 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init_flow_edge starts on Tue Oct  3 14:05:37 2023 with memory = 1464.56 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.21 [8]--
[10/03 14:05:37     67s] ### init_flow_edge starts on Tue Oct  3 14:05:37 2023 with memory = 1464.56 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.37 [8]--
[10/03 14:05:37     67s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.32 [8]--
[10/03 14:05:37     67s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.30 [8]--
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #Global routing initialization is done on Tue Oct  3 14:05:37 2023
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.57 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] #
[10/03 14:05:37     67s] ### routing large nets 
[10/03 14:05:37     67s] #start global routing iteration 1...
[10/03 14:05:37     67s] ### init_flow_edge starts on Tue Oct  3 14:05:37 2023 with memory = 1464.59 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     67s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.36 [8]--
[10/03 14:05:37     67s] ### routing at level 2 (topmost level) iter 0
[10/03 14:05:37     68s] ### Uniform Hboxes (3x3)
[10/03 14:05:37     68s] ### routing at level 1 iter 0 for 0 hboxes
[10/03 14:05:37     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.63 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     68s] #
[10/03 14:05:37     68s] #start global routing iteration 2...
[10/03 14:05:37     68s] ### init_flow_edge starts on Tue Oct  3 14:05:37 2023 with memory = 1468.65 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     68s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.08 [8]--
[10/03 14:05:37     68s] ### cal_flow starts on Tue Oct  3 14:05:37 2023 with memory = 1468.71 (MB), peak = 1727.83 (MB)
[10/03 14:05:37     68s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:37     68s] ### routing at level 1 (topmost level) iter 0
[10/03 14:05:39     70s] ### measure_qor starts on Tue Oct  3 14:05:39 2023 with memory = 1483.43 (MB), peak = 1727.83 (MB)
[10/03 14:05:39     70s] ### measure_congestion starts on Tue Oct  3 14:05:39 2023 with memory = 1483.43 (MB), peak = 1727.83 (MB)
[10/03 14:05:39     70s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:39     70s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --4.51 [8]--
[10/03 14:05:39     70s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1479.98 (MB), peak = 1727.83 (MB)
[10/03 14:05:39     70s] #
[10/03 14:05:39     70s] #start global routing iteration 3...
[10/03 14:05:39     70s] ### routing at level 1 (topmost level) iter 1
[10/03 14:05:44     75s] ### measure_qor starts on Tue Oct  3 14:05:44 2023 with memory = 1486.73 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### measure_congestion starts on Tue Oct  3 14:05:44 2023 with memory = 1486.73 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:44     75s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --4.40 [8]--
[10/03 14:05:44     75s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1484.37 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] ### route_end starts on Tue Oct  3 14:05:44 2023 with memory = 1484.37 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:05:44     75s] #Total number of routable nets = 6988.
[10/03 14:05:44     75s] #Total number of nets in the design = 7054.
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #6988 routable nets have routed wires.
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #Routed nets constraints summary:
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #        Rules   Unconstrained  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #      Default            6988  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #        Total            6988  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #Routing constraints summary of the whole design:
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #        Rules   Unconstrained  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #      Default            6988  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #        Total            6988  
[10/03 14:05:44     75s] #-----------------------------
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:05:44 2023 with memory = 1484.39 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.01 [8]--
[10/03 14:05:44     75s] ### cal_base_flow starts on Tue Oct  3 14:05:44 2023 with memory = 1484.39 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### init_flow_edge starts on Tue Oct  3 14:05:44 2023 with memory = 1484.39 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.23 [8]--
[10/03 14:05:44     75s] ### cal_flow starts on Tue Oct  3 14:05:44 2023 with memory = 1484.39 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:44     75s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.03 [8]--
[10/03 14:05:44     75s] ### report_overcon starts on Tue Oct  3 14:05:44 2023 with memory = 1484.39 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #                 OverCon       OverCon       OverCon          
[10/03 14:05:44     75s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/03 14:05:44     75s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[10/03 14:05:44     75s] #  --------------------------------------------------------------------------
[10/03 14:05:44     75s] #  metal1        5(0.35%)      0(0.00%)      0(0.00%)   (0.35%)     0.72  
[10/03 14:05:44     75s] #  metal2      179(5.81%)     28(0.91%)      1(0.03%)   (6.75%)     0.70  
[10/03 14:05:44     75s] #  metal3      376(12.2%)     76(2.47%)      1(0.03%)   (14.7%)     0.68  
[10/03 14:05:44     75s] #  metal4      369(12.0%)      3(0.10%)      0(0.00%)   (12.1%)     0.68  
[10/03 14:05:44     75s] #  metal5      224(7.40%)      0(0.00%)      0(0.00%)   (7.40%)     0.56  
[10/03 14:05:44     75s] #  metal6      106(3.50%)      0(0.00%)      0(0.00%)   (3.50%)     0.47  
[10/03 14:05:44     75s] #  --------------------------------------------------------------------------
[10/03 14:05:44     75s] #     Total   1259(7.53%)    107(0.64%)      2(0.01%)   (8.18%)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[10/03 14:05:44     75s] #  Overflow after GR: 4.08% H + 4.10% V
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --0.83 [8]--
[10/03 14:05:44     75s] ### cal_base_flow starts on Tue Oct  3 14:05:44 2023 with memory = 1484.41 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### init_flow_edge starts on Tue Oct  3 14:05:44 2023 with memory = 1484.41 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.34 [8]--
[10/03 14:05:44     75s] ### cal_flow starts on Tue Oct  3 14:05:44 2023 with memory = 1484.41 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:44     75s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.04 [8]--
[10/03 14:05:44     75s] ### generate_cong_map_content starts on Tue Oct  3 14:05:44 2023 with memory = 1484.41 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### Sync with Inovus CongMap starts on Tue Oct  3 14:05:44 2023 with memory = 1484.41 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #Hotspot report including placement blocked areas
[10/03 14:05:44     75s] OPERPROF: Starting HotSpotCal at level 1, MEM:2094.7M, EPOCH TIME: 1696313144.769910
[10/03 14:05:44     75s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/03 14:05:44     75s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/03 14:05:44     75s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/03 14:05:44     75s] [hotspot] |   metal1(H)    |              2.00 |              2.00 |   100.80    56.00   112.00    61.59 |
[10/03 14:05:44     75s] [hotspot] |   metal2(V)    |              4.00 |             21.00 |    78.39    11.20   100.80    16.80 |
[10/03 14:05:44     75s] [hotspot] |   metal3(H)    |             60.00 |             80.00 |    67.20    11.20   112.00   106.39 |
[10/03 14:05:44     75s] [hotspot] |   metal4(V)    |             41.00 |             77.00 |    61.59    61.59   112.00   112.00 |
[10/03 14:05:44     75s] [hotspot] |   metal5(H)    |             46.00 |             70.00 |    67.20    11.20   112.00   112.00 |
[10/03 14:05:44     75s] [hotspot] |   metal6(V)    |              9.00 |             35.00 |    72.80     5.59   112.00    22.39 |
[10/03 14:05:44     75s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/03 14:05:44     75s] [hotspot] |      worst     | (metal3)    60.00 | (metal3)    80.00 |                                     |
[10/03 14:05:44     75s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/03 14:05:44     75s] [hotspot] |   all layers   |             99.00 |             99.00 |                                     |
[10/03 14:05:44     75s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/03 14:05:44     75s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 99.00, normalized total congestion hotspot area = 99.00 (area is in unit of 4 std-cell row bins)
[10/03 14:05:44     75s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 99.00/99.00 (area is in unit of 4 std-cell row bins)
[10/03 14:05:44     75s] [hotspot] max/total 99.00/99.00, big hotspot (>10) total 99.00
[10/03 14:05:44     75s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[10/03 14:05:44     75s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:44     75s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/03 14:05:44     75s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:44     75s] [hotspot] |  1  |    67.20     5.59   112.00   112.00 |       99.00   |
[10/03 14:05:44     75s] [hotspot] +-----+-------------------------------------+---------------+
[10/03 14:05:44     75s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.029, MEM:2094.7M, EPOCH TIME: 1696313144.799013
[10/03 14:05:44     75s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.68 [8]--
[10/03 14:05:44     75s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.65 [8]--
[10/03 14:05:44     75s] ### update starts on Tue Oct  3 14:05:44 2023 with memory = 1483.15 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #Complete Global Routing.
[10/03 14:05:44     75s] #Total wire length = 101816 um.
[10/03 14:05:44     75s] #Total half perimeter of net bounding box = 80735 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal1 = 1922 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal2 = 18355 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal3 = 35430 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal4 = 21676 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal5 = 11985 um.
[10/03 14:05:44     75s] #Total wire length on LAYER metal6 = 12447 um.
[10/03 14:05:44     75s] #Total number of vias = 53596
[10/03 14:05:44     75s] #Up-Via Summary (total 53596):
[10/03 14:05:44     75s] #           
[10/03 14:05:44     75s] #-----------------------
[10/03 14:05:44     75s] # metal1          24467
[10/03 14:05:44     75s] # metal2          16918
[10/03 14:05:44     75s] # metal3           7794
[10/03 14:05:44     75s] # metal4           2623
[10/03 14:05:44     75s] # metal5           1794
[10/03 14:05:44     75s] #-----------------------
[10/03 14:05:44     75s] #                 53596 
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --3.62 [8]--
[10/03 14:05:44     75s] ### report_overcon starts on Tue Oct  3 14:05:44 2023 with memory = 1486.97 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --1.00 [8]--
[10/03 14:05:44     75s] ### report_overcon starts on Tue Oct  3 14:05:44 2023 with memory = 1486.97 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #Max overcon = 5 tracks.
[10/03 14:05:44     75s] #Total overcon = 8.18%.
[10/03 14:05:44     75s] #Worst layer Gcell overcon rate = 14.71%.
[10/03 14:05:44     75s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --0.97 [8]--
[10/03 14:05:44     75s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB --1.46 [8]--
[10/03 14:05:44     75s] ### global_route design signature (8): route=575604389 net_attr=2116984200
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #Global routing statistics:
[10/03 14:05:44     75s] #Cpu time = 00:00:08
[10/03 14:05:44     75s] #Elapsed time = 00:00:08
[10/03 14:05:44     75s] #Increased memory = 19.53 (MB)
[10/03 14:05:44     75s] #Total memory = 1483.18 (MB)
[10/03 14:05:44     75s] #Peak memory = 1727.83 (MB)
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #Finished global routing on Tue Oct  3 14:05:44 2023
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] #
[10/03 14:05:44     75s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:05:44     75s] ### Time Record (Data Preparation) is installed.
[10/03 14:05:44     75s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:05:44     75s] ### track-assign external-init starts on Tue Oct  3 14:05:44 2023 with memory = 1482.89 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### Time Record (Track Assignment) is installed.
[10/03 14:05:44     75s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:05:44     75s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.77 [8]--
[10/03 14:05:44     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.89 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### track-assign engine-init starts on Tue Oct  3 14:05:44 2023 with memory = 1482.90 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] ### Time Record (Track Assignment) is installed.
[10/03 14:05:44     75s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.7 GB --1.76 [8]--
[10/03 14:05:44     75s] ### track-assign core-engine starts on Tue Oct  3 14:05:44 2023 with memory = 1482.96 (MB), peak = 1727.83 (MB)
[10/03 14:05:44     75s] #Start Track Assignment.
[10/03 14:05:45     76s] #Done with 12437 horizontal wires in 2 hboxes and 12271 vertical wires in 2 hboxes.
[10/03 14:05:46     77s] #Done with 3294 horizontal wires in 2 hboxes and 2440 vertical wires in 2 hboxes.
[10/03 14:05:46     77s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[10/03 14:05:46     77s] #
[10/03 14:05:46     77s] #Track assignment summary:
[10/03 14:05:46     77s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/03 14:05:46     77s] #------------------------------------------------------------------------
[10/03 14:05:46     77s] # metal1      1883.77 	  0.65%  	  0.00% 	  0.57%
[10/03 14:05:46     77s] # metal2     18178.51 	  0.19%  	  0.00% 	  0.00%
[10/03 14:05:46     77s] # metal3     34783.52 	  0.17%  	  0.00% 	  0.00%
[10/03 14:05:46     77s] # metal4     21611.44 	  0.34%  	  0.00% 	  0.00%
[10/03 14:05:46     77s] # metal5     12034.99 	  0.27%  	  0.00% 	  0.00%
[10/03 14:05:46     77s] # metal6     12445.02 	  0.70%  	  0.00% 	  0.00%
[10/03 14:05:46     77s] #------------------------------------------------------------------------
[10/03 14:05:46     77s] # All      100937.24  	  0.30% 	  0.00% 	  0.00%
[10/03 14:05:46     77s] #Complete Track Assignment.
[10/03 14:05:46     77s] #Total wire length = 99639 um.
[10/03 14:05:46     77s] #Total half perimeter of net bounding box = 80735 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal1 = 1879 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal2 = 17945 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal3 = 34488 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal4 = 21146 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal5 = 11854 um.
[10/03 14:05:46     77s] #Total wire length on LAYER metal6 = 12327 um.
[10/03 14:05:46     77s] #Total number of vias = 53596
[10/03 14:05:46     77s] #Up-Via Summary (total 53596):
[10/03 14:05:46     77s] #           
[10/03 14:05:46     77s] #-----------------------
[10/03 14:05:46     77s] # metal1          24467
[10/03 14:05:46     77s] # metal2          16918
[10/03 14:05:46     77s] # metal3           7794
[10/03 14:05:46     77s] # metal4           2623
[10/03 14:05:46     77s] # metal5           1794
[10/03 14:05:46     77s] #-----------------------
[10/03 14:05:46     77s] #                 53596 
[10/03 14:05:46     77s] #
[10/03 14:05:46     77s] ### track_assign design signature (11): route=225448335
[10/03 14:05:46     77s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.7 GB --1.05 [8]--
[10/03 14:05:46     77s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:05:46     77s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1480.20 (MB), peak = 1727.83 (MB)
[10/03 14:05:46     77s] #
[10/03 14:05:46     77s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:05:46     77s] #Cpu time = 00:00:11
[10/03 14:05:46     77s] #Elapsed time = 00:00:10
[10/03 14:05:46     77s] #Increased memory = 26.84 (MB)
[10/03 14:05:46     77s] #Total memory = 1480.21 (MB)
[10/03 14:05:46     77s] #Peak memory = 1727.83 (MB)
[10/03 14:05:46     77s] #Using multithreading with 8 threads.
[10/03 14:05:46     77s] ### Time Record (Detail Routing) is installed.
[10/03 14:05:46     77s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:05:46     77s] #
[10/03 14:05:46     77s] #Start Detail Routing..
[10/03 14:05:46     77s] #start initial detail routing ...
[10/03 14:05:46     77s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:05:55    103s] ### Routing stats: routing = 100.00%
[10/03 14:05:55    103s] #   number of violations = 116
[10/03 14:05:55    103s] #
[10/03 14:05:55    103s] #    By Layer and Type :
[10/03 14:05:55    103s] #	         MetSpc    Short   CutSpc   Totals
[10/03 14:05:55    103s] #	metal1        2        0        0        2
[10/03 14:05:55    103s] #	metal2        3       71        0       74
[10/03 14:05:55    103s] #	metal3        3       25        0       28
[10/03 14:05:55    103s] #	metal4        0        5        3        8
[10/03 14:05:55    103s] #	metal5        0        1        2        3
[10/03 14:05:55    103s] #	metal6        0        1        0        1
[10/03 14:05:55    103s] #	Totals        8      103        5      116
[10/03 14:05:55    103s] #cpu time = 00:00:26, elapsed time = 00:00:08, memory = 1577.60 (MB), peak = 1792.89 (MB)
[10/03 14:05:55    103s] #start 1st optimization iteration ...
[10/03 14:05:55    106s] ### Routing stats: routing = 100.00%
[10/03 14:05:55    106s] #   number of violations = 4
[10/03 14:05:55    106s] #
[10/03 14:05:55    106s] #    By Layer and Type :
[10/03 14:05:55    106s] #	          Short   Totals
[10/03 14:05:55    106s] #	metal1        0        0
[10/03 14:05:55    106s] #	metal2        2        2
[10/03 14:05:55    106s] #	metal3        2        2
[10/03 14:05:55    106s] #	Totals        4        4
[10/03 14:05:55    106s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1576.19 (MB), peak = 1792.89 (MB)
[10/03 14:05:55    106s] #Complete Detail Routing.
[10/03 14:05:55    106s] #Total wire length = 101244 um.
[10/03 14:05:55    106s] #Total half perimeter of net bounding box = 80735 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal1 = 3012 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal2 = 26199 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal3 = 34446 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal4 = 19838 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal5 = 8802 um.
[10/03 14:05:55    106s] #Total wire length on LAYER metal6 = 8947 um.
[10/03 14:05:55    106s] #Total number of vias = 54754
[10/03 14:05:55    106s] #Up-Via Summary (total 54754):
[10/03 14:05:55    106s] #           
[10/03 14:05:55    106s] #-----------------------
[10/03 14:05:55    106s] # metal1          24890
[10/03 14:05:55    106s] # metal2          19824
[10/03 14:05:55    106s] # metal3           6988
[10/03 14:05:55    106s] # metal4           1876
[10/03 14:05:55    106s] # metal5           1176
[10/03 14:05:55    106s] #-----------------------
[10/03 14:05:55    106s] #                 54754 
[10/03 14:05:55    106s] #
[10/03 14:05:55    106s] #Total number of DRC violations = 4
[10/03 14:05:55    106s] #Total number of violations on LAYER metal1 = 0
[10/03 14:05:55    106s] #Total number of violations on LAYER metal2 = 2
[10/03 14:05:55    106s] #Total number of violations on LAYER metal3 = 2
[10/03 14:05:55    106s] #Total number of violations on LAYER metal4 = 0
[10/03 14:05:55    106s] #Total number of violations on LAYER metal5 = 0
[10/03 14:05:55    106s] #Total number of violations on LAYER metal6 = 0
[10/03 14:05:55    106s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:05:55    106s] #Cpu time = 00:00:29
[10/03 14:05:55    106s] #Elapsed time = 00:00:09
[10/03 14:05:55    106s] #Increased memory = 96.36 (MB)
[10/03 14:05:55    106s] #Total memory = 1576.57 (MB)
[10/03 14:05:55    106s] #Peak memory = 1792.89 (MB)
[10/03 14:05:55    106s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:05:55    106s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:05:55    106s] #
[10/03 14:05:55    106s] #Start Post Route wire spreading..
[10/03 14:05:55    106s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:05:55    106s] #
[10/03 14:05:55    106s] #Start DRC checking..
[10/03 14:05:55    108s] #   number of violations = 4
[10/03 14:05:55    108s] #
[10/03 14:05:55    108s] #    By Layer and Type :
[10/03 14:05:55    108s] #	          Short   Totals
[10/03 14:05:55    108s] #	metal1        0        0
[10/03 14:05:55    108s] #	metal2        2        2
[10/03 14:05:55    108s] #	metal3        2        2
[10/03 14:05:55    108s] #	Totals        4        4
[10/03 14:05:55    108s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1573.79 (MB), peak = 1792.89 (MB)
[10/03 14:05:55    108s] #CELL_VIEW top,init has 4 DRC violations
[10/03 14:05:55    108s] #Total number of DRC violations = 4
[10/03 14:05:55    108s] #Total number of violations on LAYER metal1 = 0
[10/03 14:05:55    108s] #Total number of violations on LAYER metal2 = 2
[10/03 14:05:55    108s] #Total number of violations on LAYER metal3 = 2
[10/03 14:05:55    108s] #Total number of violations on LAYER metal4 = 0
[10/03 14:05:55    108s] #Total number of violations on LAYER metal5 = 0
[10/03 14:05:55    108s] #Total number of violations on LAYER metal6 = 0
[10/03 14:05:55    108s] #
[10/03 14:05:55    108s] #Start data preparation for wire spreading...
[10/03 14:05:55    108s] #
[10/03 14:05:55    108s] #Data preparation is done on Tue Oct  3 14:05:55 2023
[10/03 14:05:55    108s] #
[10/03 14:05:55    108s] ### track-assign engine-init starts on Tue Oct  3 14:05:55 2023 with memory = 1573.79 (MB), peak = 1792.89 (MB)
[10/03 14:05:56    108s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.8 GB --1.39 [8]--
[10/03 14:05:56    108s] #
[10/03 14:05:56    108s] #Start Post Route Wire Spread.
[10/03 14:05:56    109s] #Done with 1996 horizontal wires in 4 hboxes and 1035 vertical wires in 4 hboxes.
[10/03 14:05:56    109s] #Complete Post Route Wire Spread.
[10/03 14:05:56    109s] #
[10/03 14:05:56    109s] #Total wire length = 102331 um.
[10/03 14:05:56    109s] #Total half perimeter of net bounding box = 80735 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal1 = 3024 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal2 = 26358 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal3 = 34931 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal4 = 20024 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal5 = 8925 um.
[10/03 14:05:56    109s] #Total wire length on LAYER metal6 = 9068 um.
[10/03 14:05:56    109s] #Total number of vias = 54754
[10/03 14:05:56    109s] #Up-Via Summary (total 54754):
[10/03 14:05:56    109s] #           
[10/03 14:05:56    109s] #-----------------------
[10/03 14:05:56    109s] # metal1          24890
[10/03 14:05:56    109s] # metal2          19824
[10/03 14:05:56    109s] # metal3           6988
[10/03 14:05:56    109s] # metal4           1876
[10/03 14:05:56    109s] # metal5           1176
[10/03 14:05:56    109s] #-----------------------
[10/03 14:05:56    109s] #                 54754 
[10/03 14:05:56    109s] #
[10/03 14:05:56    109s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:05:56    109s] #
[10/03 14:05:56    109s] #Start DRC checking..
[10/03 14:05:56    111s] #   number of violations = 4
[10/03 14:05:56    111s] #
[10/03 14:05:56    111s] #    By Layer and Type :
[10/03 14:05:56    111s] #	          Short   Totals
[10/03 14:05:56    111s] #	metal1        0        0
[10/03 14:05:56    111s] #	metal2        2        2
[10/03 14:05:56    111s] #	metal3        2        2
[10/03 14:05:56    111s] #	Totals        4        4
[10/03 14:05:56    111s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1567.68 (MB), peak = 1792.89 (MB)
[10/03 14:05:56    111s] #CELL_VIEW top,init has 4 DRC violations
[10/03 14:05:56    111s] #Total number of DRC violations = 4
[10/03 14:05:56    111s] #Total number of violations on LAYER metal1 = 0
[10/03 14:05:56    111s] #Total number of violations on LAYER metal2 = 2
[10/03 14:05:56    111s] #Total number of violations on LAYER metal3 = 2
[10/03 14:05:56    111s] #Total number of violations on LAYER metal4 = 0
[10/03 14:05:56    111s] #Total number of violations on LAYER metal5 = 0
[10/03 14:05:56    111s] #Total number of violations on LAYER metal6 = 0
[10/03 14:05:56    112s] #   number of violations = 4
[10/03 14:05:56    112s] #
[10/03 14:05:56    112s] #    By Layer and Type :
[10/03 14:05:56    112s] #	          Short   Totals
[10/03 14:05:56    112s] #	metal1        0        0
[10/03 14:05:56    112s] #	metal2        2        2
[10/03 14:05:56    112s] #	metal3        2        2
[10/03 14:05:56    112s] #	Totals        4        4
[10/03 14:05:56    112s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1567.68 (MB), peak = 1792.89 (MB)
[10/03 14:05:56    112s] #CELL_VIEW top,init has 4 DRC violations
[10/03 14:05:56    112s] #Total number of DRC violations = 4
[10/03 14:05:56    112s] #Total number of violations on LAYER metal1 = 0
[10/03 14:05:56    112s] #Total number of violations on LAYER metal2 = 2
[10/03 14:05:56    112s] #Total number of violations on LAYER metal3 = 2
[10/03 14:05:56    112s] #Total number of violations on LAYER metal4 = 0
[10/03 14:05:56    112s] #Total number of violations on LAYER metal5 = 0
[10/03 14:05:56    112s] #Total number of violations on LAYER metal6 = 0
[10/03 14:05:56    112s] #Post Route wire spread is done.
[10/03 14:05:56    112s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:05:56    112s] #Total wire length = 102331 um.
[10/03 14:05:56    112s] #Total half perimeter of net bounding box = 80735 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal1 = 3024 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal2 = 26358 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal3 = 34931 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal4 = 20024 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal5 = 8925 um.
[10/03 14:05:56    112s] #Total wire length on LAYER metal6 = 9068 um.
[10/03 14:05:56    112s] #Total number of vias = 54754
[10/03 14:05:56    112s] #Up-Via Summary (total 54754):
[10/03 14:05:56    112s] #           
[10/03 14:05:56    112s] #-----------------------
[10/03 14:05:56    112s] # metal1          24890
[10/03 14:05:56    112s] # metal2          19824
[10/03 14:05:56    112s] # metal3           6988
[10/03 14:05:56    112s] # metal4           1876
[10/03 14:05:56    112s] # metal5           1176
[10/03 14:05:56    112s] #-----------------------
[10/03 14:05:56    112s] #                 54754 
[10/03 14:05:56    112s] #
[10/03 14:05:56    112s] #detailRoute Statistics:
[10/03 14:05:56    112s] #Cpu time = 00:00:34
[10/03 14:05:56    112s] #Elapsed time = 00:00:10
[10/03 14:05:56    112s] #Increased memory = 87.47 (MB)
[10/03 14:05:56    112s] #Total memory = 1567.68 (MB)
[10/03 14:05:56    112s] #Peak memory = 1792.89 (MB)
[10/03 14:05:56    112s] ### global_detail_route design signature (31): route=512163648 flt_obj=0 vio=867567197 shield_wire=1
[10/03 14:05:56    112s] ### Time Record (DB Export) is installed.
[10/03 14:05:56    112s] ### export design design signature (32): route=512163648 fixed_route=249092794 flt_obj=0 vio=867567197 swire=282492057 shield_wire=1 net_attr=569955022 dirty_area=0 del_dirty_area=0 cell=1987884472 placement=348245193 pin_access=475212415 inst_pattern=1
[10/03 14:05:56    112s] #	no debugging net set
[10/03 14:05:56    112s] ### Time Record (DB Export) is uninstalled.
[10/03 14:05:56    112s] ### Time Record (Post Callback) is installed.
[10/03 14:05:56    112s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:05:56    112s] #
[10/03 14:05:56    112s] #globalDetailRoute statistics:
[10/03 14:05:56    112s] #Cpu time = 00:00:46
[10/03 14:05:56    112s] #Elapsed time = 00:00:20
[10/03 14:05:56    112s] #Increased memory = 113.50 (MB)
[10/03 14:05:56    112s] #Total memory = 1566.82 (MB)
[10/03 14:05:56    112s] #Peak memory = 1792.89 (MB)
[10/03 14:05:56    112s] #Number of warnings = 0
[10/03 14:05:56    112s] #Total number of warnings = 3
[10/03 14:05:56    112s] #Number of fails = 0
[10/03 14:05:56    112s] #Total number of fails = 0
[10/03 14:05:56    112s] #Complete globalDetailRoute on Tue Oct  3 14:05:56 2023
[10/03 14:05:56    112s] #
[10/03 14:05:56    112s] ### import design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=475212415 inst_pattern=1
[10/03 14:05:56    112s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:05:56    112s] % End globalDetailRoute (date=10/03 14:05:56, total cpu=0:00:45.7, real=0:00:20.0, peak res=1792.9M, current mem=1543.8M)
[10/03 14:05:57    112s] #Default setup view is reset to generic_view.
[10/03 14:05:57    112s] #Default setup view is reset to generic_view.
[10/03 14:05:57    112s] AAE_INFO: Post Route call back at the end of routeDesign
[10/03 14:05:57    112s] #routeDesign: cpu time = 00:00:46, elapsed time = 00:00:20, memory = 1539.10 (MB), peak = 1792.89 (MB)
[10/03 14:05:57    112s] *** Message Summary: 0 warning(s), 0 error(s)
[10/03 14:05:57    112s] 
[10/03 14:05:57    112s] ### Time Record (routeDesign) is uninstalled.
[10/03 14:05:57    112s] ### 
[10/03 14:05:57    112s] ###   Scalability Statistics
[10/03 14:05:57    112s] ### 
[10/03 14:05:57    112s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:05:57    112s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/03 14:05:57    112s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:05:57    112s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:05:57    112s] ###   Global Routing                |        00:00:08|        00:00:08|             1.0|
[10/03 14:05:57    112s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.1|
[10/03 14:05:57    112s] ###   Detail Routing                |        00:00:29|        00:00:09|             3.2|
[10/03 14:05:57    112s] ###   Post Route Wire Spreading     |        00:00:06|        00:00:01|             4.9|
[10/03 14:05:57    112s] ###   Entire Command                |        00:00:46|        00:00:20|             2.2|
[10/03 14:05:57    112s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:05:57    112s] ### 
[10/03 14:05:57    112s] #% End routeDesign (date=10/03 14:05:57, total cpu=0:00:46.0, real=0:00:21.0, peak res=1792.9M, current mem=1539.1M)
[10/03 14:05:57    112s] <CMD> report_timing
[10/03 14:05:57    112s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:05:57    112s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[10/03 14:05:57    112s] AAE DB initialization (MEM=2154.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/03 14:05:57    112s] #################################################################################
[10/03 14:05:57    112s] # Design Stage: PostRoute
[10/03 14:05:57    112s] # Design Name: top
[10/03 14:05:57    112s] # Design Mode: 45nm
[10/03 14:05:57    112s] # Analysis Mode: MMMC Non-OCV 
[10/03 14:05:57    112s] # Parasitics Mode: No SPEF/RCDB 
[10/03 14:05:57    112s] # Signoff Settings: SI Off 
[10/03 14:05:57    112s] #################################################################################
[10/03 14:05:57    112s] Extraction called for design 'top' of instances=6604 and nets=7054 using extraction engine 'preRoute' .
[10/03 14:05:57    112s] PreRoute RC Extraction called for design top.
[10/03 14:05:57    112s] RC Extraction called in multi-corner(1) mode.
[10/03 14:05:57    112s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:05:57    112s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:05:57    112s] RCMode: PreRoute
[10/03 14:05:57    112s]       RC Corner Indexes            0   
[10/03 14:05:57    112s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:05:57    112s] Resistance Scaling Factor    : 1.00000 
[10/03 14:05:57    112s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:05:57    112s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:05:57    112s] Shrink Factor                : 1.00000
[10/03 14:05:57    112s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/03 14:05:57    112s] 
[10/03 14:05:57    112s] Trim Metal Layers:
[10/03 14:05:57    112s] LayerId::1 widthSet size::1
[10/03 14:05:57    112s] LayerId::2 widthSet size::1
[10/03 14:05:57    112s] LayerId::3 widthSet size::1
[10/03 14:05:57    112s] LayerId::4 widthSet size::1
[10/03 14:05:57    112s] LayerId::5 widthSet size::1
[10/03 14:05:57    112s] LayerId::6 widthSet size::1
[10/03 14:05:57    112s] Updating RC grid for preRoute extraction ...
[10/03 14:05:57    112s] eee: pegSigSF::1.070000
[10/03 14:05:57    112s] Initializing multi-corner resistance tables ...
[10/03 14:05:57    112s] eee: l::1 avDens::0.121003 usedTrk::955.923567 availTrk::7900.000000 sigTrk::955.923567
[10/03 14:05:57    112s] eee: l::2 avDens::0.344753 usedTrk::2057.632359 availTrk::5968.421053 sigTrk::2057.632359
[10/03 14:05:57    112s] eee: l::3 avDens::0.331414 usedTrk::2651.315998 availTrk::8000.000000 sigTrk::2651.315998
[10/03 14:05:57    112s] eee: l::4 avDens::0.386641 usedTrk::1527.232362 availTrk::3950.000000 sigTrk::1527.232362
[10/03 14:05:57    112s] eee: l::5 avDens::0.272296 usedTrk::1061.954385 availTrk::3900.000000 sigTrk::1061.954385
[10/03 14:05:57    112s] eee: l::6 avDens::0.275991 usedTrk::1090.166139 availTrk::3950.000000 sigTrk::1090.166139
[10/03 14:05:57    112s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:05:57    112s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.374344 ; uaWl: 1.000000 ; uaWlH: 0.371027 ; aWlH: 0.000000 ; Pmax: 0.881200 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:05:57    112s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2154.152M)
[10/03 14:05:57    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 2214.2M, InitMEM = 2214.2M)
[10/03 14:05:57    113s] Calculate delays in Single mode...
[10/03 14:05:57    113s] Start delay calculation (fullDC) (8 T). (MEM=2215.18)
[10/03 14:05:57    113s] siFlow : Timing analysis mode is single, using late cdB files
[10/03 14:05:57    113s] Start AAE Lib Loading. (MEM=2226.69)
[10/03 14:05:57    113s] End AAE Lib Loading. (MEM=2245.77 CPU=0:00:00.0 Real=0:00:00.0)
[10/03 14:05:57    113s] End AAE Lib Interpolated Model. (MEM=2245.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:05:57    113s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/03 14:05:57    113s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/03 14:05:57    113s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/03 14:05:57    113s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/03 14:05:57    113s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/03 14:05:57    115s] Total number of fetched objects 7260
[10/03 14:05:57    115s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:05:57    115s] End delay calculation. (MEM=2702.52 CPU=0:00:01.8 REAL=0:00:00.0)
[10/03 14:05:59    115s] End delay calculation (fullDC). (MEM=2543.13 CPU=0:00:02.4 REAL=0:00:02.0)
[10/03 14:05:59    115s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 2543.1M) ***
[10/03 14:05:59    115s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:05:59    116s] <CMD> optDesign -postRoute
[10/03 14:05:59    116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.1M, totSessionCpu=0:01:56 **
[10/03 14:05:59    116s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:05:59    116s] GigaOpt running with 8 threads.
[10/03 14:05:59    116s] **INFO: User settings:
[10/03 14:05:59    116s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:05:59    116s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:05:59    116s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:05:59    116s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:05:59    116s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:05:59    116s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:05:59    116s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:05:59    116s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:05:59    116s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:05:59    116s] setDesignMode -process                                          45
[10/03 14:05:59    116s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:05:59    116s] setExtractRCMode -engine                                        preRoute
[10/03 14:05:59    116s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:05:59    116s] setExtractRCMode -total_c_th                                    5
[10/03 14:05:59    116s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:05:59    116s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:05:59    116s] setDelayCalMode -engine                                         aae
[10/03 14:05:59    116s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:05:59    116s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:05:59    116s] setPlaceMode -place_detail_check_route                          false
[10/03 14:05:59    116s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:05:59    116s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:05:59    116s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:05:59    116s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:05:59    116s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:05:59    116s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:05:59    116s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:05:59    116s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:05:59    116s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:05:59    116s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:05:59    116s] setPlaceMode -powerDriven                                       false
[10/03 14:05:59    116s] setPlaceMode -timingDriven                                      true
[10/03 14:05:59    116s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:05:59    116s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:05:59    116s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:05:59    116s] setAnalysisMode -virtualIPO                                     false
[10/03 14:05:59    116s] 
[10/03 14:05:59    116s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:05:59    116s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:05:59    116s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:05:59    116s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:56.5/0:01:55.1 (1.0), mem = 2215.6M
[10/03 14:05:59    116s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:56.5/0:01:55.1 (1.0), mem = 2215.6M
[10/03 14:05:59    116s] Switching SI Aware to true by default in postroute mode   
[10/03 14:05:59    116s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:05:59    116s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:05:59    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2215.6M, EPOCH TIME: 1696313159.493963
[10/03 14:05:59    116s] z: 2, totalTracks: 1
[10/03 14:05:59    116s] z: 4, totalTracks: 1
[10/03 14:05:59    116s] z: 6, totalTracks: 1
[10/03 14:05:59    116s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:05:59    116s] All LLGs are deleted
[10/03 14:05:59    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2215.6M, EPOCH TIME: 1696313159.498037
[10/03 14:05:59    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2215.6M, EPOCH TIME: 1696313159.498151
[10/03 14:05:59    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2215.6M, EPOCH TIME: 1696313159.499734
[10/03 14:05:59    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2343.7M, EPOCH TIME: 1696313159.503562
[10/03 14:05:59    116s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:05:59    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2343.7M, EPOCH TIME: 1696313159.506677
[10/03 14:05:59    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2375.7M, EPOCH TIME: 1696313159.512158
[10/03 14:05:59    116s] SiteArray: non-trimmed site array dimensions = 76 x 570
[10/03 14:05:59    116s] SiteArray: use 233,472 bytes
[10/03 14:05:59    116s] SiteArray: current memory after site array memory allocation 2375.7M
[10/03 14:05:59    116s] SiteArray: FP blocked sites are writable
[10/03 14:05:59    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:05:59    116s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2343.7M, EPOCH TIME: 1696313159.517455
[10/03 14:05:59    116s] Process 1110 wires and vias for routing blockage analysis
[10/03 14:05:59    116s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:2375.7M, EPOCH TIME: 1696313159.521787
[10/03 14:05:59    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:2375.7M, EPOCH TIME: 1696313159.522170
[10/03 14:05:59    116s] 
[10/03 14:05:59    116s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:05:59    116s] OPERPROF:     Starting CMU at level 3, MEM:2375.7M, EPOCH TIME: 1696313159.522995
[10/03 14:05:59    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2375.7M, EPOCH TIME: 1696313159.526419
[10/03 14:05:59    116s] 
[10/03 14:05:59    116s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:05:59    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.028, MEM:2247.6M, EPOCH TIME: 1696313159.528129
[10/03 14:05:59    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2247.6M, EPOCH TIME: 1696313159.528193
[10/03 14:05:59    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.020, REAL:0.004, MEM:2247.6M, EPOCH TIME: 1696313159.532183
[10/03 14:05:59    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2247.6MB).
[10/03 14:05:59    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.040, MEM:2247.6M, EPOCH TIME: 1696313159.534000
[10/03 14:05:59    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2247.6M, EPOCH TIME: 1696313159.534057
[10/03 14:05:59    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.010, MEM:2247.6M, EPOCH TIME: 1696313159.544431
[10/03 14:05:59    116s] 
[10/03 14:05:59    116s] Creating Lib Analyzer ...
[10/03 14:05:59    116s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:05:59    116s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:05:59    116s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:05:59    116s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:05:59    116s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:05:59    116s] 
[10/03 14:05:59    116s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:05:59    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=2253.7M
[10/03 14:05:59    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=2253.7M
[10/03 14:05:59    116s] Creating Lib Analyzer, finished. 
[10/03 14:05:59    116s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/03 14:05:59    116s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/03 14:05:59    116s] Effort level <high> specified for reg2reg path_group
[10/03 14:06:00    117s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1664.5M, totSessionCpu=0:01:57 **
[10/03 14:06:00    117s] Existing Dirty Nets : 0
[10/03 14:06:00    117s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:06:00    117s] #Taking db snapshot
[10/03 14:06:00    117s] #Taking db snapshot ... done
[10/03 14:06:00    117s] OPERPROF: Starting checkPlace at level 1, MEM:2267.7M, EPOCH TIME: 1696313160.049228
[10/03 14:06:00    117s] z: 2, totalTracks: 1
[10/03 14:06:00    117s] z: 4, totalTracks: 1
[10/03 14:06:00    117s] z: 6, totalTracks: 1
[10/03 14:06:00    117s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:00    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2267.7M, EPOCH TIME: 1696313160.052779
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:00    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2267.7M, EPOCH TIME: 1696313160.063954
[10/03 14:06:00    117s] Begin checking placement ... (start mem=2267.7M, init mem=2267.7M)
[10/03 14:06:00    117s] Begin checking exclusive groups violation ...
[10/03 14:06:00    117s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:06:00    117s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] Running CheckPlace using 8 threads!...
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] ...checkPlace MT is done!
[10/03 14:06:00    117s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2267.7M, EPOCH TIME: 1696313160.093332
[10/03 14:06:00    117s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.004, MEM:2267.7M, EPOCH TIME: 1696313160.096893
[10/03 14:06:00    117s] *info: Placed = 6604          
[10/03 14:06:00    117s] *info: Unplaced = 0           
[10/03 14:06:00    117s] Placement Density:76.34%(8797/11523)
[10/03 14:06:00    117s] Placement Density (including fixed std cells):76.34%(8797/11523)
[10/03 14:06:00    117s] All LLGs are deleted
[10/03 14:06:00    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2267.7M, EPOCH TIME: 1696313160.098783
[10/03 14:06:00    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2267.7M, EPOCH TIME: 1696313160.100029
[10/03 14:06:00    117s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2267.7M)
[10/03 14:06:00    117s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.051, MEM:2267.7M, EPOCH TIME: 1696313160.100715
[10/03 14:06:00    117s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/03 14:06:00    117s] Type 'man IMPEXT-3493' for more detail.
[10/03 14:06:00    117s]  Initial DC engine is -> aae
[10/03 14:06:00    117s]  
[10/03 14:06:00    117s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:06:00    117s]  
[10/03 14:06:00    117s]  
[10/03 14:06:00    117s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:06:00    117s]  
[10/03 14:06:00    117s] Reset EOS DB
[10/03 14:06:00    117s] Ignoring AAE DB Resetting ...
[10/03 14:06:00    117s]  Set Options for AAE Based Opt flow 
[10/03 14:06:00    117s] *** optDesign -postRoute ***
[10/03 14:06:00    117s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:06:00    117s] Setup Target Slack: user slack 0
[10/03 14:06:00    117s] Hold Target Slack: user slack 0
[10/03 14:06:00    117s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/03 14:06:00    117s] Opt: RC extraction mode changed to 'detail'
[10/03 14:06:00    117s] All LLGs are deleted
[10/03 14:06:00    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2267.7M, EPOCH TIME: 1696313160.117066
[10/03 14:06:00    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2267.7M, EPOCH TIME: 1696313160.117166
[10/03 14:06:00    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2267.7M, EPOCH TIME: 1696313160.118570
[10/03 14:06:00    117s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2363.7M, EPOCH TIME: 1696313160.121562
[10/03 14:06:00    117s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2363.7M, EPOCH TIME: 1696313160.124420
[10/03 14:06:00    117s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.005, MEM:2395.8M, EPOCH TIME: 1696313160.129095
[10/03 14:06:00    117s] Fast DP-INIT is on for default
[10/03 14:06:00    117s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:2395.8M, EPOCH TIME: 1696313160.130270
[10/03 14:06:00    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2267.7M, EPOCH TIME: 1696313160.132500
[10/03 14:06:00    117s] Multi-VT timing optimization disabled based on library information.
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:06:00    117s] Deleting Lib Analyzer.
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Deleting Cell Server End ...
[10/03 14:06:00    117s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:06:00    117s] Summary for sequential cells identification: 
[10/03 14:06:00    117s]   Identified SBFF number: 16
[10/03 14:06:00    117s]   Identified MBFF number: 0
[10/03 14:06:00    117s]   Identified SB Latch number: 0
[10/03 14:06:00    117s]   Identified MB Latch number: 0
[10/03 14:06:00    117s]   Not identified SBFF number: 0
[10/03 14:06:00    117s]   Not identified MBFF number: 0
[10/03 14:06:00    117s]   Not identified SB Latch number: 0
[10/03 14:06:00    117s]   Not identified MB Latch number: 0
[10/03 14:06:00    117s]   Number of sequential cells which are not FFs: 13
[10/03 14:06:00    117s]  Visiting view : generic_view
[10/03 14:06:00    117s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:06:00    117s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:06:00    117s]  Visiting view : generic_view
[10/03 14:06:00    117s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:06:00    117s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:06:00    117s] TLC MultiMap info (StdDelay):
[10/03 14:06:00    117s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:06:00    117s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:06:00    117s]  Setting StdDelay to: 33.1ps
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] TimeStamp Deleting Cell Server End ...
[10/03 14:06:00    117s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.8), totSession cpu/real = 0:01:57.7/0:01:55.8 (1.0), mem = 2267.7M
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] =============================================================================================
[10/03 14:06:00    117s]  Step TAT Report for InitOpt #1                                                 21.13-s100_1
[10/03 14:06:00    117s] =============================================================================================
[10/03 14:06:00    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:00    117s] ---------------------------------------------------------------------------------------------
[10/03 14:06:00    117s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:00    117s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  31.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:00    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:00    117s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:00    117s] [ CheckPlace             ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    2.9
[10/03 14:06:00    117s] [ MISC                   ]          0:00:00.4  (  60.5 % )     0:00:00.4 /  0:00:00.8    2.0
[10/03 14:06:00    117s] ---------------------------------------------------------------------------------------------
[10/03 14:06:00    117s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.8
[10/03 14:06:00    117s] ---------------------------------------------------------------------------------------------
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:06:00    117s] **INFO: flowCheckPoint #1 InitialSummary
[10/03 14:06:00    117s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:06:00    117s] Extraction called for design 'top' of instances=6604 and nets=7054 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:06:00    117s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:06:00    117s] RC Extraction called in multi-corner(1) mode.
[10/03 14:06:00    117s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:06:00    117s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:06:00    117s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:06:00    117s] * Layer Id             : 1 - M1
[10/03 14:06:00    117s]       Thickness        : 0.13
[10/03 14:06:00    117s]       Min Width        : 0.07
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] * Layer Id             : 2 - M2
[10/03 14:06:00    117s]       Thickness        : 0.14
[10/03 14:06:00    117s]       Min Width        : 0.07
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] * Layer Id             : 3 - M3
[10/03 14:06:00    117s]       Thickness        : 0.14
[10/03 14:06:00    117s]       Min Width        : 0.07
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] * Layer Id             : 4 - M4
[10/03 14:06:00    117s]       Thickness        : 0.28
[10/03 14:06:00    117s]       Min Width        : 0.14
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] * Layer Id             : 5 - M5
[10/03 14:06:00    117s]       Thickness        : 0.28
[10/03 14:06:00    117s]       Min Width        : 0.14
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] * Layer Id             : 6 - M6
[10/03 14:06:00    117s]       Thickness        : 0.28
[10/03 14:06:00    117s]       Min Width        : 0.14
[10/03 14:06:00    117s]       Layer Dielectric : 4.1
[10/03 14:06:00    117s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d  -basic
[10/03 14:06:00    117s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:06:00    117s]       RC Corner Indexes            0   
[10/03 14:06:00    117s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:06:00    117s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:06:00    117s] Resistance Scaling Factor    : 1.00000 
[10/03 14:06:00    117s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:06:00    117s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:06:00    117s] Shrink Factor                : 1.00000
[10/03 14:06:00    117s] 
[10/03 14:06:00    117s] Trim Metal Layers:
[10/03 14:06:00    117s] LayerId::1 widthSet size::1
[10/03 14:06:00    117s] LayerId::2 widthSet size::1
[10/03 14:06:00    117s] LayerId::3 widthSet size::1
[10/03 14:06:00    117s] LayerId::4 widthSet size::1
[10/03 14:06:00    117s] LayerId::5 widthSet size::1
[10/03 14:06:00    117s] LayerId::6 widthSet size::1
[10/03 14:06:00    117s] eee: pegSigSF::1.070000
[10/03 14:06:00    117s] Initializing multi-corner resistance tables ...
[10/03 14:06:00    117s] eee: l::1 avDens::0.121003 usedTrk::955.923567 availTrk::7900.000000 sigTrk::955.923567
[10/03 14:06:00    117s] eee: l::2 avDens::0.344753 usedTrk::2057.632359 availTrk::5968.421053 sigTrk::2057.632359
[10/03 14:06:00    117s] eee: l::3 avDens::0.331414 usedTrk::2651.315998 availTrk::8000.000000 sigTrk::2651.315998
[10/03 14:06:00    117s] eee: l::4 avDens::0.386641 usedTrk::1527.232362 availTrk::3950.000000 sigTrk::1527.232362
[10/03 14:06:00    117s] eee: l::5 avDens::0.272296 usedTrk::1061.954385 availTrk::3900.000000 sigTrk::1061.954385
[10/03 14:06:00    117s] eee: l::6 avDens::0.275991 usedTrk::1090.166139 availTrk::3950.000000 sigTrk::1090.166139
[10/03 14:06:00    117s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.374344 ; uaWl: 1.000000 ; uaWlH: 0.371027 ; aWlH: 0.000000 ; Pmax: 0.881200 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:00    117s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2267.7M)
[10/03 14:06:00    117s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:06:00    117s] Extracted 10.0025% (CPU Time= 0:00:00.1  MEM= 2315.8M)
[10/03 14:06:00    117s] Extracted 20.0024% (CPU Time= 0:00:00.2  MEM= 2315.8M)
[10/03 14:06:00    117s] Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 2315.8M)
[10/03 14:06:00    117s] Extracted 40.0021% (CPU Time= 0:00:00.2  MEM= 2315.8M)
[10/03 14:06:00    118s] Extracted 50.002% (CPU Time= 0:00:00.3  MEM= 2315.8M)
[10/03 14:06:00    118s] Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2315.8M)
[10/03 14:06:00    118s] Extracted 70.0017% (CPU Time= 0:00:00.3  MEM= 2315.8M)
[10/03 14:06:00    118s] Extracted 80.0016% (CPU Time= 0:00:00.4  MEM= 2315.7M)
[10/03 14:06:00    118s] Extracted 90.0014% (CPU Time= 0:00:00.5  MEM= 2315.7M)
[10/03 14:06:00    118s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 2315.7M)
[10/03 14:06:00    118s] Number of Extracted Resistors     : 131295
[10/03 14:06:00    118s] Number of Extracted Ground Cap.   : 138273
[10/03 14:06:00    118s] Number of Extracted Coupling Cap. : 259620
[10/03 14:06:00    118s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2283.730M)
[10/03 14:06:00    118s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:06:00    118s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2283.7M)
[10/03 14:06:00    118s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:06:01    118s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 6988 access done (mem: 2291.730M)
[10/03 14:06:01    118s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2291.730M)
[10/03 14:06:01    118s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2291.730M)
[10/03 14:06:01    118s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:06:01    119s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 2291.730M)
[10/03 14:06:01    119s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2291.730M)
[10/03 14:06:01    119s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 2291.730M)
[10/03 14:06:01    119s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2291.730M)
[10/03 14:06:01    119s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2291.7M)
[10/03 14:06:01    119s] 
[10/03 14:06:01    119s] Trim Metal Layers:
[10/03 14:06:02    119s] LayerId::1 widthSet size::1
[10/03 14:06:02    119s] LayerId::2 widthSet size::1
[10/03 14:06:02    119s] LayerId::3 widthSet size::1
[10/03 14:06:02    119s] LayerId::4 widthSet size::1
[10/03 14:06:02    119s] LayerId::5 widthSet size::1
[10/03 14:06:02    119s] LayerId::6 widthSet size::1
[10/03 14:06:02    119s] eee: pegSigSF::1.070000
[10/03 14:06:02    119s] Initializing multi-corner resistance tables ...
[10/03 14:06:02    119s] eee: l::1 avDens::0.121003 usedTrk::955.923567 availTrk::7900.000000 sigTrk::955.923567
[10/03 14:06:02    119s] eee: l::2 avDens::0.344753 usedTrk::2057.632359 availTrk::5968.421053 sigTrk::2057.632359
[10/03 14:06:02    119s] eee: l::3 avDens::0.331414 usedTrk::2651.315998 availTrk::8000.000000 sigTrk::2651.315998
[10/03 14:06:02    119s] eee: l::4 avDens::0.386641 usedTrk::1527.232362 availTrk::3950.000000 sigTrk::1527.232362
[10/03 14:06:02    119s] eee: l::5 avDens::0.272296 usedTrk::1061.954385 availTrk::3900.000000 sigTrk::1061.954385
[10/03 14:06:02    119s] eee: l::6 avDens::0.275991 usedTrk::1090.166139 availTrk::3950.000000 sigTrk::1090.166139
[10/03 14:06:02    119s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.374344 ; uaWl: 1.000000 ; uaWlH: 0.371027 ; aWlH: 0.000000 ; Pmax: 0.881200 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:02    119s] AAE DB initialization (MEM=2329.89 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/03 14:06:02    119s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:01:59.3/0:01:57.7 (1.0), mem = 2329.9M
[10/03 14:06:02    119s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:06:02    119s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:06:02    119s] Starting delay calculation for Hold views
[10/03 14:06:02    119s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:06:02    119s] #################################################################################
[10/03 14:06:02    119s] # Design Stage: PostRoute
[10/03 14:06:02    119s] # Design Name: top
[10/03 14:06:02    119s] # Design Mode: 45nm
[10/03 14:06:02    119s] # Analysis Mode: MMMC OCV 
[10/03 14:06:02    119s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:06:02    119s] # Signoff Settings: SI Off 
[10/03 14:06:02    119s] #################################################################################
[10/03 14:06:02    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 2327.9M, InitMEM = 2327.9M)
[10/03 14:06:02    119s] Calculate late delays in OCV mode...
[10/03 14:06:02    119s] Calculate early delays in OCV mode...
[10/03 14:06:02    119s] Start delay calculation (fullDC) (8 T). (MEM=2327.89)
[10/03 14:06:02    120s] Start AAE Lib Loading. (MEM=2347.61)
[10/03 14:06:02    120s] End AAE Lib Loading. (MEM=2366.69 CPU=0:00:00.0 Real=0:00:00.0)
[10/03 14:06:02    120s] End AAE Lib Interpolated Model. (MEM=2366.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:02    121s] Total number of fetched objects 7260
[10/03 14:06:02    121s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:06:02    121s] End delay calculation. (MEM=2776.24 CPU=0:00:01.8 REAL=0:00:00.0)
[10/03 14:06:03    122s] End delay calculation (fullDC). (MEM=2616.85 CPU=0:00:02.3 REAL=0:00:01.0)
[10/03 14:06:03    122s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 2616.8M) ***
[10/03 14:06:04    122s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:02:03 mem=2616.8M)
[10/03 14:06:04    122s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.3 real=0:00:02.0 totSessionCpu=0:02:03 mem=2616.8M ***
[10/03 14:06:04    122s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:06:04    122s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:06:04    123s] Starting delay calculation for Setup views
[10/03 14:06:04    123s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:06:04    123s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:06:04    123s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:06:04    123s] #################################################################################
[10/03 14:06:04    123s] # Design Stage: PostRoute
[10/03 14:06:04    123s] # Design Name: top
[10/03 14:06:04    123s] # Design Mode: 45nm
[10/03 14:06:04    123s] # Analysis Mode: MMMC OCV 
[10/03 14:06:04    123s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:06:04    123s] # Signoff Settings: SI On 
[10/03 14:06:04    123s] #################################################################################
[10/03 14:06:04    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 2627.7M, InitMEM = 2627.7M)
[10/03 14:06:04    123s] Setting infinite Tws ...
[10/03 14:06:04    123s] First Iteration Infinite Tw... 
[10/03 14:06:04    123s] Calculate early delays in OCV mode...
[10/03 14:06:04    123s] Calculate late delays in OCV mode...
[10/03 14:06:04    123s] Start delay calculation (fullDC) (8 T). (MEM=2627.65)
[10/03 14:06:04    123s] End AAE Lib Interpolated Model. (MEM=2639.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:05    127s] Total number of fetched objects 7260
[10/03 14:06:05    127s] AAE_INFO-618: Total number of nets in the design is 7054,  100.0 percent of the nets selected for SI analysis
[10/03 14:06:05    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:06:05    127s] End delay calculation. (MEM=2641.9 CPU=0:00:03.3 REAL=0:00:01.0)
[10/03 14:06:05    127s] End delay calculation (fullDC). (MEM=2641.9 CPU=0:00:03.5 REAL=0:00:01.0)
[10/03 14:06:05    127s] *** CDM Built up (cpu=0:00:03.7  real=0:00:01.0  mem= 2641.9M) ***
[10/03 14:06:05    127s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2641.9M)
[10/03 14:06:05    127s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:06:05    127s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2641.9M)
[10/03 14:06:05    127s] 
[10/03 14:06:05    127s] Executing IPO callback for view pruning ..
[10/03 14:06:05    127s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:06:05    127s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:05    127s] 
[10/03 14:06:05    127s] Active setup views:
[10/03 14:06:05    127s]  generic_view
[10/03 14:06:05    127s]   Dominating endpoints: 0
[10/03 14:06:05    127s]   Dominating TNS: -0.000
[10/03 14:06:05    127s] 
[10/03 14:06:05    127s] Starting SI iteration 2
[10/03 14:06:05    127s] Calculate early delays in OCV mode...
[10/03 14:06:05    127s] Calculate late delays in OCV mode...
[10/03 14:06:05    127s] Start delay calculation (fullDC) (8 T). (MEM=2328.55)
[10/03 14:06:05    128s] End AAE Lib Interpolated Model. (MEM=2328.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:06    130s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:06:06    130s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7260. 
[10/03 14:06:06    130s] Total number of fetched objects 7260
[10/03 14:06:06    130s] AAE_INFO-618: Total number of nets in the design is 7054,  28.8 percent of the nets selected for SI analysis
[10/03 14:06:06    130s] End delay calculation. (MEM=2654.59 CPU=0:00:02.1 REAL=0:00:01.0)
[10/03 14:06:06    130s] End delay calculation (fullDC). (MEM=2654.59 CPU=0:00:02.1 REAL=0:00:01.0)
[10/03 14:06:06    130s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 2654.6M) ***
[10/03 14:06:06    130s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:02:11 mem=2652.6M)
[10/03 14:06:06    130s] End AAE Lib Interpolated Model. (MEM=2652.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:06    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2652.6M, EPOCH TIME: 1696313166.233305
[10/03 14:06:06    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2684.6M, EPOCH TIME: 1696313166.244907
[10/03 14:06:06    130s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -14.544 | -14.544 | -13.455 |
|           TNS (ns):| -4206.6 | -4206.6 | -3113.8 |
|    Violating Paths:|   384   |   384   |   384   |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     39 (39)      |   -0.449   |     39 (39)      |
|   max_tran     |   1429 (5228)    |  -11.182   |   1429 (5960)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.343%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:11.6/0:00:04.3 (2.7), totSession cpu/real = 0:02:10.9/0:02:01.9 (1.1), mem = 2683.1M
[10/03 14:06:06    130s] 
[10/03 14:06:06    130s] =============================================================================================
[10/03 14:06:06    130s]  Step TAT Report for BuildHoldData #1                                           21.13-s100_1
[10/03 14:06:06    130s] =============================================================================================
[10/03 14:06:06    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:06    130s] ---------------------------------------------------------------------------------------------
[10/03 14:06:06    130s] [ ViewPruning            ]      6   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.8
[10/03 14:06:06    130s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.3    2.7
[10/03 14:06:06    130s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    3.5
[10/03 14:06:06    130s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.4
[10/03 14:06:06    130s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:06    130s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:06    130s] [ TimingUpdate           ]      3   0:00:00.2  (   3.9 % )     0:00:03.6 /  0:00:09.9    2.8
[10/03 14:06:06    130s] [ FullDelayCalc          ]      2   0:00:03.3  (  78.0 % )     0:00:03.4 /  0:00:09.3    2.7
[10/03 14:06:06    130s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.0
[10/03 14:06:06    130s] [ MISC                   ]          0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:01.3    2.3
[10/03 14:06:06    130s] ---------------------------------------------------------------------------------------------
[10/03 14:06:06    130s]  BuildHoldData #1 TOTAL             0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:11.6    2.7
[10/03 14:06:06    130s] ---------------------------------------------------------------------------------------------
[10/03 14:06:06    130s] 
[10/03 14:06:06    130s] **optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 1714.3M, totSessionCpu=0:02:11 **
[10/03 14:06:06    130s] OPTC: m1 20.0 20.0
[10/03 14:06:06    130s] Setting latch borrow mode to budget during optimization.
[10/03 14:06:06    131s] **INFO: flowCheckPoint #2 OptimizationPass1
[10/03 14:06:06    131s] Glitch fixing enabled
[10/03 14:06:06    131s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:06:06    131s] **INFO: Start fixing DRV (Mem = 2314.59M) ...
[10/03 14:06:06    131s] Begin: GigaOpt DRV Optimization
[10/03 14:06:06    131s] Glitch fixing enabled
[10/03 14:06:06    131s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:06:06    131s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:02:11.3/0:02:02.0 (1.1), mem = 2314.6M
[10/03 14:06:06    131s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:06:06    131s] End AAE Lib Interpolated Model. (MEM=2314.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:06    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.1
[10/03 14:06:06    131s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:06:06    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=2314.6M
[10/03 14:06:06    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:2314.6M, EPOCH TIME: 1696313166.462138
[10/03 14:06:06    131s] z: 2, totalTracks: 1
[10/03 14:06:06    131s] z: 4, totalTracks: 1
[10/03 14:06:06    131s] z: 6, totalTracks: 1
[10/03 14:06:06    131s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:06    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2314.6M, EPOCH TIME: 1696313166.466515
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:06:06    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2346.6M, EPOCH TIME: 1696313166.478146
[10/03 14:06:06    131s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2346.6M, EPOCH TIME: 1696313166.478218
[10/03 14:06:06    131s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:2346.6M, EPOCH TIME: 1696313166.480835
[10/03 14:06:06    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2346.6MB).
[10/03 14:06:06    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.020, MEM:2346.6M, EPOCH TIME: 1696313166.481780
[10/03 14:06:06    131s] TotalInstCnt at PhyDesignMc Initialization: 6,604
[10/03 14:06:06    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=2346.6M
[10/03 14:06:06    131s] ### Creating TopoMgr, started
[10/03 14:06:06    131s] ### Creating TopoMgr, finished
[10/03 14:06:06    131s] #optDebug: Start CG creation (mem=2346.6M)
[10/03 14:06:06    131s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:06:06    131s] (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgPrt (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgEgp (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgPbk (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgNrb(cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgObs (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgCon (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s]  ...processing cgPdm (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2457.5M)
[10/03 14:06:06    131s] ### Creating RouteCongInterface, started
[10/03 14:06:06    131s] ### Creating RouteCongInterface, finished
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s] Creating Lib Analyzer ...
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:06:06    131s] Summary for sequential cells identification: 
[10/03 14:06:06    131s]   Identified SBFF number: 16
[10/03 14:06:06    131s]   Identified MBFF number: 0
[10/03 14:06:06    131s]   Identified SB Latch number: 0
[10/03 14:06:06    131s]   Identified MB Latch number: 0
[10/03 14:06:06    131s]   Not identified SBFF number: 0
[10/03 14:06:06    131s]   Not identified MBFF number: 0
[10/03 14:06:06    131s]   Not identified SB Latch number: 0
[10/03 14:06:06    131s]   Not identified MB Latch number: 0
[10/03 14:06:06    131s]   Number of sequential cells which are not FFs: 13
[10/03 14:06:06    131s]  Visiting view : generic_view
[10/03 14:06:06    131s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:06:06    131s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:06:06    131s]  Visiting view : generic_view
[10/03 14:06:06    131s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:06:06    131s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:06:06    131s] TLC MultiMap info (StdDelay):
[10/03 14:06:06    131s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:06:06    131s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:06:06    131s]  Setting StdDelay to: 33.1ps
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:06:06    131s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:06:06    131s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:06:06    131s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:06:06    131s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:06:06    131s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:06:06    131s] 
[10/03 14:06:06    131s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:06:06    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=2457.5M
[10/03 14:06:06    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=2457.5M
[10/03 14:06:06    131s] Creating Lib Analyzer, finished. 
[10/03 14:06:06    131s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:06:06    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2799.1M, EPOCH TIME: 1696313166.931027
[10/03 14:06:06    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2799.1M, EPOCH TIME: 1696313166.931227
[10/03 14:06:06    131s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:06:06    131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:06    131s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:06:06    131s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:06:06    131s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:06:06    131s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:06:06    131s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:06:06    131s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:06    132s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:06    132s] Info: violation cost 47306.175781 (cap = 208.516357, tran = 47097.660156, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:07    132s] |  1446|  6002|   -11.19|    39|    39|    -0.45|     0|     0|     0|     0|     0|     0|   -14.54| -4206.63|       0|       0|       0| 76.34%|          |         |
[10/03 14:06:10    146s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:10    146s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:10    146s] Info: violation cost 675.851624 (cap = 1.604586, tran = 674.247070, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:10    146s] |    29|  1702|    -1.29|     1|     1|    -0.17|     0|     0|     0|     0|     0|     0|    -2.65|  -366.14|      57|      10|      23| 77.24%| 0:00:03.0|  3492.5M|
[10/03 14:06:13    156s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:13    156s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:13    156s] Info: violation cost 37.098373 (cap = 0.000000, tran = 37.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:13    156s] |     4|   265|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -273.35|      23|       8|      21| 77.56%| 0:00:03.0|  3492.5M|
[10/03 14:06:14    158s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:14    158s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:14    158s] Info: violation cost 0.585714 (cap = 0.000000, tran = 0.585714, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:14    158s] |     1|     9|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.83|       1|       0|       3| 77.60%| 0:00:01.0|  3492.5M|
[10/03 14:06:14    158s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:14    158s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:14    158s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:14    158s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.82|       0|       0|       1| 77.61%| 0:00:00.0|  3492.5M|
[10/03 14:06:14    158s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:06:14    158s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:06:14    158s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:06:14    158s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.82|       0|       0|       0| 77.61%| 0:00:00.0|  3492.5M|
[10/03 14:06:14    158s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:06:14    158s] Bottom Preferred Layer:
[10/03 14:06:14    158s]     None
[10/03 14:06:14    158s] Via Pillar Rule:
[10/03 14:06:14    158s]     None
[10/03 14:06:14    158s] 
[10/03 14:06:14    158s] *** Finish DRV Fixing (cpu=0:00:27.0 real=0:00:08.0 mem=3492.5M) ***
[10/03 14:06:14    158s] 
[10/03 14:06:14    158s] Begin: glitch net info
[10/03 14:06:14    158s] glitch slack range: number of glitch nets
[10/03 14:06:14    158s] glitch slack < -0.32 : 0
[10/03 14:06:14    158s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:06:14    158s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:06:14    158s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:06:14    158s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:06:14    158s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:06:14    158s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:06:14    158s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:06:14    158s] -0.04 < glitch slack : 0
[10/03 14:06:14    158s] End: glitch net info
[10/03 14:06:14    158s] Total-nets :: 7087, Stn-nets :: 128, ratio :: 1.80612 %, Total-len 102331, Stn-len 10382.3
[10/03 14:06:14    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2678.1M, EPOCH TIME: 1696313174.503785
[10/03 14:06:14    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.019, MEM:2631.8M, EPOCH TIME: 1696313174.523004
[10/03 14:06:14    158s] TotalInstCnt at PhyDesignMc Destruction: 6,703
[10/03 14:06:14    158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.1
[10/03 14:06:14    158s] *** DrvOpt #1 [finish] : cpu/real = 0:00:27.7/0:00:08.1 (3.4), totSession cpu/real = 0:02:39.0/0:02:10.1 (1.2), mem = 2631.8M
[10/03 14:06:14    158s] 
[10/03 14:06:14    158s] =============================================================================================
[10/03 14:06:14    158s]  Step TAT Report for DrvOpt #1                                                  21.13-s100_1
[10/03 14:06:14    158s] =============================================================================================
[10/03 14:06:14    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:14    158s] ---------------------------------------------------------------------------------------------
[10/03 14:06:14    158s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:06:14    158s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:14    158s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:14    158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:14    158s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.1
[10/03 14:06:14    158s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[10/03 14:06:14    158s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:06:14    158s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:07.0 /  0:00:25.6    3.7
[10/03 14:06:14    158s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:14    158s] [ OptEval                ]     12   0:00:05.0  (  62.4 % )     0:00:05.0 /  0:00:19.0    3.8
[10/03 14:06:14    158s] [ OptCommit              ]     12   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[10/03 14:06:14    158s] [ PostCommitDelayUpdate  ]     13   0:00:00.2  (   2.4 % )     0:00:01.3 /  0:00:05.1    3.8
[10/03 14:06:14    158s] [ IncrDelayCalc          ]    100   0:00:01.1  (  14.2 % )     0:00:01.1 /  0:00:04.9    4.3
[10/03 14:06:14    158s] [ AAESlewUpdate          ]      4   0:00:00.1  (   0.9 % )     0:00:00.3 /  0:00:01.0    3.0
[10/03 14:06:14    158s] [ DrvFindVioNets         ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.3    5.6
[10/03 14:06:14    158s] [ DrvComputeSummary      ]      6   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[10/03 14:06:14    158s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:14    158s] [ IncrTimingUpdate       ]     13   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:02.0    4.4
[10/03 14:06:14    158s] [ MISC                   ]          0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.3    1.2
[10/03 14:06:14    158s] ---------------------------------------------------------------------------------------------
[10/03 14:06:14    158s]  DrvOpt #1 TOTAL                    0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:27.7    3.4
[10/03 14:06:14    158s] ---------------------------------------------------------------------------------------------
[10/03 14:06:14    158s] 
[10/03 14:06:14    159s] Running refinePlace -preserveRouting true -hardFence false
[10/03 14:06:14    159s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2631.8M, EPOCH TIME: 1696313174.529400
[10/03 14:06:14    159s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2631.8M, EPOCH TIME: 1696313174.529482
[10/03 14:06:14    159s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2631.8M, EPOCH TIME: 1696313174.529566
[10/03 14:06:14    159s] z: 2, totalTracks: 1
[10/03 14:06:14    159s] z: 4, totalTracks: 1
[10/03 14:06:14    159s] z: 6, totalTracks: 1
[10/03 14:06:14    159s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:14    159s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2631.8M, EPOCH TIME: 1696313174.534049
[10/03 14:06:14    159s] 
[10/03 14:06:14    159s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:14    159s] 
[10/03 14:06:14    159s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:06:14    159s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2624.5M, EPOCH TIME: 1696313174.546566
[10/03 14:06:14    159s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2624.5M, EPOCH TIME: 1696313174.546638
[10/03 14:06:14    159s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2624.5M, EPOCH TIME: 1696313174.548773
[10/03 14:06:14    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2624.5MB).
[10/03 14:06:14    159s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.020, MEM:2624.5M, EPOCH TIME: 1696313174.549681
[10/03 14:06:14    159s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.020, MEM:2624.5M, EPOCH TIME: 1696313174.549727
[10/03 14:06:14    159s] TDRefine: refinePlace mode is spiral
[10/03 14:06:14    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90428.2
[10/03 14:06:14    159s] OPERPROF:   Starting RefinePlace at level 2, MEM:2624.5M, EPOCH TIME: 1696313174.549796
[10/03 14:06:14    159s] *** Starting refinePlace (0:02:39 mem=2624.5M) ***
[10/03 14:06:14    159s] Total net bbox length = 7.808e+04 (3.662e+04 4.146e+04) (ext = 7.272e+03)
[10/03 14:06:14    159s] 
[10/03 14:06:14    159s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:14    159s] (I)      Default pattern map key = top_default.
[10/03 14:06:14    159s] (I)      Default pattern map key = top_default.
[10/03 14:06:14    159s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2624.5M, EPOCH TIME: 1696313174.559556
[10/03 14:06:14    159s] Starting refinePlace ...
[10/03 14:06:14    159s] (I)      Default pattern map key = top_default.
[10/03 14:06:14    159s] One DDP V2 for no tweak run.
[10/03 14:06:14    159s] (I)      Default pattern map key = top_default.
[10/03 14:06:14    159s]   Spread Effort: high, post-route mode, useDDP on.
[10/03 14:06:14    159s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2624.5MB) @(0:02:39 - 0:02:39).
[10/03 14:06:14    159s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/03 14:06:14    159s] wireLenOptFixPriorityInst 0 inst fixed
[10/03 14:06:14    159s] 
[10/03 14:06:14    159s] Running Spiral MT with 8 threads  fetchWidth=9 
[10/03 14:06:14    159s] Move report: legalization moves 2 insts, mean move: 0.98 um, max move: 1.40 um spiral
[10/03 14:06:14    159s] 	Max move on inst (key_scheduler/U578): (43.70, 90.86) --> (43.70, 89.46)
[10/03 14:06:14    159s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[10/03 14:06:14    159s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/03 14:06:14    159s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2627.6MB) @(0:02:39 - 0:02:39).
[10/03 14:06:14    159s] Move report: Detail placement moves 2 insts, mean move: 0.98 um, max move: 1.40 um 
[10/03 14:06:14    159s] 	Max move on inst (key_scheduler/U578): (43.70, 90.86) --> (43.70, 89.46)
[10/03 14:06:14    159s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2627.6MB
[10/03 14:06:14    159s] Statistics of distance of Instance movement in refine placement:
[10/03 14:06:14    159s]   maximum (X+Y) =         1.40 um
[10/03 14:06:14    159s]   inst (key_scheduler/U578) with max move: (43.7, 90.86) -> (43.7, 89.46)
[10/03 14:06:14    159s]   mean    (X+Y) =         0.98 um
[10/03 14:06:14    159s] Summary Report:
[10/03 14:06:14    159s] Instances move: 2 (out of 6703 movable)
[10/03 14:06:14    159s] Instances flipped: 0
[10/03 14:06:14    159s] Mean displacement: 0.98 um
[10/03 14:06:14    159s] Max displacement: 1.40 um (Instance: key_scheduler/U578) (43.7, 90.86) -> (43.7, 89.46)
[10/03 14:06:14    159s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[10/03 14:06:14    159s] Total instances moved : 2
[10/03 14:06:14    159s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.460, REAL:0.280, MEM:2627.6M, EPOCH TIME: 1696313174.840010
[10/03 14:06:14    159s] Total net bbox length = 7.808e+04 (3.662e+04 4.147e+04) (ext = 7.272e+03)
[10/03 14:06:14    159s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2627.6MB
[10/03 14:06:14    159s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2627.6MB) @(0:02:39 - 0:02:39).
[10/03 14:06:14    159s] *** Finished refinePlace (0:02:39 mem=2627.6M) ***
[10/03 14:06:14    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90428.2
[10/03 14:06:14    159s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.480, REAL:0.293, MEM:2627.6M, EPOCH TIME: 1696313174.842722
[10/03 14:06:14    159s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2627.6M, EPOCH TIME: 1696313174.842780
[10/03 14:06:14    159s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.013, MEM:2624.6M, EPOCH TIME: 1696313174.855851
[10/03 14:06:14    159s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.540, REAL:0.327, MEM:2624.6M, EPOCH TIME: 1696313174.855937
[10/03 14:06:14    159s] End: GigaOpt DRV Optimization
[10/03 14:06:14    159s] **optDesign ... cpu = 0:00:44, real = 0:00:15, mem = 1954.5M, totSessionCpu=0:02:40 **
[10/03 14:06:14    159s] *info:
[10/03 14:06:14    159s] **INFO: Completed fixing DRV (CPU Time = 0:00:28, Mem = 2624.61M).
[10/03 14:06:14    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2624.6M, EPOCH TIME: 1696313174.865768
[10/03 14:06:14    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2624.6M, EPOCH TIME: 1696313174.877623
[10/03 14:06:14    159s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.47min real=0.13min mem=2624.6M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.170  | -2.170  |  2.796  |
|           TNS (ns):|-272.824 |-272.824 |  0.000  |
|    Violating Paths:|   192   |   192   |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.606%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:15, mem = 1929.9M, totSessionCpu=0:02:40 **
[10/03 14:06:15    160s]   DRV Snapshot: (REF)
[10/03 14:06:15    160s]          Tran DRV: 0 (0)
[10/03 14:06:15    160s]           Cap DRV: 0 (0)
[10/03 14:06:15    160s]        Fanout DRV: 0 (0)
[10/03 14:06:15    160s]            Glitch: 0 (0)
[10/03 14:06:15    160s] *** Timing NOT met, worst failing slack is -2.170
[10/03 14:06:15    160s] *** Check timing (0:00:00.0)
[10/03 14:06:15    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:06:15    160s] Deleting Lib Analyzer.
[10/03 14:06:15    160s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:06:15    160s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:06:15    160s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:06:15    160s] End AAE Lib Interpolated Model. (MEM=2792.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:15    160s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:02:40.0/0:02:10.7 (1.2), mem = 2792.9M
[10/03 14:06:15    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.2
[10/03 14:06:15    160s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:06:15    160s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=2792.9M
[10/03 14:06:15    160s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:06:15    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:2792.9M, EPOCH TIME: 1696313175.076446
[10/03 14:06:15    160s] z: 2, totalTracks: 1
[10/03 14:06:15    160s] z: 4, totalTracks: 1
[10/03 14:06:15    160s] z: 6, totalTracks: 1
[10/03 14:06:15    160s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:15    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2792.9M, EPOCH TIME: 1696313175.081175
[10/03 14:06:15    160s] 
[10/03 14:06:15    160s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:15    160s] 
[10/03 14:06:15    160s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:06:15    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2794.4M, EPOCH TIME: 1696313175.091727
[10/03 14:06:15    160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2794.4M, EPOCH TIME: 1696313175.091799
[10/03 14:06:15    160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2794.4M, EPOCH TIME: 1696313175.093771
[10/03 14:06:15    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2794.4MB).
[10/03 14:06:15    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2794.4M, EPOCH TIME: 1696313175.094754
[10/03 14:06:15    160s] TotalInstCnt at PhyDesignMc Initialization: 6,703
[10/03 14:06:15    160s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=2794.4M
[10/03 14:06:15    160s] ### Creating RouteCongInterface, started
[10/03 14:06:15    160s] ### Creating RouteCongInterface, finished
[10/03 14:06:15    160s] 
[10/03 14:06:15    160s] Creating Lib Analyzer ...
[10/03 14:06:15    160s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:06:15    160s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:06:15    160s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:06:15    160s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:06:15    160s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:06:15    160s] 
[10/03 14:06:15    160s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:06:15    160s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=2794.4M
[10/03 14:06:15    160s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=2794.4M
[10/03 14:06:15    160s] Creating Lib Analyzer, finished. 
[10/03 14:06:15    160s] *info: 19 clock nets excluded
[10/03 14:06:15    160s] *info: 64 no-driver nets excluded.
[10/03 14:06:15    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.1
[10/03 14:06:15    160s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:06:15    160s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:06:15    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:15    160s] ** GigaOpt Optimizer WNS Slack -2.170 TNS Slack -272.824 Density 77.61
[10/03 14:06:15    160s] Optimizer WNS Pass 0
[10/03 14:06:15    160s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 2.796|   0.000|
|reg2reg   |-2.170|-272.824|
|HEPG      |-2.170|-272.824|
|All Paths |-2.170|-272.824|
+----------+------+--------+

[10/03 14:06:15    160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3002.3M, EPOCH TIME: 1696313175.742088
[10/03 14:06:15    160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3002.3M, EPOCH TIME: 1696313175.742272
[10/03 14:06:15    160s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:06:15    160s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:06:15    160s] Active Path Group: reg2reg  
[10/03 14:06:15    160s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:15    160s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:06:15    160s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:15    160s] |  -2.170|   -2.170|-272.824| -272.824|   77.61%|   0:00:00.0| 3002.3M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:15    161s] |  -1.982|   -1.982|-239.785| -239.785|   77.61%|   0:00:00.0| 3192.6M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    161s] |  -1.700|   -1.700|-209.703| -209.703|   77.62%|   0:00:01.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    162s] |  -1.610|   -1.610|-191.798| -191.798|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    162s] |  -1.565|   -1.565|-184.003| -184.003|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    163s] |  -1.526|   -1.526|-176.231| -176.231|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    163s] |  -1.450|   -1.450|-172.315| -172.315|   77.65%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:16    163s] |  -1.411|   -1.411|-171.664| -171.664|   77.66%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_61_/D  |
[10/03 14:06:17    164s] |  -1.408|   -1.408|-170.365| -170.365|   77.67%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_44_/D  |
[10/03 14:06:17    165s] |  -1.360|   -1.360|-169.495| -169.495|   77.68%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
[10/03 14:06:17    165s] |  -1.322|   -1.322|-163.810| -163.810|   77.71%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
[10/03 14:06:17    166s] |  -1.277|   -1.277|-161.271| -161.271|   77.73%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
[10/03 14:06:17    166s] |  -1.242|   -1.242|-159.264| -159.264|   77.76%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:17    166s] |  -1.185|   -1.185|-156.605| -156.605|   77.77%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_61_/D  |
[10/03 14:06:17    167s] |  -1.163|   -1.163|-156.479| -156.479|   77.78%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_30_/D  |
[10/03 14:06:18    167s] |  -1.134|   -1.134|-155.502| -155.502|   77.80%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:18    168s] |  -1.099|   -1.099|-147.091| -147.091|   77.83%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_1_/D   |
[10/03 14:06:18    168s] |  -1.068|   -1.068|-145.118| -145.118|   77.85%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
[10/03 14:06:18    169s] |  -1.051|   -1.051|-142.907| -142.907|   77.85%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:18    169s] |  -1.023|   -1.023|-142.668| -142.668|   77.86%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
[10/03 14:06:18    170s] |  -0.886|   -0.886|-116.808| -116.808|   77.91%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:18    170s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:18    170s] |  -0.861|   -0.861|-109.416| -109.416|   77.92%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    171s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:19    171s] |  -0.854|   -0.854|-107.998| -107.998|   77.95%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    171s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:19    171s] |  -0.851|   -0.851|-107.403| -107.403|   77.96%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    171s] |  -0.832|   -0.832|-103.802| -103.802|   77.97%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    172s] |  -0.795|   -0.795| -92.244|  -92.244|   77.99%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    173s] |  -0.745|   -0.745| -87.363|  -87.363|   78.01%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
[10/03 14:06:19    173s] |  -0.721|   -0.721| -86.803|  -86.803|   78.01%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
[10/03 14:06:19    173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:19    173s] |  -0.703|   -0.703| -85.579|  -85.579|   78.03%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:19    174s] |  -0.684|   -0.684| -84.720|  -84.720|   78.04%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:20    175s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:20    175s] |  -0.661|   -0.661| -83.309|  -83.309|   78.06%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:20    175s] |  -0.641|   -0.641| -80.031|  -80.031|   78.09%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:20    176s] |  -0.623|   -0.623| -75.789|  -75.789|   78.12%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:20    177s] |  -0.583|   -0.583| -73.336|  -73.336|   78.17%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_30_/D  |
[10/03 14:06:20    178s] |  -0.550|   -0.550| -62.063|  -62.063|   78.21%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| key_scheduler/ka_reg_98_/D    |
[10/03 14:06:21    178s] |  -0.525|   -0.525| -59.521|  -59.521|   78.22%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_46_/D  |
[10/03 14:06:21    179s] |  -0.510|   -0.510| -56.648|  -56.648|   78.32%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:21    179s] |  -0.485|   -0.485| -54.230|  -54.230|   78.34%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_27_/D  |
[10/03 14:06:21    180s] |  -0.468|   -0.468| -49.547|  -49.547|   78.39%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_98_/D    |
[10/03 14:06:21    181s] |  -0.463|   -0.463| -46.773|  -46.773|   78.43%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:21    181s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:21    181s] |  -0.446|   -0.446| -46.320|  -46.320|   78.45%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_52_/D  |
[10/03 14:06:22    182s] |  -0.440|   -0.440| -45.126|  -45.126|   78.52%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_37_/D  |
[10/03 14:06:22    183s] |  -0.421|   -0.421| -44.577|  -44.577|   78.53%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:22    184s] |  -0.403|   -0.403| -43.094|  -43.094|   78.57%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_37_/D  |
[10/03 14:06:22    185s] |  -0.379|   -0.379| -38.360|  -38.360|   78.62%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:22    185s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:22    185s] |  -0.348|   -0.348| -34.428|  -34.428|   78.64%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
[10/03 14:06:22    186s] |  -0.336|   -0.336| -29.815|  -29.815|   78.67%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
[10/03 14:06:23    186s] |  -0.315|   -0.315| -25.327|  -25.327|   78.69%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:23    187s] |  -0.296|   -0.296| -22.458|  -22.458|   78.74%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
[10/03 14:06:23    187s] |  -0.279|   -0.279| -21.380|  -21.380|   78.77%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_32_/D  |
[10/03 14:06:23    188s] |  -0.274|   -0.274| -19.055|  -19.055|   78.81%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:23    188s] |  -0.248|   -0.248| -18.681|  -18.681|   78.82%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_12_/D  |
[10/03 14:06:23    189s] |  -0.225|   -0.225| -14.934|  -14.934|   78.86%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:24    190s] |  -0.183|   -0.183|  -9.985|   -9.985|   78.95%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:06:24    191s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:24    191s] |  -0.150|   -0.150|  -7.534|   -7.534|   79.00%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_36_/D  |
[10/03 14:06:24    192s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:24    192s] |  -0.124|   -0.124|  -5.349|   -5.349|   79.09%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_113_/D   |
[10/03 14:06:24    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:06:24    193s] |  -0.096|   -0.096|  -2.570|   -2.570|   79.19%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_52_/D  |
[10/03 14:06:25    193s] |  -0.076|   -0.076|  -1.932|   -1.932|   79.25%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_46_/D  |
[10/03 14:06:25    194s] |  -0.060|   -0.060|  -0.615|   -0.615|   79.35%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:06:25    195s] |  -0.043|   -0.043|  -0.461|   -0.461|   79.40%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:06:25    195s] |  -0.026|   -0.026|  -0.137|   -0.137|   79.48%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
[10/03 14:06:25    196s] |  -0.008|   -0.008|  -0.023|   -0.023|   79.55%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_13_/D  |
[10/03 14:06:25    197s] |   0.000|    0.004|   0.000|    0.000|   79.58%|   0:00:00.0| 3328.2M|          NA|       NA| NA                            |
[10/03 14:06:25    197s] |   0.000|    0.004|   0.000|    0.000|   79.58%|   0:00:00.0| 3328.2M|generic_view|       NA| NA                            |
[10/03 14:06:25    197s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:25    197s] 
[10/03 14:06:25    197s] *** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:10.0 mem=3328.2M) ***
[10/03 14:06:25    197s] 
[10/03 14:06:25    197s] *** Finished Optimize Step Cumulative (cpu=0:00:36.2 real=0:00:10.0 mem=3328.2M) ***
[10/03 14:06:25    197s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.821|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

[10/03 14:06:25    197s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 79.58
[10/03 14:06:25    197s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:06:25    197s] Re Calculate Delays on 73 Nets
[10/03 14:06:25    197s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3328.2M, EPOCH TIME: 1696313185.958512
[10/03 14:06:25    197s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3328.2M, EPOCH TIME: 1696313185.958822
[10/03 14:06:25    197s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:06:26    197s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:06:26    197s] Active Path Group: reg2reg  
[10/03 14:06:26    197s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:26    197s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:06:26    197s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:26    197s] |  -0.035|   -0.035|  -0.104|   -0.104|   79.58%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_113_/D   |
[10/03 14:06:26    199s] |   0.000|    0.001|   0.000|    0.000|   79.60%|   0:00:00.0| 3347.3M|generic_view|       NA| NA                            |
[10/03 14:06:26    199s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=3347.3M) ***
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:00.0 mem=3347.3M) ***
[10/03 14:06:26    199s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.821|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[10/03 14:06:26    199s] Bottom Preferred Layer:
[10/03 14:06:26    199s]     None
[10/03 14:06:26    199s] Via Pillar Rule:
[10/03 14:06:26    199s]     None
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] *** Finish Post Route Setup Fixing (cpu=0:00:38.4 real=0:00:11.0 mem=3347.3M) ***
[10/03 14:06:26    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.1
[10/03 14:06:26    199s] Total-nets :: 7198, Stn-nets :: 326, ratio :: 4.52904 %, Total-len 102331, Stn-len 14807.5
[10/03 14:06:26    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3137.9M, EPOCH TIME: 1696313186.713470
[10/03 14:06:26    199s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.031, MEM:2650.6M, EPOCH TIME: 1696313186.744933
[10/03 14:06:26    199s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:06:26    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.2
[10/03 14:06:26    199s] *** WnsOpt #1 [finish] : cpu/real = 0:00:39.2/0:00:11.7 (3.4), totSession cpu/real = 0:03:19.3/0:02:22.3 (1.4), mem = 2650.6M
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] =============================================================================================
[10/03 14:06:26    199s]  Step TAT Report for WnsOpt #1                                                  21.13-s100_1
[10/03 14:06:26    199s] =============================================================================================
[10/03 14:06:26    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:26    199s] ---------------------------------------------------------------------------------------------
[10/03 14:06:26    199s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:06:26    199s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:26    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:26    199s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.2
[10/03 14:06:26    199s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:06:26    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:26    199s] [ TransformInit          ]      1   0:00:00.2  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:06:26    199s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:06:26    199s] [ OptimizationStep       ]      2   0:00:00.1  (   0.5 % )     0:00:10.7 /  0:00:37.7    3.5
[10/03 14:06:26    199s] [ OptSingleIteration     ]     65   0:00:00.2  (   1.3 % )     0:00:10.7 /  0:00:37.7    3.5
[10/03 14:06:26    199s] [ OptGetWeight           ]     65   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:06:26    199s] [ OptEval                ]     65   0:00:04.6  (  39.6 % )     0:00:04.6 /  0:00:20.0    4.3
[10/03 14:06:26    199s] [ OptCommit              ]     65   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.8
[10/03 14:06:26    199s] [ PostCommitDelayUpdate  ]     66   0:00:00.2  (   1.4 % )     0:00:03.3 /  0:00:09.1    2.8
[10/03 14:06:26    199s] [ IncrDelayCalc          ]    352   0:00:03.1  (  26.7 % )     0:00:03.1 /  0:00:08.9    2.9
[10/03 14:06:26    199s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    3.6
[10/03 14:06:26    199s] [ SetupOptGetWorkingSet  ]    195   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:01.3    2.2
[10/03 14:06:26    199s] [ SetupOptGetActiveNode  ]    195   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:06:26    199s] [ SetupOptSlackGraph     ]     65   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.2    4.9
[10/03 14:06:26    199s] [ IncrTimingUpdate       ]     74   0:00:01.8  (  15.1 % )     0:00:01.8 /  0:00:06.8    3.9
[10/03 14:06:26    199s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.4    2.4
[10/03 14:06:26    199s] ---------------------------------------------------------------------------------------------
[10/03 14:06:26    199s]  WnsOpt #1 TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:39.2    3.4
[10/03 14:06:26    199s] ---------------------------------------------------------------------------------------------
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] Running refinePlace -preserveRouting true -hardFence false
[10/03 14:06:26    199s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2650.6M, EPOCH TIME: 1696313186.748020
[10/03 14:06:26    199s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2650.6M, EPOCH TIME: 1696313186.748094
[10/03 14:06:26    199s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2650.6M, EPOCH TIME: 1696313186.748176
[10/03 14:06:26    199s] z: 2, totalTracks: 1
[10/03 14:06:26    199s] z: 4, totalTracks: 1
[10/03 14:06:26    199s] z: 6, totalTracks: 1
[10/03 14:06:26    199s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:26    199s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2650.6M, EPOCH TIME: 1696313186.752626
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:06:26    199s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2643.3M, EPOCH TIME: 1696313186.765719
[10/03 14:06:26    199s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2643.3M, EPOCH TIME: 1696313186.765792
[10/03 14:06:26    199s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:2643.3M, EPOCH TIME: 1696313186.768414
[10/03 14:06:26    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2643.3MB).
[10/03 14:06:26    199s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.021, MEM:2643.3M, EPOCH TIME: 1696313186.769312
[10/03 14:06:26    199s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.021, MEM:2643.3M, EPOCH TIME: 1696313186.769358
[10/03 14:06:26    199s] TDRefine: refinePlace mode is spiral
[10/03 14:06:26    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90428.3
[10/03 14:06:26    199s] OPERPROF:   Starting RefinePlace at level 2, MEM:2643.3M, EPOCH TIME: 1696313186.769421
[10/03 14:06:26    199s] *** Starting refinePlace (0:03:19 mem=2643.3M) ***
[10/03 14:06:26    199s] Total net bbox length = 7.881e+04 (3.700e+04 4.180e+04) (ext = 7.273e+03)
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:26    199s] (I)      Default pattern map key = top_default.
[10/03 14:06:26    199s] (I)      Default pattern map key = top_default.
[10/03 14:06:26    199s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2643.3M, EPOCH TIME: 1696313186.779513
[10/03 14:06:26    199s] Starting refinePlace ...
[10/03 14:06:26    199s] (I)      Default pattern map key = top_default.
[10/03 14:06:26    199s] One DDP V2 for no tweak run.
[10/03 14:06:26    199s] (I)      Default pattern map key = top_default.
[10/03 14:06:26    199s]   Spread Effort: high, post-route mode, useDDP on.
[10/03 14:06:26    199s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2643.3MB) @(0:03:19 - 0:03:19).
[10/03 14:06:26    199s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/03 14:06:26    199s] wireLenOptFixPriorityInst 0 inst fixed
[10/03 14:06:26    199s] 
[10/03 14:06:26    199s] Running Spiral MT with 8 threads  fetchWidth=9 
[10/03 14:06:27    199s] Move report: legalization moves 64 insts, mean move: 1.45 um, max move: 4.44 um spiral
[10/03 14:06:27    199s] 	Max move on inst (randomize/f_func/sbox4a/U79): (111.72, 74.06) --> (108.68, 72.66)
[10/03 14:06:27    199s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[10/03 14:06:27    199s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/03 14:06:27    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2675.8MB) @(0:03:19 - 0:03:20).
[10/03 14:06:27    199s] Move report: Detail placement moves 64 insts, mean move: 1.45 um, max move: 4.44 um 
[10/03 14:06:27    199s] 	Max move on inst (randomize/f_func/sbox4a/U79): (111.72, 74.06) --> (108.68, 72.66)
[10/03 14:06:27    199s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2675.8MB
[10/03 14:06:27    199s] Statistics of distance of Instance movement in refine placement:
[10/03 14:06:27    199s]   maximum (X+Y) =         4.44 um
[10/03 14:06:27    199s]   inst (randomize/f_func/sbox4a/U79) with max move: (111.72, 74.06) -> (108.68, 72.66)
[10/03 14:06:27    199s]   mean    (X+Y) =         1.45 um
[10/03 14:06:27    199s] Summary Report:
[10/03 14:06:27    199s] Instances move: 64 (out of 6814 movable)
[10/03 14:06:27    199s] Instances flipped: 0
[10/03 14:06:27    199s] Mean displacement: 1.45 um
[10/03 14:06:27    199s] Max displacement: 4.44 um (Instance: randomize/f_func/sbox4a/U79) (111.72, 74.06) -> (108.68, 72.66)
[10/03 14:06:27    199s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[10/03 14:06:27    199s] Total instances moved : 64
[10/03 14:06:27    199s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.500, REAL:0.321, MEM:2675.8M, EPOCH TIME: 1696313187.100349
[10/03 14:06:27    199s] Total net bbox length = 7.886e+04 (3.702e+04 4.184e+04) (ext = 7.274e+03)
[10/03 14:06:27    199s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2675.8MB
[10/03 14:06:27    199s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2675.8MB) @(0:03:19 - 0:03:20).
[10/03 14:06:27    199s] *** Finished refinePlace (0:03:20 mem=2675.8M) ***
[10/03 14:06:27    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90428.3
[10/03 14:06:27    199s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.510, REAL:0.335, MEM:2675.8M, EPOCH TIME: 1696313187.104205
[10/03 14:06:27    199s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2675.8M, EPOCH TIME: 1696313187.104285
[10/03 14:06:27    199s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.018, MEM:2645.8M, EPOCH TIME: 1696313187.122245
[10/03 14:06:27    199s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.600, REAL:0.374, MEM:2645.8M, EPOCH TIME: 1696313187.122344
[10/03 14:06:27    199s] End: GigaOpt Optimization in WNS mode
[10/03 14:06:27    199s] Skipping post route harden opt
[10/03 14:06:27    199s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:06:27    199s] Deleting Lib Analyzer.
[10/03 14:06:27    199s] GigaOpt: target slack met, skip TNS optimization
[10/03 14:06:27    199s]   Timing Snapshot: (REF)
[10/03 14:06:27    199s]      Weighted WNS: 0.000
[10/03 14:06:27    199s]       All  PG WNS: 0.000
[10/03 14:06:27    199s]       High PG WNS: 0.000
[10/03 14:06:27    199s]       All  PG TNS: 0.000
[10/03 14:06:27    199s]       High PG TNS: 0.000
[10/03 14:06:27    199s]       Low  PG TNS: 0.000
[10/03 14:06:27    199s]    Category Slack: { [L, 0.001] [H, 0.001] }
[10/03 14:06:27    199s] 
[10/03 14:06:27    199s] 
[10/03 14:06:27    199s] Creating Lib Analyzer ...
[10/03 14:06:27    199s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:06:27    199s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:06:27    199s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:06:27    199s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:06:27    199s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:06:27    199s] 
[10/03 14:06:27    199s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:06:27    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=2647.8M
[10/03 14:06:27    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=2647.8M
[10/03 14:06:27    200s] Creating Lib Analyzer, finished. 
[10/03 14:06:27    200s] **INFO: flowCheckPoint #3 OptimizationPreEco
[10/03 14:06:27    200s] Running postRoute recovery in preEcoRoute mode
[10/03 14:06:27    200s] **optDesign ... cpu = 0:01:24, real = 0:00:28, mem = 1936.8M, totSessionCpu=0:03:20 **
[10/03 14:06:27    200s]   DRV Snapshot: (TGT)
[10/03 14:06:27    200s]          Tran DRV: 0 (0)
[10/03 14:06:27    200s]           Cap DRV: 0 (0)
[10/03 14:06:27    200s]        Fanout DRV: 0 (0)
[10/03 14:06:27    200s]            Glitch: 0 (0)
[10/03 14:06:27    200s] Checking DRV degradation...
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Recovery Manager:
[10/03 14:06:27    200s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:06:27    200s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:06:27    200s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:06:27    200s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:06:27    200s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2647.06M, totSessionCpu=0:03:20).
[10/03 14:06:27    200s] **optDesign ... cpu = 0:01:24, real = 0:00:28, mem = 1936.0M, totSessionCpu=0:03:20 **
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s]   DRV Snapshot: (REF)
[10/03 14:06:27    200s]          Tran DRV: 0 (0)
[10/03 14:06:27    200s]           Cap DRV: 0 (0)
[10/03 14:06:27    200s]        Fanout DRV: 0 (0)
[10/03 14:06:27    200s]            Glitch: 0 (0)
[10/03 14:06:27    200s] Skipping post route harden opt
[10/03 14:06:27    200s] **INFO: Skipping refine place as design is in placed state
[10/03 14:06:27    200s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=2818.8M
[10/03 14:06:27    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=2818.8M
[10/03 14:06:27    200s] Default Rule : ""
[10/03 14:06:27    200s] Non Default Rules :
[10/03 14:06:27    200s] Worst Slack : 0.001 ns
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Start Layer Assignment ...
[10/03 14:06:27    200s] WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Select 0 cadidates out of 7264.
[10/03 14:06:27    200s] No critical nets selected. Skipped !
[10/03 14:06:27    200s] GigaOpt: setting up router preferences
[10/03 14:06:27    200s] GigaOpt: 4 nets assigned router directives
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Start Assign Priority Nets ...
[10/03 14:06:27    200s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:06:27    200s] Existing Priority Nets 0 (0.0%)
[10/03 14:06:27    200s] Total Assign Priority Nets 69 (1.0%)
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Set Prefer Layer Routing Effort ...
[10/03 14:06:27    200s] Total Net(7262) IPOed(201) PreferLayer(0) -> MediumEffort(0)
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=2818.8M
[10/03 14:06:27    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=2818.8M
[10/03 14:06:27    200s] #optDebug: Start CG creation (mem=2818.8M)
[10/03 14:06:27    200s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:06:27    200s] (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgPrt (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgEgp (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgPbk (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgNrb(cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgObs (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgCon (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s]  ...processing cgPdm (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2818.8M)
[10/03 14:06:27    200s] Default Rule : ""
[10/03 14:06:27    200s] Non Default Rules :
[10/03 14:06:27    200s] Worst Slack : 0.001 ns
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Start Layer Assignment ...
[10/03 14:06:27    200s] WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Select 0 cadidates out of 7264.
[10/03 14:06:27    200s] No critical nets selected. Skipped !
[10/03 14:06:27    200s] GigaOpt: setting up router preferences
[10/03 14:06:27    200s] GigaOpt: 0 nets assigned router directives
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] Start Assign Priority Nets ...
[10/03 14:06:27    200s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:06:27    200s] Existing Priority Nets 0 (0.0%)
[10/03 14:06:27    200s] Total Assign Priority Nets 69 (1.0%)
[10/03 14:06:27    200s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=2818.8M
[10/03 14:06:27    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=2818.8M
[10/03 14:06:27    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2818.8M, EPOCH TIME: 1696313187.721795
[10/03 14:06:27    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2820.2M, EPOCH TIME: 1696313187.734793
[10/03 14:06:27    200s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  2.821  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:00:28, mem = 1878.1M, totSessionCpu=0:03:21 **
[10/03 14:06:27    200s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[10/03 14:06:27    200s] -routeWithEco false                       # bool, default=false
[10/03 14:06:27    200s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:06:27    200s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:06:27    200s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:06:27    200s] Existing Dirty Nets : 326
[10/03 14:06:27    200s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:06:27    200s] Reset Dirty Nets : 326
[10/03 14:06:27    200s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:03:21.0/0:02:23.5 (1.4), mem = 2589.2M
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] globalDetailRoute
[10/03 14:06:27    200s] 
[10/03 14:06:27    200s] #Start globalDetailRoute on Tue Oct  3 14:06:27 2023
[10/03 14:06:27    200s] #
[10/03 14:06:27    200s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:06:27    200s] ### Time Record (Pre Callback) is installed.
[10/03 14:06:27    201s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14458 access done (mem: 2618.250M)
[10/03 14:06:27    201s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:06:27    201s] ### Time Record (DB Import) is installed.
[10/03 14:06:27    201s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:06:27    201s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:06:27    201s] ### Net info: total nets: 7264
[10/03 14:06:27    201s] ### Net info: dirty nets: 0
[10/03 14:06:27    201s] ### Net info: marked as disconnected nets: 0
[10/03 14:06:27    201s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:06:27    201s] #num needed restored net=0
[10/03 14:06:27    201s] #need_extraction net=0 (total=7264)
[10/03 14:06:27    201s] ### Net info: fully routed nets: 7196
[10/03 14:06:27    201s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:06:27    201s] ### Net info: unrouted nets: 2
[10/03 14:06:27    201s] ### Net info: re-extraction nets: 0
[10/03 14:06:27    201s] ### Net info: ignored nets: 0
[10/03 14:06:27    201s] ### Net info: skip routing nets: 0
[10/03 14:06:27    201s] ### import design signature (34): route=1840725654 fixed_route=1131103708 flt_obj=0 vio=70663667 swire=282492057 shield_wire=1 net_attr=1817532683 dirty_area=0 del_dirty_area=0 cell=1455894476 placement=317436801 pin_access=475212415 inst_pattern=1
[10/03 14:06:27    201s] ### Time Record (DB Import) is uninstalled.
[10/03 14:06:27    201s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:06:27    201s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49cb61c0b056eada5451db352235892c3958
[10/03 14:06:27    201s] #       023ce4edcb902595a37310137cfa81e396ab9ff71d30812f586f1272be47f8d809c1cbdc
[10/03 14:06:27    201s] #       7094fc55e0be6c7dbfb1c572b5fdfc12b50484aa0bd99f7c5cc3987c84e473eec2e9f94a
[10/03 14:06:27    201s] #       ac80a3eb9387ea300cfd1ada4b70e7ee175a7f74639fff716d34306450a51ccbea64a435
[10/03 14:06:27    201s] #       f23672c2601990e338f35844211fe3f611ae1a43df58d919cfd24ad3a86990fa16345a02
[10/03 14:06:27    201s] #       4bd985d6c5b6d4db87f17c4f2a6061089e50e6a62253c6ca8636965346a044d044dba112
[10/03 14:06:27    201s] #       748e46b29805d53382e48c206b80ddedeca73f71541289
[10/03 14:06:27    201s] #
[10/03 14:06:27    201s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:06:27    201s] ### Time Record (Data Preparation) is installed.
[10/03 14:06:27    201s] #RTESIG:78da95924d6f022110867bf6574cd0c33651cbb07c5e4d7a6d1bd3f66ab08b6693954d80
[10/03 14:06:27    201s] #       3df8ef4b8c179bb5ac84133c79987987f9e2fb750b84e11aeb55444a77086f5bc668de2b
[10/03 14:06:27    201s] #       8a9cbe30dce5abaf0d99cd17ef1f9face68050b53eb9a30b4b18a20b105d4aad3f3e5f11
[10/03 14:06:27    201s] #       c3e060bbe8a0daf77db784e6eceda9fd81c61decd0a53fb8d4120812a8620af974546934
[10/03 14:06:27    201s] #       bf558e309817a4304c7c1691f1c770f3082e942e572ccc84b6a4906548292c8d05b5e440
[10/03 14:06:27    201s] #       62b2beb1a1c9793b3f9cee910288efbd2b50fa269131c65005e452fdff0346c355596668
[10/03 14:06:27    201s] #       8961c81164e17fa260658fc462ea19aa2788f80491d140ee26f4f40b7d841f3e
[10/03 14:06:27    201s] #
[10/03 14:06:27    201s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:06:27    201s] ### Time Record (Global Routing) is installed.
[10/03 14:06:27    201s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:06:28    201s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:06:28    201s] #Total number of routable nets = 7198.
[10/03 14:06:28    201s] #Total number of nets in the design = 7264.
[10/03 14:06:28    201s] #778 routable nets do not have any wires.
[10/03 14:06:28    201s] #6420 routable nets have routed wires.
[10/03 14:06:28    201s] #778 nets will be global routed.
[10/03 14:06:28    201s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:06:28    201s] #Using multithreading with 8 threads.
[10/03 14:06:28    201s] ### Time Record (Data Preparation) is installed.
[10/03 14:06:28    201s] #Start routing data preparation on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    201s] #
[10/03 14:06:28    201s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:06:28    201s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:06:28    201s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:06:28    201s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:06:28    201s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:06:28    201s] #Build and mark too close pins for the same net.
[10/03 14:06:28    201s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:06:28    201s] #Initial pin access analysis.
[10/03 14:06:28    201s] #Detail pin access analysis.
[10/03 14:06:28    201s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:06:28    201s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:06:28    201s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:06:28    201s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:06:28    201s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:28    201s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:28    201s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:28    201s] #Processed 538/0 dirty instances, 2431/44 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(396 insts marked dirty, reset pre-exisiting dirty flag on 401 insts, 0 nets marked need extraction)
[10/03 14:06:28    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.95 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #Regenerating Ggrids automatically.
[10/03 14:06:28    202s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:06:28    202s] #Using automatically generated G-grids.
[10/03 14:06:28    202s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:06:28    202s] #Done routing data preparation.
[10/03 14:06:28    202s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1881.61 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Finished routing data preparation on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Cpu time = 00:00:01
[10/03 14:06:28    202s] #Elapsed time = 00:00:00
[10/03 14:06:28    202s] #Increased memory = 6.70 (MB)
[10/03 14:06:28    202s] #Total memory = 1881.61 (MB)
[10/03 14:06:28    202s] #Peak memory = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:06:28    202s] ### Time Record (Global Routing) is installed.
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Start global routing on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Start global routing initialization on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Number of eco nets is 776
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Start global routing data preparation on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### build_merged_routing_blockage_rect_list starts on Tue Oct  3 14:06:28 2023 with memory = 1881.61 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] #Start routing resource analysis on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### init_is_bin_blocked starts on Tue Oct  3 14:06:28 2023 with memory = 1881.61 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Oct  3 14:06:28 2023 with memory = 1881.92 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --5.76 [8]--
[10/03 14:06:28    202s] ### adjust_flow_cap starts on Tue Oct  3 14:06:28 2023 with memory = 1880.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.19 [8]--
[10/03 14:06:28    202s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### set_via_blocked starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.18 [8]--
[10/03 14:06:28    202s] ### copy_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.27 [8]--
[10/03 14:06:28    202s] #Routing resource analysis is done on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### report_flow_cap starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #  Resource Analysis:
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/03 14:06:28    202s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/03 14:06:28    202s] #  --------------------------------------------------------------
[10/03 14:06:28    202s] #  metal1         H         109         709        3080    81.10%
[10/03 14:06:28    202s] #  metal2         V         217         397        3080     0.00%
[10/03 14:06:28    202s] #  metal3         H         434         384        3080     0.00%
[10/03 14:06:28    202s] #  metal4         V         238         178        3080     0.00%
[10/03 14:06:28    202s] #  metal5         H         189         220        3080     1.72%
[10/03 14:06:28    202s] #  metal6         V         197         219        3080     1.69%
[10/03 14:06:28    202s] #  --------------------------------------------------------------
[10/03 14:06:28    202s] #  Total                   1385      57.88%       18480    14.09%
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #  4 nets (0.06%) with 1 preferred extra spacing.
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.06 [8]--
[10/03 14:06:28    202s] ### analyze_m2_tracks starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### report_initial_resource starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### mark_pg_pins_accessibility starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### set_net_region starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Global routing data preparation is done on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### prepare_level starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init level 1 starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --0.99 [8]--
[10/03 14:06:28    202s] ### Level 1 hgrid = 56 X 55
[10/03 14:06:28    202s] ### init level 2 starts on Tue Oct  3 14:06:28 2023 with memory = 1881.91 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.24 [8]--
[10/03 14:06:28    202s] ### Level 2 hgrid = 14 X 14  (large_net only)
[10/03 14:06:28    202s] ### prepare_level_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1882.12 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1882.12 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.27 [8]--
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1882.12 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.34 [8]--
[10/03 14:06:28    202s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.31 [8]--
[10/03 14:06:28    202s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.27 [8]--
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Global routing initialization is done on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1882.12 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### routing large nets 
[10/03 14:06:28    202s] #start global routing iteration 1...
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1882.12 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.39 [8]--
[10/03 14:06:28    202s] ### routing at level 2 (topmost level) iter 0
[10/03 14:06:28    202s] ### Uniform Hboxes (3x3)
[10/03 14:06:28    202s] ### routing at level 1 iter 0 for 0 hboxes
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.99 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #start global routing iteration 2...
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1885.18 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.15 [8]--
[10/03 14:06:28    202s] ### cal_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1885.16 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### routing at level 1 (topmost level) iter 0
[10/03 14:06:28    202s] ### measure_qor starts on Tue Oct  3 14:06:28 2023 with memory = 1885.17 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### measure_congestion starts on Tue Oct  3 14:06:28 2023 with memory = 1885.17 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --5.81 [8]--
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.65 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #start global routing iteration 3...
[10/03 14:06:28    202s] ### routing at level 1 (topmost level) iter 1
[10/03 14:06:28    202s] ### measure_qor starts on Tue Oct  3 14:06:28 2023 with memory = 1883.65 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### measure_congestion starts on Tue Oct  3 14:06:28 2023 with memory = 1883.65 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --5.52 [8]--
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.65 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### route_end starts on Tue Oct  3 14:06:28 2023 with memory = 1883.65 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:06:28    202s] #Total number of routable nets = 7198.
[10/03 14:06:28    202s] #Total number of nets in the design = 7264.
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #7198 routable nets have routed wires.
[10/03 14:06:28    202s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Routed nets constraints summary:
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #        Rules   Pref Extra Space   Unconstrained  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #      Default                  4             774  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #        Total                  4             774  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Routing constraints summary of the whole design:
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #        Rules   Pref Extra Space   Unconstrained  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #      Default                  4            7194  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #        Total                  4            7194  
[10/03 14:06:28    202s] #------------------------------------------------
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.01 [8]--
[10/03 14:06:28    202s] ### cal_base_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.24 [8]--
[10/03 14:06:28    202s] ### cal_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.07 [8]--
[10/03 14:06:28    202s] ### report_overcon starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #                 OverCon       OverCon       OverCon          
[10/03 14:06:28    202s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/03 14:06:28    202s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[10/03 14:06:28    202s] #  --------------------------------------------------------------------------
[10/03 14:06:28    202s] #  metal1        5(0.39%)      0(0.00%)      0(0.00%)   (0.39%)     0.68  
[10/03 14:06:28    202s] #  metal2       47(1.53%)      8(0.26%)      1(0.03%)   (1.82%)     0.67  
[10/03 14:06:28    202s] #  metal3        3(0.10%)      0(0.00%)      0(0.00%)   (0.10%)     0.48  
[10/03 14:06:28    202s] #  metal4        2(0.06%)      0(0.00%)      0(0.00%)   (0.06%)     0.43  
[10/03 14:06:28    202s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.33  
[10/03 14:06:28    202s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[10/03 14:06:28    202s] #  --------------------------------------------------------------------------
[10/03 14:06:28    202s] #     Total     57(0.34%)      8(0.05%)      1(0.01%)   (0.40%)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[10/03 14:06:28    202s] #  Overflow after GR: 0.05% H + 0.35% V
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --0.81 [8]--
[10/03 14:06:28    202s] ### cal_base_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.21 [8]--
[10/03 14:06:28    202s] ### cal_flow starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.05 [8]--
[10/03 14:06:28    202s] ### generate_cong_map_content starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.57 [8]--
[10/03 14:06:28    202s] ### update starts on Tue Oct  3 14:06:28 2023 with memory = 1883.66 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #Complete Global Routing.
[10/03 14:06:28    202s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:28    202s] #Total wire length = 103565 um.
[10/03 14:06:28    202s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal1 = 3000 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal2 = 26936 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal3 = 35530 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal4 = 20085 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal5 = 8946 um.
[10/03 14:06:28    202s] #Total wire length on LAYER metal6 = 9067 um.
[10/03 14:06:28    202s] #Total number of vias = 55358
[10/03 14:06:28    202s] #Up-Via Summary (total 55358):
[10/03 14:06:28    202s] #           
[10/03 14:06:28    202s] #-----------------------
[10/03 14:06:28    202s] # metal1          25157
[10/03 14:06:28    202s] # metal2          20097
[10/03 14:06:28    202s] # metal3           7035
[10/03 14:06:28    202s] # metal4           1891
[10/03 14:06:28    202s] # metal5           1178
[10/03 14:06:28    202s] #-----------------------
[10/03 14:06:28    202s] #                 55358 
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --3.40 [8]--
[10/03 14:06:28    202s] ### report_overcon starts on Tue Oct  3 14:06:28 2023 with memory = 1887.04 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.00 [8]--
[10/03 14:06:28    202s] ### report_overcon starts on Tue Oct  3 14:06:28 2023 with memory = 1887.04 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #Max overcon = 3 tracks.
[10/03 14:06:28    202s] #Total overcon = 0.40%.
[10/03 14:06:28    202s] #Worst layer Gcell overcon rate = 0.10%.
[10/03 14:06:28    202s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --0.98 [8]--
[10/03 14:06:28    202s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.48 [8]--
[10/03 14:06:28    202s] ### global_route design signature (37): route=935724761 net_attr=954494753
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Global routing statistics:
[10/03 14:06:28    202s] #Cpu time = 00:00:01
[10/03 14:06:28    202s] #Elapsed time = 00:00:00
[10/03 14:06:28    202s] #Increased memory = 2.05 (MB)
[10/03 14:06:28    202s] #Total memory = 1883.66 (MB)
[10/03 14:06:28    202s] #Peak memory = 2537.76 (MB)
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #Finished global routing on Tue Oct  3 14:06:28 2023
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] #
[10/03 14:06:28    202s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:06:28    202s] ### Time Record (Data Preparation) is installed.
[10/03 14:06:28    202s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:06:28    202s] ### track-assign external-init starts on Tue Oct  3 14:06:28 2023 with memory = 1883.35 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### Time Record (Track Assignment) is installed.
[10/03 14:06:28    202s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:06:28    202s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --2.21 [8]--
[10/03 14:06:28    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.35 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### track-assign engine-init starts on Tue Oct  3 14:06:28 2023 with memory = 1883.35 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] ### Time Record (Track Assignment) is installed.
[10/03 14:06:28    202s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.29 [8]--
[10/03 14:06:28    202s] ### track-assign core-engine starts on Tue Oct  3 14:06:28 2023 with memory = 1883.35 (MB), peak = 2537.76 (MB)
[10/03 14:06:28    202s] #Start Track Assignment.
[10/03 14:06:28    203s] #Done with 260 horizontal wires in 2 hboxes and 335 vertical wires in 2 hboxes.
[10/03 14:06:29    203s] #Done with 33 horizontal wires in 2 hboxes and 52 vertical wires in 2 hboxes.
[10/03 14:06:29    203s] #Complete Track Assignment.
[10/03 14:06:29    203s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:29    203s] #Total wire length = 103605 um.
[10/03 14:06:29    203s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal1 = 3000 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal2 = 26970 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal3 = 35535 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal4 = 20086 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal5 = 8947 um.
[10/03 14:06:29    203s] #Total wire length on LAYER metal6 = 9066 um.
[10/03 14:06:29    203s] #Total number of vias = 55358
[10/03 14:06:29    203s] #Up-Via Summary (total 55358):
[10/03 14:06:29    203s] #           
[10/03 14:06:29    203s] #-----------------------
[10/03 14:06:29    203s] # metal1          25157
[10/03 14:06:29    203s] # metal2          20097
[10/03 14:06:29    203s] # metal3           7035
[10/03 14:06:29    203s] # metal4           1891
[10/03 14:06:29    203s] # metal5           1178
[10/03 14:06:29    203s] #-----------------------
[10/03 14:06:29    203s] #                 55358 
[10/03 14:06:29    203s] #
[10/03 14:06:29    203s] ### track_assign design signature (40): route=1248539714
[10/03 14:06:29    203s] ### track-assign core-engine cpu:00:00:01, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.24 [8]--
[10/03 14:06:29    203s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:06:29    203s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1882.03 (MB), peak = 2537.76 (MB)
[10/03 14:06:29    203s] #
[10/03 14:06:29    203s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:06:29    203s] #Cpu time = 00:00:02
[10/03 14:06:29    203s] #Elapsed time = 00:00:01
[10/03 14:06:29    203s] #Increased memory = 7.17 (MB)
[10/03 14:06:29    203s] #Total memory = 1882.03 (MB)
[10/03 14:06:29    203s] #Peak memory = 2537.76 (MB)
[10/03 14:06:29    203s] #Using multithreading with 8 threads.
[10/03 14:06:29    203s] ### Time Record (Detail Routing) is installed.
[10/03 14:06:29    203s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:06:29    203s] #
[10/03 14:06:29    203s] #Start Detail Routing..
[10/03 14:06:29    203s] #start initial detail routing ...
[10/03 14:06:29    203s] ### Design has 0 dirty nets, 4956 dirty-areas)
[10/03 14:06:30    211s] # ECO: 4.9% of the total area was rechecked for DRC, and 92.6% required routing.
[10/03 14:06:30    211s] #   number of violations = 151
[10/03 14:06:30    211s] #
[10/03 14:06:30    211s] #    By Layer and Type :
[10/03 14:06:30    211s] #	         MetSpc    Short   CutSpc   Totals
[10/03 14:06:30    211s] #	metal1        1        0        0        1
[10/03 14:06:30    211s] #	metal2       12      128        0      140
[10/03 14:06:30    211s] #	metal3        0        7        0        7
[10/03 14:06:30    211s] #	metal4        0        1        2        3
[10/03 14:06:30    211s] #	Totals       13      136        2      151
[10/03 14:06:30    211s] #396 out of 6814 instances (5.8%) need to be verified(marked ipoed), dirty area = 5.1%.
[10/03 14:06:30    211s] #0.0% of the total area is being checked for drcs
[10/03 14:06:30    211s] #0.0% of the total area was checked
[10/03 14:06:30    211s] ### Routing stats: routing = 94.64% drc-check-only = 3.57% dirty-area = 61.04%
[10/03 14:06:30    211s] #   number of violations = 151
[10/03 14:06:30    211s] #
[10/03 14:06:30    211s] #    By Layer and Type :
[10/03 14:06:30    211s] #	         MetSpc    Short   CutSpc   Totals
[10/03 14:06:30    211s] #	metal1        1        0        0        1
[10/03 14:06:30    211s] #	metal2       12      128        0      140
[10/03 14:06:30    211s] #	metal3        0        7        0        7
[10/03 14:06:30    211s] #	metal4        0        1        2        3
[10/03 14:06:30    211s] #	Totals       13      136        2      151
[10/03 14:06:30    211s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1888.10 (MB), peak = 2537.76 (MB)
[10/03 14:06:30    211s] #start 1st optimization iteration ...
[10/03 14:06:30    214s] ### Routing stats: routing = 94.81% drc-check-only = 3.41% dirty-area = 61.04%
[10/03 14:06:30    214s] #   number of violations = 3
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #    By Layer and Type :
[10/03 14:06:30    214s] #	          Short   Totals
[10/03 14:06:30    214s] #	metal1        0        0
[10/03 14:06:30    214s] #	metal2        3        3
[10/03 14:06:30    214s] #	Totals        3        3
[10/03 14:06:30    214s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1882.30 (MB), peak = 2537.76 (MB)
[10/03 14:06:30    214s] #Complete Detail Routing.
[10/03 14:06:30    214s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:30    214s] #Total wire length = 103892 um.
[10/03 14:06:30    214s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal1 = 2845 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal2 = 26450 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal3 = 35874 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal4 = 20579 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal5 = 8994 um.
[10/03 14:06:30    214s] #Total wire length on LAYER metal6 = 9151 um.
[10/03 14:06:30    214s] #Total number of vias = 56961
[10/03 14:06:30    214s] #Up-Via Summary (total 56961):
[10/03 14:06:30    214s] #           
[10/03 14:06:30    214s] #-----------------------
[10/03 14:06:30    214s] # metal1          25313
[10/03 14:06:30    214s] # metal2          20880
[10/03 14:06:30    214s] # metal3           7587
[10/03 14:06:30    214s] # metal4           1955
[10/03 14:06:30    214s] # metal5           1226
[10/03 14:06:30    214s] #-----------------------
[10/03 14:06:30    214s] #                 56961 
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #Total number of DRC violations = 3
[10/03 14:06:30    214s] #Total number of violations on LAYER metal1 = 0
[10/03 14:06:30    214s] #Total number of violations on LAYER metal2 = 3
[10/03 14:06:30    214s] #Total number of violations on LAYER metal3 = 0
[10/03 14:06:30    214s] #Total number of violations on LAYER metal4 = 0
[10/03 14:06:30    214s] #Total number of violations on LAYER metal5 = 0
[10/03 14:06:30    214s] #Total number of violations on LAYER metal6 = 0
[10/03 14:06:30    214s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:06:30    214s] #Cpu time = 00:00:11
[10/03 14:06:30    214s] #Elapsed time = 00:00:02
[10/03 14:06:30    214s] #Increased memory = 0.28 (MB)
[10/03 14:06:30    214s] #Total memory = 1882.30 (MB)
[10/03 14:06:30    214s] #Peak memory = 2537.76 (MB)
[10/03 14:06:30    214s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:06:30    214s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #Start Post Route wire spreading..
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #Start data preparation for wire spreading...
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #Data preparation is done on Tue Oct  3 14:06:30 2023
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] ### track-assign engine-init starts on Tue Oct  3 14:06:30 2023 with memory = 1882.30 (MB), peak = 2537.76 (MB)
[10/03 14:06:30    214s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.5 GB --1.20 [8]--
[10/03 14:06:30    214s] #
[10/03 14:06:30    214s] #Start Post Route Wire Spread.
[10/03 14:06:31    215s] #Done with 467 horizontal wires in 4 hboxes and 184 vertical wires in 4 hboxes.
[10/03 14:06:31    215s] #Complete Post Route Wire Spread.
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:31    215s] #Total wire length = 104048 um.
[10/03 14:06:31    215s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal2 = 26478 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal3 = 35955 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal5 = 9003 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal6 = 9162 um.
[10/03 14:06:31    215s] #Total number of vias = 56961
[10/03 14:06:31    215s] #Up-Via Summary (total 56961):
[10/03 14:06:31    215s] #           
[10/03 14:06:31    215s] #-----------------------
[10/03 14:06:31    215s] # metal1          25313
[10/03 14:06:31    215s] # metal2          20880
[10/03 14:06:31    215s] # metal3           7587
[10/03 14:06:31    215s] # metal4           1955
[10/03 14:06:31    215s] # metal5           1226
[10/03 14:06:31    215s] #-----------------------
[10/03 14:06:31    215s] #                 56961 
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] #   number of violations = 3
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] #    By Layer and Type :
[10/03 14:06:31    215s] #	          Short   Totals
[10/03 14:06:31    215s] #	metal1        0        0
[10/03 14:06:31    215s] #	metal2        3        3
[10/03 14:06:31    215s] #	Totals        3        3
[10/03 14:06:31    215s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1883.56 (MB), peak = 2537.76 (MB)
[10/03 14:06:31    215s] #CELL_VIEW top,init has 3 DRC violations
[10/03 14:06:31    215s] #Total number of DRC violations = 3
[10/03 14:06:31    215s] #Total number of violations on LAYER metal1 = 0
[10/03 14:06:31    215s] #Total number of violations on LAYER metal2 = 3
[10/03 14:06:31    215s] #Total number of violations on LAYER metal3 = 0
[10/03 14:06:31    215s] #Total number of violations on LAYER metal4 = 0
[10/03 14:06:31    215s] #Total number of violations on LAYER metal5 = 0
[10/03 14:06:31    215s] #Total number of violations on LAYER metal6 = 0
[10/03 14:06:31    215s] #Post Route wire spread is done.
[10/03 14:06:31    215s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:06:31    215s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:31    215s] #Total wire length = 104048 um.
[10/03 14:06:31    215s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal2 = 26478 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal3 = 35955 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal5 = 9003 um.
[10/03 14:06:31    215s] #Total wire length on LAYER metal6 = 9162 um.
[10/03 14:06:31    215s] #Total number of vias = 56961
[10/03 14:06:31    215s] #Up-Via Summary (total 56961):
[10/03 14:06:31    215s] #           
[10/03 14:06:31    215s] #-----------------------
[10/03 14:06:31    215s] # metal1          25313
[10/03 14:06:31    215s] # metal2          20880
[10/03 14:06:31    215s] # metal3           7587
[10/03 14:06:31    215s] # metal4           1955
[10/03 14:06:31    215s] # metal5           1226
[10/03 14:06:31    215s] #-----------------------
[10/03 14:06:31    215s] #                 56961 
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] #detailRoute Statistics:
[10/03 14:06:31    215s] #Cpu time = 00:00:12
[10/03 14:06:31    215s] #Elapsed time = 00:00:02
[10/03 14:06:31    215s] #Increased memory = 1.54 (MB)
[10/03 14:06:31    215s] #Total memory = 1883.56 (MB)
[10/03 14:06:31    215s] #Peak memory = 2537.76 (MB)
[10/03 14:06:31    215s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:06:31    215s] ### global_detail_route design signature (52): route=2142557075 flt_obj=0 vio=1474037823 shield_wire=1
[10/03 14:06:31    215s] ### Time Record (DB Export) is installed.
[10/03 14:06:31    215s] ### export design design signature (53): route=2142557075 fixed_route=1131103708 flt_obj=0 vio=1474037823 swire=282492057 shield_wire=1 net_attr=429377021 dirty_area=0 del_dirty_area=0 cell=1455894476 placement=317436801 pin_access=1989260657 inst_pattern=1
[10/03 14:06:31    215s] #	no debugging net set
[10/03 14:06:31    215s] ### Time Record (DB Export) is uninstalled.
[10/03 14:06:31    215s] ### Time Record (Post Callback) is installed.
[10/03 14:06:31    215s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] #globalDetailRoute statistics:
[10/03 14:06:31    215s] #Cpu time = 00:00:15
[10/03 14:06:31    215s] #Elapsed time = 00:00:04
[10/03 14:06:31    215s] #Increased memory = -146.87 (MB)
[10/03 14:06:31    215s] #Total memory = 1731.22 (MB)
[10/03 14:06:31    215s] #Peak memory = 2537.76 (MB)
[10/03 14:06:31    215s] #Number of warnings = 0
[10/03 14:06:31    215s] #Total number of warnings = 3
[10/03 14:06:31    215s] #Number of fails = 0
[10/03 14:06:31    215s] #Total number of fails = 0
[10/03 14:06:31    215s] #Complete globalDetailRoute on Tue Oct  3 14:06:31 2023
[10/03 14:06:31    215s] #
[10/03 14:06:31    215s] ### import design signature (54): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1989260657 inst_pattern=1
[10/03 14:06:31    215s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:06:31    215s] ### 
[10/03 14:06:31    215s] ###   Scalability Statistics
[10/03 14:06:31    215s] ### 
[10/03 14:06:31    215s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:31    215s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:06:31    215s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:31    215s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Track Assignment              |        00:00:01|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Detail Routing                |        00:00:11|        00:00:02|             6.6|
[10/03 14:06:31    215s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:06:31    215s] ###   Entire Command                |        00:00:15|        00:00:04|             4.0|
[10/03 14:06:31    215s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:31    215s] ### 
[10/03 14:06:31    215s] *** EcoRoute #1 [finish] : cpu/real = 0:00:14.7/0:00:03.7 (4.0), totSession cpu/real = 0:03:35.6/0:02:27.2 (1.5), mem = 2494.7M
[10/03 14:06:31    215s] 
[10/03 14:06:31    215s] =============================================================================================
[10/03 14:06:31    215s]  Step TAT Report for EcoRoute #1                                                21.13-s100_1
[10/03 14:06:31    215s] =============================================================================================
[10/03 14:06:31    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:31    215s] ---------------------------------------------------------------------------------------------
[10/03 14:06:31    215s] [ GlobalRoute            ]      1   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.7    2.1
[10/03 14:06:31    215s] [ DetailRoute            ]      1   0:00:01.6  (  43.5 % )     0:00:01.6 /  0:00:10.6    6.6
[10/03 14:06:31    215s] [ MISC                   ]          0:00:01.8  (  47.6 % )     0:00:01.8 /  0:00:03.3    1.9
[10/03 14:06:31    215s] ---------------------------------------------------------------------------------------------
[10/03 14:06:31    215s]  EcoRoute #1 TOTAL                  0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:14.7    4.0
[10/03 14:06:31    215s] ---------------------------------------------------------------------------------------------
[10/03 14:06:31    215s] 
[10/03 14:06:31    215s] **optDesign ... cpu = 0:01:40, real = 0:00:32, mem = 1720.8M, totSessionCpu=0:03:36 **
[10/03 14:06:31    215s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:06:31    215s] **INFO: flowCheckPoint #5 PostEcoSummary
[10/03 14:06:31    215s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:06:31    215s] Extraction called for design 'top' of instances=6814 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:06:31    215s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:06:31    215s] RC Extraction called in multi-corner(1) mode.
[10/03 14:06:31    215s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:06:31    215s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:06:31    215s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:06:31    215s] * Layer Id             : 1 - M1
[10/03 14:06:31    215s]       Thickness        : 0.13
[10/03 14:06:31    215s]       Min Width        : 0.07
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] * Layer Id             : 2 - M2
[10/03 14:06:31    215s]       Thickness        : 0.14
[10/03 14:06:31    215s]       Min Width        : 0.07
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] * Layer Id             : 3 - M3
[10/03 14:06:31    215s]       Thickness        : 0.14
[10/03 14:06:31    215s]       Min Width        : 0.07
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] * Layer Id             : 4 - M4
[10/03 14:06:31    215s]       Thickness        : 0.28
[10/03 14:06:31    215s]       Min Width        : 0.14
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] * Layer Id             : 5 - M5
[10/03 14:06:31    215s]       Thickness        : 0.28
[10/03 14:06:31    215s]       Min Width        : 0.14
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] * Layer Id             : 6 - M6
[10/03 14:06:31    215s]       Thickness        : 0.28
[10/03 14:06:31    215s]       Min Width        : 0.14
[10/03 14:06:31    215s]       Layer Dielectric : 4.1
[10/03 14:06:31    215s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:06:31    215s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:06:31    215s]       RC Corner Indexes            0   
[10/03 14:06:31    215s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:06:31    215s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:06:31    215s] Resistance Scaling Factor    : 1.00000 
[10/03 14:06:31    215s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:06:31    215s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:06:31    215s] Shrink Factor                : 1.00000
[10/03 14:06:31    215s] 
[10/03 14:06:31    215s] Trim Metal Layers:
[10/03 14:06:31    215s] LayerId::1 widthSet size::1
[10/03 14:06:31    215s] LayerId::2 widthSet size::1
[10/03 14:06:31    215s] LayerId::3 widthSet size::1
[10/03 14:06:31    215s] LayerId::4 widthSet size::1
[10/03 14:06:31    215s] LayerId::5 widthSet size::1
[10/03 14:06:31    215s] LayerId::6 widthSet size::1
[10/03 14:06:31    215s] eee: pegSigSF::1.070000
[10/03 14:06:31    215s] Initializing multi-corner resistance tables ...
[10/03 14:06:31    215s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:06:31    215s] eee: l::2 avDens::0.346612 usedTrk::2068.725681 availTrk::5968.421053 sigTrk::2068.725681
[10/03 14:06:31    215s] eee: l::3 avDens::0.340738 usedTrk::2725.901996 availTrk::8000.000000 sigTrk::2725.901996
[10/03 14:06:31    215s] eee: l::4 avDens::0.397417 usedTrk::1569.796711 availTrk::3950.000000 sigTrk::1569.796711
[10/03 14:06:31    215s] eee: l::5 avDens::0.273815 usedTrk::1067.878429 availTrk::3900.000000 sigTrk::1067.878429
[10/03 14:06:31    215s] eee: l::6 avDens::0.277774 usedTrk::1097.206958 availTrk::3950.000000 sigTrk::1097.206958
[10/03 14:06:31    215s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378902 ; uaWl: 1.000000 ; uaWlH: 0.372084 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:31    215s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2494.7M)
[10/03 14:06:31    215s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:06:31    215s] Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 2530.7M)
[10/03 14:06:31    215s] Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 2530.7M)
[10/03 14:06:31    215s] Extracted 30.0014% (CPU Time= 0:00:00.2  MEM= 2530.7M)
[10/03 14:06:31    215s] Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 2530.7M)
[10/03 14:06:31    215s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 2530.7M)
[10/03 14:06:31    216s] Extracted 60.0015% (CPU Time= 0:00:00.3  MEM= 2530.7M)
[10/03 14:06:32    216s] Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 2530.7M)
[10/03 14:06:32    216s] Extracted 80.002% (CPU Time= 0:00:00.4  MEM= 2530.7M)
[10/03 14:06:32    216s] Extracted 90.0016% (CPU Time= 0:00:00.5  MEM= 2530.7M)
[10/03 14:06:32    216s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 2534.7M)
[10/03 14:06:32    216s] Number of Extracted Resistors     : 136734
[10/03 14:06:32    216s] Number of Extracted Ground Cap.   : 143922
[10/03 14:06:32    216s] Number of Extracted Coupling Cap. : 269892
[10/03 14:06:32    216s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2511.402M)
[10/03 14:06:32    216s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:06:32    216s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2511.4M)
[10/03 14:06:32    216s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:06:32    216s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 2515.402M)
[10/03 14:06:32    216s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2515.402M)
[10/03 14:06:32    216s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2515.402M)
[10/03 14:06:32    216s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:06:33    217s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 2515.402M)
[10/03 14:06:33    217s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2515.402M)
[10/03 14:06:33    217s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 2515.402M)
[10/03 14:06:33    217s] **optDesign ... cpu = 0:01:41, real = 0:00:34, mem = 1721.4M, totSessionCpu=0:03:37 **
[10/03 14:06:33    217s] Starting delay calculation for Setup views
[10/03 14:06:33    217s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:06:33    217s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:06:33    217s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:06:33    217s] #################################################################################
[10/03 14:06:33    217s] # Design Stage: PostRoute
[10/03 14:06:33    217s] # Design Name: top
[10/03 14:06:33    217s] # Design Mode: 45nm
[10/03 14:06:33    217s] # Analysis Mode: MMMC OCV 
[10/03 14:06:33    217s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:06:33    217s] # Signoff Settings: SI On 
[10/03 14:06:33    217s] #################################################################################
[10/03 14:06:33    217s] Topological Sorting (REAL = 0:00:00.0, MEM = 2452.5M, InitMEM = 2452.5M)
[10/03 14:06:33    218s] Setting infinite Tws ...
[10/03 14:06:33    218s] First Iteration Infinite Tw... 
[10/03 14:06:33    218s] Calculate early delays in OCV mode...
[10/03 14:06:33    218s] Calculate late delays in OCV mode...
[10/03 14:06:33    218s] Start delay calculation (fullDC) (8 T). (MEM=2452.51)
[10/03 14:06:33    218s] 
[10/03 14:06:33    218s] Trim Metal Layers:
[10/03 14:06:34    218s] LayerId::1 widthSet size::1
[10/03 14:06:34    218s] LayerId::2 widthSet size::1
[10/03 14:06:34    218s] LayerId::3 widthSet size::1
[10/03 14:06:34    218s] LayerId::4 widthSet size::1
[10/03 14:06:34    218s] LayerId::5 widthSet size::1
[10/03 14:06:34    218s] LayerId::6 widthSet size::1
[10/03 14:06:34    218s] eee: pegSigSF::1.070000
[10/03 14:06:34    218s] Initializing multi-corner resistance tables ...
[10/03 14:06:34    218s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:06:34    218s] eee: l::2 avDens::0.346612 usedTrk::2068.725681 availTrk::5968.421053 sigTrk::2068.725681
[10/03 14:06:34    218s] eee: l::3 avDens::0.340738 usedTrk::2725.901996 availTrk::8000.000000 sigTrk::2725.901996
[10/03 14:06:34    218s] eee: l::4 avDens::0.397417 usedTrk::1569.796711 availTrk::3950.000000 sigTrk::1569.796711
[10/03 14:06:34    218s] eee: l::5 avDens::0.273815 usedTrk::1067.878429 availTrk::3900.000000 sigTrk::1067.878429
[10/03 14:06:34    218s] eee: l::6 avDens::0.277774 usedTrk::1097.206958 availTrk::3950.000000 sigTrk::1097.206958
[10/03 14:06:34    218s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378902 ; uaWl: 1.000000 ; uaWlH: 0.372084 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:34    218s] End AAE Lib Interpolated Model. (MEM=2464.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:34    218s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2464.121M)
[10/03 14:06:34    218s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2466.1M)
[10/03 14:06:34    218s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:06:34    221s] Total number of fetched objects 7470
[10/03 14:06:34    221s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:06:34    221s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:06:34    221s] End delay calculation. (MEM=2796.59 CPU=0:00:03.1 REAL=0:00:00.0)
[10/03 14:06:34    221s] End delay calculation (fullDC). (MEM=2796.59 CPU=0:00:03.4 REAL=0:00:01.0)
[10/03 14:06:34    221s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 2796.6M) ***
[10/03 14:06:34    221s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2796.6M)
[10/03 14:06:34    221s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:06:34    221s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2796.6M)
[10/03 14:06:34    221s] Starting SI iteration 2
[10/03 14:06:34    222s] Calculate early delays in OCV mode...
[10/03 14:06:34    222s] Calculate late delays in OCV mode...
[10/03 14:06:34    222s] Start delay calculation (fullDC) (8 T). (MEM=2457.71)
[10/03 14:06:34    222s] End AAE Lib Interpolated Model. (MEM=2457.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:35    223s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:06:35    223s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:06:35    223s] Total number of fetched objects 7470
[10/03 14:06:35    223s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:06:35    223s] End delay calculation. (MEM=2813.29 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:06:35    223s] End delay calculation (fullDC). (MEM=2813.29 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:06:35    223s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2813.3M) ***
[10/03 14:06:35    223s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:03:44 mem=2811.3M)
[10/03 14:06:35    223s] End AAE Lib Interpolated Model. (MEM=2811.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:35    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2811.3M, EPOCH TIME: 1696313195.287771
[10/03 14:06:35    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2843.3M, EPOCH TIME: 1696313195.298107
[10/03 14:06:35    223s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.789  |
|           TNS (ns):| -0.044  | -0.044  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **
[10/03 14:06:35    223s] Executing marking Critical Nets1
[10/03 14:06:35    223s] **INFO: flowCheckPoint #6 OptimizationRecovery
[10/03 14:06:35    223s] *** Timing NOT met, worst failing slack is -0.017
[10/03 14:06:35    223s] *** Check timing (0:00:00.0)
[10/03 14:06:35    223s] VT info 0 0
[10/03 14:06:35    223s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:06:35    223s] Running postRoute recovery in postEcoRoute mode
[10/03 14:06:35    223s] **optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **
[10/03 14:06:35    224s]   Timing/DRV Snapshot: (TGT)
[10/03 14:06:35    224s]      Weighted WNS: -0.017
[10/03 14:06:35    224s]       All  PG WNS: -0.017
[10/03 14:06:35    224s]       High PG WNS: -0.017
[10/03 14:06:35    224s]       All  PG TNS: -0.044
[10/03 14:06:35    224s]       High PG TNS: -0.044
[10/03 14:06:35    224s]       Low  PG TNS: 0.000
[10/03 14:06:35    224s]          Tran DRV: 1 (1)
[10/03 14:06:35    224s]           Cap DRV: 0 (0)
[10/03 14:06:35    224s]        Fanout DRV: 0 (0)
[10/03 14:06:35    224s]            Glitch: 0 (0)
[10/03 14:06:35    224s]    Category Slack: { [L, -0.017] [H, -0.017] }
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] Checking setup slack degradation ...
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] Recovery Manager:
[10/03 14:06:35    224s]   Low  Effort WNS Jump: 0.017 (REF: 0.000, TGT: -0.017, Threshold: 0.150) - Skip
[10/03 14:06:35    224s]   High Effort WNS Jump: 0.017 (REF: 0.000, TGT: -0.017, Threshold: 0.075) - Skip
[10/03 14:06:35    224s]   Low  Effort TNS Jump: 0.044 (REF: 0.000, TGT: -0.044, Threshold: 50.000) - Skip
[10/03 14:06:35    224s]   High Effort TNS Jump: 0.044 (REF: 0.000, TGT: -0.044, Threshold: 25.000) - Skip
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] Checking DRV degradation...
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] Recovery Manager:
[10/03 14:06:35    224s]     Tran DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[10/03 14:06:35    224s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:06:35    224s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:06:35    224s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:06:35    224s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2502.60M, totSessionCpu=0:03:44).
[10/03 14:06:35    224s] **optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **
[10/03 14:06:35    224s] 
[10/03 14:06:35    224s] Latch borrow mode reset to max_borrow
[10/03 14:06:35    224s] **INFO: flowCheckPoint #7 FinalSummary
[10/03 14:06:35    224s] Reported timing to dir ./timingReports
[10/03 14:06:35    224s] **optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1812.8M, totSessionCpu=0:03:44 **
[10/03 14:06:35    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2472.1M, EPOCH TIME: 1696313195.574994
[10/03 14:06:35    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2504.1M, EPOCH TIME: 1696313195.586127
[10/03 14:06:38    225s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.789  |
|           TNS (ns):| -0.044  | -0.044  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:00:39, mem = 1815.5M, totSessionCpu=0:03:45 **
[10/03 14:06:38    225s]  ReSet Options after AAE Based Opt flow 
[10/03 14:06:38    225s] Opt: RC extraction mode changed to 'detail'
[10/03 14:06:38    225s] *** Finished optDesign ***
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:49 real=0:00:39.4)
[10/03 14:06:38    225s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:06:38    225s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.2 real=0:00:03.9)
[10/03 14:06:38    225s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.0 real=0:00:04.4)
[10/03 14:06:38    225s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:06:38    225s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:06:38    225s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:28.7 real=0:00:08.6)
[10/03 14:06:38    225s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:40.5 real=0:00:12.5)
[10/03 14:06:38    225s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:06:38    225s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.7 real=0:00:03.7)
[10/03 14:06:38    225s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.6 real=0:00:01.8)
[10/03 14:06:38    225s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:06:38    225s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:06:38    225s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:06:38    225s] Deleting Lib Analyzer.
[10/03 14:06:38    225s] Info: Destroy the CCOpt slew target map.
[10/03 14:06:38    225s] clean pInstBBox. size 0
[10/03 14:06:38    225s] All LLGs are deleted
[10/03 14:06:38    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2504.9M, EPOCH TIME: 1696313198.553338
[10/03 14:06:38    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2504.9M, EPOCH TIME: 1696313198.553436
[10/03 14:06:38    225s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:06:38    225s] *** optDesign #1 [finish] : cpu/real = 0:01:48.7/0:00:39.1 (2.8), totSession cpu/real = 0:03:45.2/0:02:34.2 (1.5), mem = 2504.9M
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s] =============================================================================================
[10/03 14:06:38    225s]  Final TAT Report for optDesign #1                                              21.13-s100_1
[10/03 14:06:38    225s] =============================================================================================
[10/03 14:06:38    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:06:38    225s] ---------------------------------------------------------------------------------------------
[10/03 14:06:38    225s] [ InitOpt                ]      1   0:00:00.6  (   1.6 % )     0:00:00.7 /  0:00:01.2    1.8
[10/03 14:06:38    225s] [ WnsOpt                 ]      1   0:00:11.7  (  29.9 % )     0:00:11.7 /  0:00:39.2    3.4
[10/03 14:06:38    225s] [ DrvOpt                 ]      1   0:00:08.1  (  20.7 % )     0:00:08.1 /  0:00:27.7    3.4
[10/03 14:06:38    225s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[10/03 14:06:38    225s] [ LayerAssignment        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:38    225s] [ BuildHoldData          ]      1   0:00:00.6  (   1.6 % )     0:00:04.3 /  0:00:11.6    2.7
[10/03 14:06:38    225s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:03.4 /  0:00:02.0    0.6
[10/03 14:06:38    225s] [ DrvReport              ]      9   0:00:03.1  (   7.9 % )     0:00:03.1 /  0:00:01.8    0.6
[10/03 14:06:38    225s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:06:38    225s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:38    225s] [ CheckPlace             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.9
[10/03 14:06:38    225s] [ RefinePlace            ]      2   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:01.2    1.6
[10/03 14:06:38    225s] [ EcoRoute               ]      1   0:00:03.7  (   9.5 % )     0:00:03.7 /  0:00:14.7    4.0
[10/03 14:06:38    225s] [ ExtractRC              ]      2   0:00:03.8  (   9.8 % )     0:00:03.8 /  0:00:03.1    0.8
[10/03 14:06:38    225s] [ TimingUpdate           ]     12   0:00:00.5  (   1.2 % )     0:00:05.4 /  0:00:17.0    3.2
[10/03 14:06:38    225s] [ FullDelayCalc          ]      3   0:00:04.9  (  12.5 % )     0:00:04.9 /  0:00:15.1    3.1
[10/03 14:06:38    225s] [ TimingReport           ]      5   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.9
[10/03 14:06:38    225s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:06:38    225s] [ MISC                   ]          0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    0.9
[10/03 14:06:38    225s] ---------------------------------------------------------------------------------------------
[10/03 14:06:38    225s]  optDesign #1 TOTAL                 0:00:39.1  ( 100.0 % )     0:00:39.1 /  0:01:48.7    2.8
[10/03 14:06:38    225s] ---------------------------------------------------------------------------------------------
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s] TimeStamp Deleting Cell Server End ...
[10/03 14:06:38    225s] <CMD> report_timing
[10/03 14:06:38    225s] <CMD> verify_drc
[10/03 14:06:38    225s] #-check_same_via_cell true               # bool, default=false, user setting
[10/03 14:06:38    225s]  *** Starting Verify DRC (MEM: 2474.4) ***
[10/03 14:06:38    225s] 
[10/03 14:06:38    225s]   VERIFY DRC ...... Starting Verification
[10/03 14:06:38    225s]   VERIFY DRC ...... Initializing
[10/03 14:06:38    225s]   VERIFY DRC ...... Deleting Existing Violations
[10/03 14:06:38    225s]   VERIFY DRC ...... Creating Sub-Areas
[10/03 14:06:38    225s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[10/03 14:06:38    225s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[10/03 14:06:38    225s]   VERIFY DRC ...... Using new threading
[10/03 14:06:39    225s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 59.400 58.320} 1 of 4  Thread : 1
[10/03 14:06:39    226s]  VERIFY DRC ...... Sub-Area: {59.400 0.000 116.660 58.320} 2 of 4  Thread : 1
[10/03 14:06:39    226s]  VERIFY DRC ...... Sub-Area: {0.000 58.320 59.400 114.520} 3 of 4  Thread : 1
[10/03 14:06:39    226s]  VERIFY DRC ...... Thread : 3 finished.
[10/03 14:06:39    226s]  VERIFY DRC ...... Sub-Area: {59.400 58.320 116.660 114.520} 4 of 4  Thread : 1
[10/03 14:06:39    226s]  VERIFY DRC ...... Thread : 1 finished.
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s]   Verification Complete : 3 Viols.
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s]  Violation Summary By Layer and Type:
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s] 	          Short   Totals
[10/03 14:06:39    226s] 	metal2        3        3
[10/03 14:06:39    226s] 	Totals        3        3
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s]  *** End Verify DRC (CPU: 0:00:01.1  ELAPSED TIME: 1.00  MEM: 288.1M) ***
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s] <CMD> ecoRoute -fix_drc
[10/03 14:06:39    226s] ### Time Record (ecoRoute) is installed.
[10/03 14:06:39    226s] **INFO: User settings:
[10/03 14:06:39    226s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:06:39    226s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:06:39    226s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:06:39    226s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:06:39    226s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:06:39    226s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:06:39    226s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:06:39    226s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:06:39    226s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:06:39    226s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:06:39    226s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:06:39    226s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:06:39    226s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:06:39    226s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:06:39    226s] setDesignMode -process                                          45
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s] #% Begin detailRoute (date=10/03 14:06:39, mem=1811.1M)
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s] detailRoute -fix_drc
[10/03 14:06:39    226s] 
[10/03 14:06:39    226s] #Start detailRoute on Tue Oct  3 14:06:39 2023
[10/03 14:06:39    226s] #
[10/03 14:06:39    226s] ### Time Record (detailRoute) is installed.
[10/03 14:06:39    226s] ### Time Record (Pre Callback) is installed.
[10/03 14:06:39    226s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 2564.473M)
[10/03 14:06:39    226s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:06:39    226s] ### Time Record (DB Import) is installed.
[10/03 14:06:39    226s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:06:39    226s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:06:40    226s] ### Net info: total nets: 7264
[10/03 14:06:40    226s] ### Net info: dirty nets: 0
[10/03 14:06:40    226s] ### Net info: marked as disconnected nets: 0
[10/03 14:06:40    226s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:06:40    227s] #num needed restored net=0
[10/03 14:06:40    227s] #need_extraction net=0 (total=7264)
[10/03 14:06:40    227s] ### Net info: fully routed nets: 7198
[10/03 14:06:40    227s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:06:40    227s] ### Net info: unrouted nets: 0
[10/03 14:06:40    227s] ### Net info: re-extraction nets: 0
[10/03 14:06:40    227s] ### Net info: ignored nets: 0
[10/03 14:06:40    227s] ### Net info: skip routing nets: 0
[10/03 14:06:40    227s] ### import design signature (55): route=1368044824 fixed_route=1131103708 flt_obj=0 vio=639931569 swire=282492057 shield_wire=1 net_attr=677533330 dirty_area=0 del_dirty_area=0 cell=1455894476 placement=317436801 pin_access=1989260657 inst_pattern=1
[10/03 14:06:40    227s] ### Time Record (DB Import) is uninstalled.
[10/03 14:06:40    227s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:06:40    227s] #RTESIG:78da95d2416bc3201407f09df7291eb6870cd6cea7c698eb60d76d946dd760125bcaac19
[10/03 14:06:40    227s] #       6a0efdf69316061d696d2517c94ff4fddf9bcdbf5e5640182e912f0252da20bcae18a3e9
[10/03 14:06:40    227s] #       5b5014f48961937e7d3e93fbd9fcedfd834b207a8c03c0cf1062d3696b5bdd7d132842f4
[10/03 14:06:40    227s] #       5bb7798431180fc1c498760fc7436505d18f068a7618ecb4a87342d19c40ce0197f4b0a0
[10/03 14:06:40    227s] #       58db41c749c7b8008462eba2d9183f4d6a066b6dc3df75fddee9ddb683deacf568e33f2e
[10/03 14:06:40    227s] #       554a052f6750313c26975834de69bf9f74b512a7574f559ad6491a979f87c8c46dbcbe85
[10/03 14:06:40    227s] #       7326b3ad292b95af4a96328faa0a73dd4325059010b5ebb5ef53dec68dbb73b204e20667
[10/03 14:06:40    227s] #       324a652b5415664dadb286d1349d64d3196b9b5607d35f9e2a8634f143683928106466ea
[10/03 14:06:40    227s] #       b164d9f7a1c46c9312e2d7207105aa1590b3a5ddfd022a357801
[10/03 14:06:40    227s] #
[10/03 14:06:40    227s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[10/03 14:06:40    227s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[10/03 14:06:40    227s] #Using multithreading with 8 threads.
[10/03 14:06:40    227s] ### Time Record (Data Preparation) is installed.
[10/03 14:06:40    227s] #Start routing data preparation on Tue Oct  3 14:06:40 2023
[10/03 14:06:40    227s] #
[10/03 14:06:40    227s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:06:40    227s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:06:40    227s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:06:40    227s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:06:40    227s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:06:40    227s] #Build and mark too close pins for the same net.
[10/03 14:06:40    227s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:06:40    227s] #Initial pin access analysis.
[10/03 14:06:40    227s] #Detail pin access analysis.
[10/03 14:06:40    227s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:06:40    227s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:06:40    227s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:06:40    227s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:06:40    227s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:40    227s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:40    227s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:06:40    227s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:06:40    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.25 (MB), peak = 2537.76 (MB)
[10/03 14:06:40    227s] #Regenerating Ggrids automatically.
[10/03 14:06:40    227s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:06:40    227s] #Using automatically generated G-grids.
[10/03 14:06:40    227s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:06:40    227s] #Done routing data preparation.
[10/03 14:06:40    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.92 (MB), peak = 2537.76 (MB)
[10/03 14:06:40    227s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:06:40    227s] ### Time Record (Detail Routing) is installed.
[10/03 14:06:40    227s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:06:40    227s] #
[10/03 14:06:40    227s] #Start Detail Routing..
[10/03 14:06:40    227s] #start initial detail routing ...
[10/03 14:06:40    227s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:06:40    228s] ### Routing stats:
[10/03 14:06:40    228s] #   number of violations = 6
[10/03 14:06:40    228s] #
[10/03 14:06:40    228s] #    By Layer and Type :
[10/03 14:06:40    228s] #	          Short   Totals
[10/03 14:06:40    228s] #	metal1        0        0
[10/03 14:06:40    228s] #	metal2        6        6
[10/03 14:06:40    228s] #	Totals        6        6
[10/03 14:06:40    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.83 (MB), peak = 2537.76 (MB)
[10/03 14:06:40    228s] #start 1st fixing drc iteration ...
[10/03 14:06:40    228s] ### Routing stats: routing = 0.88%
[10/03 14:06:40    228s] #   number of violations = 0
[10/03 14:06:40    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1810.63 (MB), peak = 2537.76 (MB)
[10/03 14:06:40    228s] #Complete Detail Routing.
[10/03 14:06:40    228s] #Total number of nets with non-default rule or having extra spacing = 4
[10/03 14:06:40    228s] #Total wire length = 104051 um.
[10/03 14:06:40    228s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal2 = 26475 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal3 = 35957 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:06:40    228s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:06:40    228s] #Total number of vias = 56978
[10/03 14:06:40    228s] #Up-Via Summary (total 56978):
[10/03 14:06:40    228s] #           
[10/03 14:06:40    228s] #-----------------------
[10/03 14:06:40    228s] # metal1          25313
[10/03 14:06:40    228s] # metal2          20887
[10/03 14:06:40    228s] # metal3           7589
[10/03 14:06:40    228s] # metal4           1959
[10/03 14:06:40    228s] # metal5           1230
[10/03 14:06:40    228s] #-----------------------
[10/03 14:06:40    228s] #                 56978 
[10/03 14:06:40    228s] #
[10/03 14:06:40    228s] #Total number of DRC violations = 0
[10/03 14:06:40    228s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:06:40    228s] #Cpu time = 00:00:01
[10/03 14:06:40    228s] #Elapsed time = 00:00:00
[10/03 14:06:40    228s] #Increased memory = 7.25 (MB)
[10/03 14:06:40    228s] #Total memory = 1810.63 (MB)
[10/03 14:06:40    228s] #Peak memory = 2537.76 (MB)
[10/03 14:06:40    228s] ### detail_route design signature (62): route=1268024020 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:06:40    228s] ### Time Record (DB Export) is installed.
[10/03 14:06:40    228s] ### export design design signature (63): route=1268024020 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=639839711 dirty_area=0 del_dirty_area=0 cell=1455894476 placement=317436801 pin_access=1989260657 inst_pattern=1
[10/03 14:06:40    228s] #	no debugging net set
[10/03 14:06:40    228s] ### Time Record (DB Export) is uninstalled.
[10/03 14:06:40    228s] ### Time Record (Post Callback) is installed.
[10/03 14:06:40    228s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:06:40    228s] #
[10/03 14:06:40    228s] #detailRoute statistics:
[10/03 14:06:40    228s] #Cpu time = 00:00:02
[10/03 14:06:40    228s] #Elapsed time = 00:00:01
[10/03 14:06:40    228s] #Increased memory = -123.23 (MB)
[10/03 14:06:40    228s] #Total memory = 1687.82 (MB)
[10/03 14:06:40    228s] #Peak memory = 2537.76 (MB)
[10/03 14:06:40    228s] #Number of warnings = 2
[10/03 14:06:40    228s] #Total number of warnings = 5
[10/03 14:06:40    228s] #Number of fails = 0
[10/03 14:06:40    228s] #Total number of fails = 0
[10/03 14:06:40    228s] #Complete detailRoute on Tue Oct  3 14:06:40 2023
[10/03 14:06:40    228s] #
[10/03 14:06:40    228s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1989260657 inst_pattern=1
[10/03 14:06:40    228s] ### Time Record (detailRoute) is uninstalled.
[10/03 14:06:40    228s] #% End detailRoute (date=10/03 14:06:40, total cpu=0:00:01.9, real=0:00:01.0, peak res=1811.1M, current mem=1679.1M)
[10/03 14:06:40    228s] ### Time Record (ecoRoute) is uninstalled.
[10/03 14:06:40    228s] ### 
[10/03 14:06:40    228s] ###   Scalability Statistics
[10/03 14:06:40    228s] ### 
[10/03 14:06:40    228s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:40    228s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[10/03 14:06:40    228s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:40    228s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[10/03 14:06:40    228s] ###   Entire Command                |        00:00:02|        00:00:01|             2.1|
[10/03 14:06:40    228s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:06:40    228s] ### 
[10/03 14:06:40    228s] <CMD> verify_drc
[10/03 14:06:40    228s] #-check_same_via_cell true               # bool, default=false, user setting
[10/03 14:06:40    228s]  *** Starting Verify DRC (MEM: 2429.1) ***
[10/03 14:06:40    228s] 
[10/03 14:06:40    228s]   VERIFY DRC ...... Starting Verification
[10/03 14:06:40    228s]   VERIFY DRC ...... Initializing
[10/03 14:06:40    228s]   VERIFY DRC ...... Deleting Existing Violations
[10/03 14:06:40    228s]   VERIFY DRC ...... Creating Sub-Areas
[10/03 14:06:40    228s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[10/03 14:06:40    228s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[10/03 14:06:40    228s]   VERIFY DRC ...... Using new threading
[10/03 14:06:41    229s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 59.400 58.320} 1 of 4  Thread : 3
[10/03 14:06:41    229s]  VERIFY DRC ...... Sub-Area: {59.400 0.000 116.660 58.320} 2 of 4  Thread : 3
[10/03 14:06:41    229s]  VERIFY DRC ...... Sub-Area: {0.000 58.320 59.400 114.520} 3 of 4  Thread : 3
[10/03 14:06:41    229s]  VERIFY DRC ...... Thread : 1 finished.
[10/03 14:06:41    229s]  VERIFY DRC ...... Sub-Area: {59.400 58.320 116.660 114.520} 4 of 4  Thread : 3
[10/03 14:06:41    229s]  VERIFY DRC ...... Thread : 3 finished.
[10/03 14:06:41    229s] 
[10/03 14:06:41    229s]   Verification Complete : 0 Viols.
[10/03 14:06:41    229s] 
[10/03 14:06:41    229s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 288.1M) ***
[10/03 14:06:41    229s] 
[10/03 14:06:41    229s] <CMD> setLayerPreference node_net -isVisible 1
[10/03 14:06:41    229s] <CMD> saveDesign route
[10/03 14:06:41    229s] #% Begin save design ... (date=10/03 14:06:41, mem=1683.0M)
[10/03 14:06:41    229s] % Begin Save ccopt configuration ... (date=10/03 14:06:41, mem=1683.0M)
[10/03 14:06:42    229s] % End Save ccopt configuration ... (date=10/03 14:06:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1683.3M, current mem=1683.3M)
[10/03 14:06:42    230s] % Begin Save netlist data ... (date=10/03 14:06:42, mem=1683.3M)
[10/03 14:06:42    230s] Writing Binary DB to route.dat.tmp/vbin/top.v.bin in multi-threaded mode...
[10/03 14:06:42    230s] % End Save netlist data ... (date=10/03 14:06:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1683.3M, current mem=1683.2M)
[10/03 14:06:42    230s] Saving symbol-table file in separate thread ...
[10/03 14:06:42    230s] Saving congestion map file in separate thread ...
[10/03 14:06:42    230s] Saving congestion map file route.dat.tmp/top.route.congmap.gz ...
[10/03 14:06:42    230s] % Begin Save AAE data ... (date=10/03 14:06:42, mem=1683.6M)
[10/03 14:06:42    230s] Saving AAE Data ...
[10/03 14:06:42    230s] % End Save AAE data ... (date=10/03 14:06:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1683.6M, current mem=1683.6M)
[10/03 14:06:42    230s] Saving preference file route.dat.tmp/gui.pref.tcl ...
[10/03 14:06:42    230s] Saving mode setting ...
[10/03 14:06:42    230s] Saving global file ...
[10/03 14:06:42    230s] Saving Drc markers ...
[10/03 14:06:42    230s] ... No Drc file written since there is no markers found.
[10/03 14:06:42    230s] Saving special route data file in separate thread ...
[10/03 14:06:42    230s] Saving PG file in separate thread ...
[10/03 14:06:42    230s] Saving placement file in separate thread ...
[10/03 14:06:42    230s] Saving route file in separate thread ...
[10/03 14:06:42    230s] Saving property file in separate thread ...
[10/03 14:06:42    230s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/03 14:06:42    230s] Saving PG file route.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:06:42 2023)
[10/03 14:06:42    230s] Saving property file route.dat.tmp/top.prop
[10/03 14:06:42    230s] Save Adaptive View Pruning View Names to Binary file
[10/03 14:06:42    230s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2547.8M) ***
[10/03 14:06:42    230s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2547.8M) ***
[10/03 14:06:42    230s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2547.8M) ***
[10/03 14:06:43    230s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2547.8M) ***
[10/03 14:06:43    230s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] #Saving pin access data to file route.dat.tmp/top.apa ...
[10/03 14:06:43    230s] #
[10/03 14:06:43    230s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:43    230s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:44    230s] % Begin Save power constraints data ... (date=10/03 14:06:44, mem=1684.9M)
[10/03 14:06:44    230s] % End Save power constraints data ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1684.9M, current mem=1684.9M)
[10/03 14:06:44    230s] Generated self-contained design route.dat.tmp
[10/03 14:06:44    230s] #% End save design ... (date=10/03 14:06:44, total cpu=0:00:00.8, real=0:00:03.0, peak res=1685.4M, current mem=1685.4M)
[10/03 14:06:44    230s] *** Message Summary: 0 warning(s), 0 error(s)
[10/03 14:06:44    230s] 
[10/03 14:06:44    230s] <CMD> getFillerMode -quiet
[10/03 14:06:44    230s] <CMD> addFiller -cell {FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32} -prefix FILL
[10/03 14:06:44    230s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/03 14:06:44    230s] Type 'man IMPSP-5217' for more detail.
[10/03 14:06:44    230s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2492.8M, EPOCH TIME: 1696313204.430517
[10/03 14:06:44    230s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2492.8M, EPOCH TIME: 1696313204.430789
[10/03 14:06:44    230s] z: 2, totalTracks: 1
[10/03 14:06:44    230s] z: 4, totalTracks: 1
[10/03 14:06:44    230s] z: 6, totalTracks: 1
[10/03 14:06:44    230s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:06:44    230s] All LLGs are deleted
[10/03 14:06:44    230s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2492.8M, EPOCH TIME: 1696313204.435775
[10/03 14:06:44    230s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2492.8M, EPOCH TIME: 1696313204.435888
[10/03 14:06:44    230s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2492.8M, EPOCH TIME: 1696313204.437415
[10/03 14:06:44    230s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2620.8M, EPOCH TIME: 1696313204.441522
[10/03 14:06:44    230s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:06:44    230s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2620.8M, EPOCH TIME: 1696313204.444698
[10/03 14:06:44    230s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.100, REAL:0.021, MEM:2620.8M, EPOCH TIME: 1696313204.466020
[10/03 14:06:44    230s] SiteArray: non-trimmed site array dimensions = 76 x 570
[10/03 14:06:44    230s] SiteArray: use 233,472 bytes
[10/03 14:06:44    230s] SiteArray: current memory after site array memory allocation 2620.8M
[10/03 14:06:44    230s] SiteArray: FP blocked sites are writable
[10/03 14:06:44    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:06:44    230s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2588.8M, EPOCH TIME: 1696313204.470133
[10/03 14:06:44    231s] Process 134532 wires and vias for routing blockage analysis
[10/03 14:06:44    231s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.120, REAL:0.024, MEM:2620.8M, EPOCH TIME: 1696313204.493809
[10/03 14:06:44    231s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.230, REAL:0.053, MEM:2620.8M, EPOCH TIME: 1696313204.494213
[10/03 14:06:44    231s] 
[10/03 14:06:44    231s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:06:44    231s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.240, REAL:0.059, MEM:2492.8M, EPOCH TIME: 1696313204.495967
[10/03 14:06:44    231s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2492.8M, EPOCH TIME: 1696313204.496037
[10/03 14:06:44    231s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2492.8M, EPOCH TIME: 1696313204.498508
[10/03 14:06:44    231s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2492.8MB).
[10/03 14:06:44    231s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.069, MEM:2492.8M, EPOCH TIME: 1696313204.499307
[10/03 14:06:44    231s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2492.8M, EPOCH TIME: 1696313204.499354
[10/03 14:06:44    231s]   Signal wire search tree: 136438 elements. (cpu=0:00:00.0, mem=0.0M)
[10/03 14:06:44    231s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.040, REAL:0.041, MEM:2492.8M, EPOCH TIME: 1696313204.540449
[10/03 14:06:44    231s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2492.8M, EPOCH TIME: 1696313204.550562
[10/03 14:06:44    231s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2492.8M, EPOCH TIME: 1696313204.550640
[10/03 14:06:44    231s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2492.8M, EPOCH TIME: 1696313204.550772
[10/03 14:06:44    231s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2492.8M, EPOCH TIME: 1696313204.550879
[10/03 14:06:44    231s] AddFiller init all instances time CPU:0.000, REAL:0.001
[10/03 14:06:44    231s] AddFiller main function time CPU:0.227, REAL:0.237
[10/03 14:06:44    231s] Filler instance commit time CPU:0.042, REAL:0.042
[10/03 14:06:44    231s] *INFO: Adding fillers to top-module.
[10/03 14:06:44    231s] *INFO:   Added 6 filler insts (cell FILLCELL_X32 / prefix FILL).
[10/03 14:06:44    231s] *INFO:   Added 22 filler insts (cell FILLCELL_X16 / prefix FILL).
[10/03 14:06:44    231s] *INFO:   Added 78 filler insts (cell FILLCELL_X8 / prefix FILL).
[10/03 14:06:44    231s] *INFO:   Added 447 filler insts (cell FILLCELL_X4 / prefix FILL).
[10/03 14:06:44    231s] *INFO:   Added 5881 filler insts (cell FILLCELL_X1 / prefix FILL).
[10/03 14:06:44    231s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[10/03 14:06:44    231s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.240, REAL:0.238, MEM:2492.8M, EPOCH TIME: 1696313204.789328
[10/03 14:06:44    231s] *INFO: Total 6434 filler insts added - prefix FILL (CPU: 0:00:00.5).
[10/03 14:06:44    231s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.240, REAL:0.239, MEM:2492.8M, EPOCH TIME: 1696313204.789480
[10/03 14:06:44    231s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2492.8M, EPOCH TIME: 1696313204.789566
[10/03 14:06:44    231s] For 6434 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[10/03 14:06:44    231s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.005, MEM:2492.8M, EPOCH TIME: 1696313204.794249
[10/03 14:06:44    231s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.240, REAL:0.244, MEM:2492.8M, EPOCH TIME: 1696313204.794355
[10/03 14:06:44    231s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.240, REAL:0.244, MEM:2492.8M, EPOCH TIME: 1696313204.794437
[10/03 14:06:44    231s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2492.8M, EPOCH TIME: 1696313204.794771
[10/03 14:06:44    231s] All LLGs are deleted
[10/03 14:06:44    231s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2492.8M, EPOCH TIME: 1696313204.805996
[10/03 14:06:44    231s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.005, MEM:2492.8M, EPOCH TIME: 1696313204.811210
[10/03 14:06:44    231s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.017, MEM:2492.8M, EPOCH TIME: 1696313204.812011
[10/03 14:06:44    231s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.590, REAL:0.382, MEM:2492.8M, EPOCH TIME: 1696313204.812082
[10/03 14:06:44    231s] <CMD> saveDesign post_route
[10/03 14:06:44    231s] #% Begin save design ... (date=10/03 14:06:44, mem=1687.1M)
[10/03 14:06:44    231s] % Begin Save ccopt configuration ... (date=10/03 14:06:44, mem=1687.1M)
[10/03 14:06:44    231s] % End Save ccopt configuration ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1687.4M, current mem=1687.4M)
[10/03 14:06:44    231s] % Begin Save netlist data ... (date=10/03 14:06:44, mem=1687.4M)
[10/03 14:06:44    231s] Writing Binary DB to post_route.dat.tmp/vbin/top.v.bin in multi-threaded mode...
[10/03 14:06:44    231s] % End Save netlist data ... (date=10/03 14:06:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1688.0M, current mem=1688.0M)
[10/03 14:06:44    231s] Saving symbol-table file in separate thread ...
[10/03 14:06:44    231s] Saving congestion map file in separate thread ...
[10/03 14:06:44    231s] Saving congestion map file post_route.dat.tmp/top.route.congmap.gz ...
[10/03 14:06:44    231s] % Begin Save AAE data ... (date=10/03 14:06:44, mem=1688.1M)
[10/03 14:06:44    231s] Saving AAE Data ...
[10/03 14:06:45    231s] % End Save AAE data ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1688.1M, current mem=1688.1M)
[10/03 14:06:45    231s] Saving preference file post_route.dat.tmp/gui.pref.tcl ...
[10/03 14:06:45    231s] Saving mode setting ...
[10/03 14:06:45    231s] Saving global file ...
[10/03 14:06:45    231s] Saving Drc markers ...
[10/03 14:06:45    231s] ... No Drc file written since there is no markers found.
[10/03 14:06:45    231s] Saving special route data file in separate thread ...
[10/03 14:06:45    231s] Saving PG file in separate thread ...
[10/03 14:06:45    231s] Saving placement file in separate thread ...
[10/03 14:06:45    231s] Saving route file in separate thread ...
[10/03 14:06:45    231s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/03 14:06:45    231s] Saving PG file post_route.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:06:45 2023)
[10/03 14:06:45    231s] Saving property file post_route.dat.tmp/top.prop
[10/03 14:06:45    231s] Save Adaptive View Pruning View Names to Binary file
[10/03 14:06:45    231s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2547.4M) ***
[10/03 14:06:45    231s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2547.4M) ***
[10/03 14:06:45    231s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:45    231s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2547.4M) ***
[10/03 14:06:45    231s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:45    231s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:46    231s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2547.4M) ***
[10/03 14:06:46    231s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:06:46    231s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/03 14:06:46    231s] #Saving pin access data to file post_route.dat.tmp/top.apa ...
[10/03 14:06:46    231s] #
[10/03 14:06:46    231s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:06:46    231s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/03 14:06:46    231s] % Begin Save power constraints data ... (date=10/03 14:06:46, mem=1688.4M)
[10/03 14:06:46    231s] % End Save power constraints data ... (date=10/03 14:06:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1688.4M, current mem=1688.4M)
[10/03 14:06:47    232s] Generated self-contained design post_route.dat.tmp
[10/03 14:06:47    232s] #% End save design ... (date=10/03 14:06:47, total cpu=0:00:00.8, real=0:00:03.0, peak res=1688.8M, current mem=1688.8M)
[10/03 14:06:47    232s] *** Message Summary: 0 warning(s), 0 error(s)
[10/03 14:06:47    232s] 
[10/03 14:06:47    232s] <CMD> report_timing > timing.rpt
[10/03 14:06:47    232s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:06:47    232s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:06:47    232s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:06:47    232s] #################################################################################
[10/03 14:06:47    232s] # Design Stage: PostRoute
[10/03 14:06:47    232s] # Design Name: top
[10/03 14:06:47    232s] # Design Mode: 45nm
[10/03 14:06:47    232s] # Analysis Mode: MMMC OCV 
[10/03 14:06:47    232s] # Parasitics Mode: No SPEF/RCDB 
[10/03 14:06:47    232s] # Signoff Settings: SI On 
[10/03 14:06:47    232s] #################################################################################
[10/03 14:06:47    232s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:06:47    232s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:06:47    232s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:06:47    232s] RC Extraction called in multi-corner(1) mode.
[10/03 14:06:47    232s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:06:47    232s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:06:47    232s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:06:47    232s] * Layer Id             : 1 - M1
[10/03 14:06:47    232s]       Thickness        : 0.13
[10/03 14:06:47    232s]       Min Width        : 0.07
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] * Layer Id             : 2 - M2
[10/03 14:06:47    232s]       Thickness        : 0.14
[10/03 14:06:47    232s]       Min Width        : 0.07
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] * Layer Id             : 3 - M3
[10/03 14:06:47    232s]       Thickness        : 0.14
[10/03 14:06:47    232s]       Min Width        : 0.07
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] * Layer Id             : 4 - M4
[10/03 14:06:47    232s]       Thickness        : 0.28
[10/03 14:06:47    232s]       Min Width        : 0.14
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] * Layer Id             : 5 - M5
[10/03 14:06:47    232s]       Thickness        : 0.28
[10/03 14:06:47    232s]       Min Width        : 0.14
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] * Layer Id             : 6 - M6
[10/03 14:06:47    232s]       Thickness        : 0.28
[10/03 14:06:47    232s]       Min Width        : 0.14
[10/03 14:06:47    232s]       Layer Dielectric : 4.1
[10/03 14:06:47    232s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:06:47    232s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:06:47    232s]       RC Corner Indexes            0   
[10/03 14:06:47    232s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:06:47    232s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:06:47    232s] Resistance Scaling Factor    : 1.00000 
[10/03 14:06:47    232s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:06:47    232s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:06:47    232s] Shrink Factor                : 1.00000
[10/03 14:06:47    232s] 
[10/03 14:06:47    232s] Trim Metal Layers:
[10/03 14:06:47    232s] LayerId::1 widthSet size::1
[10/03 14:06:47    232s] LayerId::2 widthSet size::1
[10/03 14:06:47    232s] LayerId::3 widthSet size::1
[10/03 14:06:47    232s] LayerId::4 widthSet size::1
[10/03 14:06:47    232s] LayerId::5 widthSet size::1
[10/03 14:06:47    232s] LayerId::6 widthSet size::1
[10/03 14:06:47    232s] eee: pegSigSF::1.070000
[10/03 14:06:47    232s] Initializing multi-corner resistance tables ...
[10/03 14:06:47    232s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:06:47    232s] eee: l::2 avDens::0.346582 usedTrk::2068.545679 availTrk::5968.421053 sigTrk::2068.545679
[10/03 14:06:47    232s] eee: l::3 avDens::0.340753 usedTrk::2726.024856 availTrk::8000.000000 sigTrk::2726.024856
[10/03 14:06:47    232s] eee: l::4 avDens::0.397419 usedTrk::1569.806711 availTrk::3950.000000 sigTrk::1569.806711
[10/03 14:06:47    232s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:06:47    232s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:06:47    232s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378934 ; uaWl: 1.000000 ; uaWlH: 0.372111 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:47    232s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2491.4M)
[10/03 14:06:47    232s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:06:47    232s] Extracted 10.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 30.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 2527.4M)
[10/03 14:06:47    232s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 2527.4M)
[10/03 14:06:48    233s] Extracted 90.0025% (CPU Time= 0:00:00.6  MEM= 2527.4M)
[10/03 14:06:48    233s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 2531.4M)
[10/03 14:06:48    233s] Number of Extracted Resistors     : 136438
[10/03 14:06:48    233s] Number of Extracted Ground Cap.   : 143626
[10/03 14:06:48    233s] Number of Extracted Coupling Cap. : 269076
[10/03 14:06:48    233s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2515.363M)
[10/03 14:06:48    233s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:06:48    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2515.4M)
[10/03 14:06:48    233s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:06:48    233s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 2515.363M)
[10/03 14:06:48    233s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2515.363M)
[10/03 14:06:48    233s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2515.363M)
[10/03 14:06:48    233s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:06:49    233s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 2515.363M)
[10/03 14:06:49    233s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2515.363M)
[10/03 14:06:49    233s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 2515.363M)
[10/03 14:06:49    234s] Topological Sorting (REAL = 0:00:00.0, MEM = 2548.5M, InitMEM = 2548.5M)
[10/03 14:06:49    234s] Setting infinite Tws ...
[10/03 14:06:49    234s] First Iteration Infinite Tw... 
[10/03 14:06:49    234s] Calculate early delays in OCV mode...
[10/03 14:06:49    234s] Calculate late delays in OCV mode...
[10/03 14:06:49    234s] Start delay calculation (fullDC) (8 T). (MEM=2548.48)
[10/03 14:06:49    234s] 
[10/03 14:06:49    234s] Trim Metal Layers:
[10/03 14:06:49    234s] LayerId::1 widthSet size::1
[10/03 14:06:49    234s] LayerId::2 widthSet size::1
[10/03 14:06:49    234s] LayerId::3 widthSet size::1
[10/03 14:06:49    234s] LayerId::4 widthSet size::1
[10/03 14:06:49    234s] LayerId::5 widthSet size::1
[10/03 14:06:49    234s] LayerId::6 widthSet size::1
[10/03 14:06:49    234s] eee: pegSigSF::1.070000
[10/03 14:06:49    234s] Initializing multi-corner resistance tables ...
[10/03 14:06:49    234s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:06:49    234s] eee: l::2 avDens::0.346582 usedTrk::2068.545679 availTrk::5968.421053 sigTrk::2068.545679
[10/03 14:06:49    234s] eee: l::3 avDens::0.340753 usedTrk::2726.024856 availTrk::8000.000000 sigTrk::2726.024856
[10/03 14:06:49    234s] eee: l::4 avDens::0.397419 usedTrk::1569.806711 availTrk::3950.000000 sigTrk::1569.806711
[10/03 14:06:49    234s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:06:49    234s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:06:49    234s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378934 ; uaWl: 1.000000 ; uaWlH: 0.372111 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:06:49    234s] End AAE Lib Interpolated Model. (MEM=2560.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:49    234s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 2560.090M)
[10/03 14:06:49    234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2562.1M)
[10/03 14:06:50    237s] Total number of fetched objects 7470
[10/03 14:06:50    237s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:06:50    237s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:06:50    237s] End delay calculation. (MEM=2880.53 CPU=0:00:03.1 REAL=0:00:01.0)
[10/03 14:06:50    237s] End delay calculation (fullDC). (MEM=2880.53 CPU=0:00:03.4 REAL=0:00:01.0)
[10/03 14:06:50    237s] *** CDM Built up (cpu=0:00:05.4  real=0:00:03.0  mem= 2880.5M) ***
[10/03 14:06:50    238s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2880.5M)
[10/03 14:06:50    238s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:06:50    238s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2880.5M)
[10/03 14:06:50    238s] Starting SI iteration 2
[10/03 14:06:50    238s] Calculate early delays in OCV mode...
[10/03 14:06:50    238s] Calculate late delays in OCV mode...
[10/03 14:06:50    238s] Start delay calculation (fullDC) (8 T). (MEM=2548.64)
[10/03 14:06:50    238s] End AAE Lib Interpolated Model. (MEM=2548.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:06:50    239s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:06:50    239s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:06:50    239s] Total number of fetched objects 7470
[10/03 14:06:50    239s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:06:50    239s] End delay calculation. (MEM=2903.13 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:06:50    239s] End delay calculation (fullDC). (MEM=2903.13 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:06:50    239s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 2903.1M) ***
[10/03 14:06:50    239s] <CMD> summaryReport -noHtml -outfile summary.rpt
[10/03 14:06:50    239s] Start to collect the design information.
[10/03 14:06:50    239s] Build netlist information for Cell top.
[10/03 14:06:50    239s] Finished collecting the design information.
[10/03 14:06:50    239s] Generating standard cells used in the design report.
[10/03 14:06:50    239s] Analyze library ... 
[10/03 14:06:50    239s] Analyze netlist ... 
[10/03 14:06:50    239s] Generate no-driven nets information report.
[10/03 14:06:50    239s] Analyze timing ... 
[10/03 14:06:50    239s] Analyze floorplan/placement ... 
[10/03 14:06:50    239s] All LLGs are deleted
[10/03 14:06:50    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2901.1M, EPOCH TIME: 1696313210.788037
[10/03 14:06:50    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2901.1M, EPOCH TIME: 1696313210.788166
[10/03 14:06:50    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2901.1M, EPOCH TIME: 1696313210.792507
[10/03 14:06:50    239s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3029.2M, EPOCH TIME: 1696313210.796204
[10/03 14:06:50    239s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3029.2M, EPOCH TIME: 1696313210.799596
[10/03 14:06:50    239s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:3061.2M, EPOCH TIME: 1696313210.804577
[10/03 14:06:50    239s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3029.2M, EPOCH TIME: 1696313210.808352
[10/03 14:06:50    239s] Process 1110 wires and vias for routing blockage analysis
[10/03 14:06:50    239s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:3061.2M, EPOCH TIME: 1696313210.812531
[10/03 14:06:50    239s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:3061.2M, EPOCH TIME: 1696313210.813085
[10/03 14:06:50    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:2933.1M, EPOCH TIME: 1696313210.815526
[10/03 14:06:50    239s] All LLGs are deleted
[10/03 14:06:50    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2933.1M, EPOCH TIME: 1696313210.818231
[10/03 14:06:50    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2933.1M, EPOCH TIME: 1696313210.819070
[10/03 14:06:50    239s] Analysis Routing ...
[10/03 14:06:50    239s] Report saved in file summary.rpt
[10/03 14:06:50    239s] <CMD> verify_drc > drc.rpt
[10/03 14:06:50    239s] #-check_same_via_cell true               # bool, default=false, user setting
[10/03 14:06:50    239s]  *** Starting Verify DRC (MEM: 2933.1) ***
[10/03 14:06:50    239s] 
[10/03 14:06:50    239s]   VERIFY DRC ...... Starting Verification
[10/03 14:06:50    239s]   VERIFY DRC ...... Initializing
[10/03 14:06:50    239s]   VERIFY DRC ...... Deleting Existing Violations
[10/03 14:06:50    239s]   VERIFY DRC ...... Creating Sub-Areas
[10/03 14:06:50    239s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[10/03 14:06:50    239s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[10/03 14:06:50    239s]   VERIFY DRC ...... Using new threading
[10/03 14:06:51    239s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 59.400 58.320} 1 of 4  Thread : 1
[10/03 14:06:51    240s]  VERIFY DRC ...... Sub-Area: {59.400 0.000 116.660 58.320} 2 of 4  Thread : 1
[10/03 14:06:51    240s]  VERIFY DRC ...... Sub-Area: {0.000 58.320 59.400 114.520} 3 of 4  Thread : 1
[10/03 14:06:51    240s]  VERIFY DRC ...... Thread : 3 finished.
[10/03 14:06:51    240s]  VERIFY DRC ...... Sub-Area: {59.400 58.320 116.660 114.520} 4 of 4  Thread : 1
[10/03 14:06:51    240s]  VERIFY DRC ...... Thread : 1 finished.
[10/03 14:06:51    240s] 
[10/03 14:06:51    240s]   Verification Complete : 0 Viols.
[10/03 14:06:51    240s] 
[10/03 14:06:51    240s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[10/03 14:06:51    240s] 
[10/03 14:06:51    240s] <CMD> zoomBox 17.68350 1.24700 141.02700 110.93150
[10/03 14:06:51    240s] <CMD> zoomOut
[10/03 14:06:51    240s] <CMD> zoomIn
[10/03 14:06:51    240s] <CMD> gui_select -rect {65.42050 58.08950 91.08250 58.08950}
[10/03 14:06:51    240s] <CMD> zoomOut
[10/03 14:06:51    240s] <CMD> zoomIn
[10/03 14:06:51    240s] <CMD> zoomBox 78.31600 52.20900 133.04450 100.87700
[10/03 14:06:51    240s] <CMD> gui_select -rect {126.67800 92.91850 134.08500 86.00100}
[10/03 14:06:51    240s] <CMD> gui_select -rect {126.49450 89.61300 135.86050 84.40950}
[10/03 14:06:51    240s] <CMD> gui_select -rect {137.73650 73.04850 138.08650 73.05600}
[10/03 14:06:51    240s] <CMD> zoomBox 136.70000 71.92900 139.05300 73.15950
[10/03 14:06:51    240s] <CMD> fit
[10/03 14:07:39    246s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:07:43    247s] <CMD> optDesign -postRoute
[10/03 14:07:43    247s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2038.7M, totSessionCpu=0:04:08 **
[10/03 14:07:43    247s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:07:43    247s] GigaOpt running with 8 threads.
[10/03 14:07:43    247s] **INFO: User settings:
[10/03 14:07:43    247s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:07:43    247s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:07:43    247s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:07:43    247s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:07:43    247s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:07:43    247s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:07:43    247s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:07:43    247s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:07:43    247s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:07:43    247s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:07:43    247s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:07:43    247s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:07:43    247s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:07:43    247s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:07:43    247s] setDesignMode -process                                          45
[10/03 14:07:43    247s] setExtractRCMode -basic                                         true
[10/03 14:07:43    247s] setExtractRCMode -coupled                                       true
[10/03 14:07:43    247s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:07:43    247s] setExtractRCMode -engine                                        postRoute
[10/03 14:07:43    247s] setExtractRCMode -extended                                      false
[10/03 14:07:43    247s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:07:43    247s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:07:43    247s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:07:43    247s] setExtractRCMode -total_c_th                                    5
[10/03 14:07:43    247s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:07:43    247s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:07:43    247s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:07:43    247s] setDelayCalMode -engine                                         aae
[10/03 14:07:43    247s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:07:43    247s] setDelayCalMode -SIAware                                        true
[10/03 14:07:43    247s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:07:43    247s] setOptMode -activeHoldViews                                     { generic_view }
[10/03 14:07:43    247s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:07:43    247s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:07:43    247s] setOptMode -deleteInst                                          true
[10/03 14:07:43    247s] setOptMode -drcMargin                                           0
[10/03 14:07:43    247s] setOptMode -setupTargetSlack                                    0
[10/03 14:07:43    247s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:07:43    247s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:07:43    247s] setPlaceMode -place_detail_check_route                          false
[10/03 14:07:43    247s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:07:43    247s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:07:43    247s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:07:43    247s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:07:43    247s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:07:43    247s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:07:43    247s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:07:43    247s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:07:43    247s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:07:43    247s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:07:43    247s] setPlaceMode -powerDriven                                       false
[10/03 14:07:43    247s] setPlaceMode -timingDriven                                      true
[10/03 14:07:43    247s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:07:43    247s] setAnalysisMode -checkType                                      setup
[10/03 14:07:43    247s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:07:43    247s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:07:43    247s] setAnalysisMode -virtualIPO                                     false
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:07:43    247s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:07:43    247s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:07:43    247s] Summary for sequential cells identification: 
[10/03 14:07:43    247s]   Identified SBFF number: 16
[10/03 14:07:43    247s]   Identified MBFF number: 0
[10/03 14:07:43    247s]   Identified SB Latch number: 0
[10/03 14:07:43    247s]   Identified MB Latch number: 0
[10/03 14:07:43    247s]   Not identified SBFF number: 0
[10/03 14:07:43    247s]   Not identified MBFF number: 0
[10/03 14:07:43    247s]   Not identified SB Latch number: 0
[10/03 14:07:43    247s]   Not identified MB Latch number: 0
[10/03 14:07:43    247s]   Number of sequential cells which are not FFs: 13
[10/03 14:07:43    247s]  Visiting view : generic_view
[10/03 14:07:43    247s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:43    247s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:43    247s]  Visiting view : generic_view
[10/03 14:07:43    247s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:43    247s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:43    247s] TLC MultiMap info (StdDelay):
[10/03 14:07:43    247s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:07:43    247s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:07:43    247s]  Setting StdDelay to: 33.1ps
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:07:43    247s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:07:43    247s] *** optDesign #2 [begin] : totSession cpu/real = 0:04:07.6/0:03:39.1 (1.1), mem = 3268.4M
[10/03 14:07:43    247s] *** InitOpt #2 [begin] : totSession cpu/real = 0:04:07.6/0:03:39.1 (1.1), mem = 3268.4M
[10/03 14:07:43    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:3268.4M, EPOCH TIME: 1696313263.545077
[10/03 14:07:43    247s] z: 2, totalTracks: 1
[10/03 14:07:43    247s] z: 4, totalTracks: 1
[10/03 14:07:43    247s] z: 6, totalTracks: 1
[10/03 14:07:43    247s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:43    247s] All LLGs are deleted
[10/03 14:07:43    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3268.4M, EPOCH TIME: 1696313263.549995
[10/03 14:07:43    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3268.4M, EPOCH TIME: 1696313263.550105
[10/03 14:07:43    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3268.4M, EPOCH TIME: 1696313263.552614
[10/03 14:07:43    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3396.5M, EPOCH TIME: 1696313263.556050
[10/03 14:07:43    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:07:43    247s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3396.5M, EPOCH TIME: 1696313263.559132
[10/03 14:07:43    247s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:3428.5M, EPOCH TIME: 1696313263.564260
[10/03 14:07:43    247s] Fast DP-INIT is on for default
[10/03 14:07:43    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:07:43    247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3428.5M, EPOCH TIME: 1696313263.565770
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:43    247s] OPERPROF:     Starting CMU at level 3, MEM:3428.5M, EPOCH TIME: 1696313263.567277
[10/03 14:07:43    247s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3428.5M, EPOCH TIME: 1696313263.571637
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:07:43    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:3300.4M, EPOCH TIME: 1696313263.573395
[10/03 14:07:43    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3300.4M, EPOCH TIME: 1696313263.573463
[10/03 14:07:43    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3300.4M, EPOCH TIME: 1696313263.575887
[10/03 14:07:43    247s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3300.4MB).
[10/03 14:07:43    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.034, MEM:3300.4M, EPOCH TIME: 1696313263.578961
[10/03 14:07:43    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3300.4M, EPOCH TIME: 1696313263.579018
[10/03 14:07:43    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.016, MEM:3298.5M, EPOCH TIME: 1696313263.594674
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] Creating Lib Analyzer ...
[10/03 14:07:43    247s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:07:43    247s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:07:43    247s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:07:43    247s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:07:43    247s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:07:43    247s] 
[10/03 14:07:43    247s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:07:43    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=3304.5M
[10/03 14:07:43    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=3304.5M
[10/03 14:07:43    247s] Creating Lib Analyzer, finished. 
[10/03 14:07:43    247s] Effort level <high> specified for reg2reg path_group
[10/03 14:07:44    248s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2054.3M, totSessionCpu=0:04:09 **
[10/03 14:07:44    248s] Existing Dirty Nets : 0
[10/03 14:07:44    248s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:07:44    248s] #Taking db snapshot
[10/03 14:07:44    248s] #Taking db snapshot ... done
[10/03 14:07:44    248s] OPERPROF: Starting checkPlace at level 1, MEM:3242.4M, EPOCH TIME: 1696313264.156535
[10/03 14:07:44    248s] z: 2, totalTracks: 1
[10/03 14:07:44    248s] z: 4, totalTracks: 1
[10/03 14:07:44    248s] z: 6, totalTracks: 1
[10/03 14:07:44    248s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:44    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3242.4M, EPOCH TIME: 1696313264.161837
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:44    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:3242.4M, EPOCH TIME: 1696313264.172248
[10/03 14:07:44    248s] Begin checking placement ... (start mem=3242.4M, init mem=3242.4M)
[10/03 14:07:44    248s] Begin checking exclusive groups violation ...
[10/03 14:07:44    248s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:07:44    248s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] Running CheckPlace using 8 threads!...
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] ...checkPlace MT is done!
[10/03 14:07:44    248s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3242.4M, EPOCH TIME: 1696313264.221876
[10/03 14:07:44    248s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:3242.4M, EPOCH TIME: 1696313264.229198
[10/03 14:07:44    248s] *info: Placed = 13248         
[10/03 14:07:44    248s] *info: Unplaced = 0           
[10/03 14:07:44    248s] Placement Density:100.00%(11523/11523)
[10/03 14:07:44    248s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:07:44    248s] All LLGs are deleted
[10/03 14:07:44    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3242.4M, EPOCH TIME: 1696313264.231166
[10/03 14:07:44    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:3242.4M, EPOCH TIME: 1696313264.234692
[10/03 14:07:44    248s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3242.4M)
[10/03 14:07:44    248s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.079, MEM:3242.4M, EPOCH TIME: 1696313264.235184
[10/03 14:07:44    248s]  Initial DC engine is -> aae
[10/03 14:07:44    248s]  
[10/03 14:07:44    248s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:07:44    248s]  
[10/03 14:07:44    248s]  
[10/03 14:07:44    248s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:07:44    248s]  
[10/03 14:07:44    248s] Reset EOS DB
[10/03 14:07:44    248s] Ignoring AAE DB Resetting ...
[10/03 14:07:44    248s]  Set Options for AAE Based Opt flow 
[10/03 14:07:44    248s] *** optDesign -postRoute ***
[10/03 14:07:44    248s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:07:44    248s] Setup Target Slack: user slack 0
[10/03 14:07:44    248s] Hold Target Slack: user slack 0
[10/03 14:07:44    248s] All LLGs are deleted
[10/03 14:07:44    248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3242.4M, EPOCH TIME: 1696313264.245427
[10/03 14:07:44    248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3242.4M, EPOCH TIME: 1696313264.245523
[10/03 14:07:44    248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3242.4M, EPOCH TIME: 1696313264.247807
[10/03 14:07:44    248s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3338.5M, EPOCH TIME: 1696313264.250366
[10/03 14:07:44    248s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3338.5M, EPOCH TIME: 1696313264.253426
[10/03 14:07:44    248s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:3370.5M, EPOCH TIME: 1696313264.258422
[10/03 14:07:44    248s] Fast DP-INIT is on for default
[10/03 14:07:44    248s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:3370.5M, EPOCH TIME: 1696313264.259869
[10/03 14:07:44    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3242.4M, EPOCH TIME: 1696313264.262991
[10/03 14:07:44    248s] Multi-VT timing optimization disabled based on library information.
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:07:44    248s] Deleting Lib Analyzer.
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Deleting Cell Server End ...
[10/03 14:07:44    248s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:07:44    248s] Summary for sequential cells identification: 
[10/03 14:07:44    248s]   Identified SBFF number: 16
[10/03 14:07:44    248s]   Identified MBFF number: 0
[10/03 14:07:44    248s]   Identified SB Latch number: 0
[10/03 14:07:44    248s]   Identified MB Latch number: 0
[10/03 14:07:44    248s]   Not identified SBFF number: 0
[10/03 14:07:44    248s]   Not identified MBFF number: 0
[10/03 14:07:44    248s]   Not identified SB Latch number: 0
[10/03 14:07:44    248s]   Not identified MB Latch number: 0
[10/03 14:07:44    248s]   Number of sequential cells which are not FFs: 13
[10/03 14:07:44    248s]  Visiting view : generic_view
[10/03 14:07:44    248s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:44    248s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:44    248s]  Visiting view : generic_view
[10/03 14:07:44    248s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:44    248s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:44    248s] TLC MultiMap info (StdDelay):
[10/03 14:07:44    248s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:07:44    248s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:07:44    248s]  Setting StdDelay to: 33.1ps
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] TimeStamp Deleting Cell Server End ...
[10/03 14:07:44    248s] *** InitOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.8), totSession cpu/real = 0:04:09.0/0:03:39.9 (1.1), mem = 3242.4M
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] =============================================================================================
[10/03 14:07:44    248s]  Step TAT Report for InitOpt #2                                                 21.13-s100_1
[10/03 14:07:44    248s] =============================================================================================
[10/03 14:07:44    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:44    248s] ---------------------------------------------------------------------------------------------
[10/03 14:07:44    248s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:44    248s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.0 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:07:44    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:44    248s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:44    248s] [ CheckPlace             ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:07:44    248s] [ MISC                   ]          0:00:00.5  (  60.8 % )     0:00:00.5 /  0:00:00.9    2.0
[10/03 14:07:44    248s] ---------------------------------------------------------------------------------------------
[10/03 14:07:44    248s]  InitOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.4    1.8
[10/03 14:07:44    248s] ---------------------------------------------------------------------------------------------
[10/03 14:07:44    248s] 
[10/03 14:07:44    248s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:07:44    248s] **INFO: flowCheckPoint #8 InitialSummary
[10/03 14:07:44    248s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3242.434M)
[10/03 14:07:44    248s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:07:44    248s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:07:44    248s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:07:44    248s] RC Extraction called in multi-corner(1) mode.
[10/03 14:07:44    248s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:07:44    248s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:07:44    248s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:07:44    248s] * Layer Id             : 1 - M1
[10/03 14:07:44    248s]       Thickness        : 0.13
[10/03 14:07:44    248s]       Min Width        : 0.07
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] * Layer Id             : 2 - M2
[10/03 14:07:44    248s]       Thickness        : 0.14
[10/03 14:07:44    248s]       Min Width        : 0.07
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] * Layer Id             : 3 - M3
[10/03 14:07:44    248s]       Thickness        : 0.14
[10/03 14:07:44    248s]       Min Width        : 0.07
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] * Layer Id             : 4 - M4
[10/03 14:07:44    248s]       Thickness        : 0.28
[10/03 14:07:44    248s]       Min Width        : 0.14
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] * Layer Id             : 5 - M5
[10/03 14:07:44    248s]       Thickness        : 0.28
[10/03 14:07:44    248s]       Min Width        : 0.14
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] * Layer Id             : 6 - M6
[10/03 14:07:44    248s]       Thickness        : 0.28
[10/03 14:07:44    248s]       Min Width        : 0.14
[10/03 14:07:44    248s]       Layer Dielectric : 4.1
[10/03 14:07:44    248s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:07:44    248s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:07:44    248s]       RC Corner Indexes            0   
[10/03 14:07:44    248s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:07:44    248s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:07:44    248s] Resistance Scaling Factor    : 1.00000 
[10/03 14:07:44    248s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:07:44    248s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:07:44    248s] Shrink Factor                : 1.00000
[10/03 14:07:44    249s] 
[10/03 14:07:44    249s] Trim Metal Layers:
[10/03 14:07:44    249s] LayerId::1 widthSet size::1
[10/03 14:07:44    249s] LayerId::2 widthSet size::1
[10/03 14:07:44    249s] LayerId::3 widthSet size::1
[10/03 14:07:44    249s] LayerId::4 widthSet size::1
[10/03 14:07:44    249s] LayerId::5 widthSet size::1
[10/03 14:07:44    249s] LayerId::6 widthSet size::1
[10/03 14:07:44    249s] eee: pegSigSF::1.070000
[10/03 14:07:44    249s] Initializing multi-corner resistance tables ...
[10/03 14:07:44    249s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:07:44    249s] eee: l::2 avDens::0.346582 usedTrk::2068.545679 availTrk::5968.421053 sigTrk::2068.545679
[10/03 14:07:44    249s] eee: l::3 avDens::0.340753 usedTrk::2726.024856 availTrk::8000.000000 sigTrk::2726.024856
[10/03 14:07:44    249s] eee: l::4 avDens::0.397419 usedTrk::1569.806711 availTrk::3950.000000 sigTrk::1569.806711
[10/03 14:07:44    249s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:07:44    249s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:07:44    249s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378934 ; uaWl: 1.000000 ; uaWlH: 0.372111 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:07:44    249s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3242.4M)
[10/03 14:07:44    249s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:07:44    249s] Extracted 10.0025% (CPU Time= 0:00:00.2  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 30.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3294.5M)
[10/03 14:07:44    249s] Extracted 90.0025% (CPU Time= 0:00:00.6  MEM= 3294.5M)
[10/03 14:07:45    249s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3298.5M)
[10/03 14:07:45    249s] Number of Extracted Resistors     : 136438
[10/03 14:07:45    249s] Number of Extracted Ground Cap.   : 143626
[10/03 14:07:45    249s] Number of Extracted Coupling Cap. : 269076
[10/03 14:07:45    249s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3266.441M)
[10/03 14:07:45    249s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:07:45    249s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3266.4M)
[10/03 14:07:45    249s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:07:45    249s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3266.441M)
[10/03 14:07:45    249s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3266.441M)
[10/03 14:07:45    249s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3266.441M)
[10/03 14:07:45    249s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:07:46    250s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3266.441M)
[10/03 14:07:46    250s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3266.441M)
[10/03 14:07:46    250s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3266.441M)
[10/03 14:07:46    250s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3248.715M)
[10/03 14:07:46    250s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3248.7M)
[10/03 14:07:46    250s] 
[10/03 14:07:46    250s] Trim Metal Layers:
[10/03 14:07:46    250s] LayerId::1 widthSet size::1
[10/03 14:07:46    250s] LayerId::2 widthSet size::1
[10/03 14:07:46    250s] LayerId::3 widthSet size::1
[10/03 14:07:46    250s] LayerId::4 widthSet size::1
[10/03 14:07:46    250s] LayerId::5 widthSet size::1
[10/03 14:07:46    250s] LayerId::6 widthSet size::1
[10/03 14:07:46    250s] eee: pegSigSF::1.070000
[10/03 14:07:46    250s] Initializing multi-corner resistance tables ...
[10/03 14:07:46    250s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:07:46    250s] eee: l::2 avDens::0.346582 usedTrk::2068.545679 availTrk::5968.421053 sigTrk::2068.545679
[10/03 14:07:46    250s] eee: l::3 avDens::0.340753 usedTrk::2726.024856 availTrk::8000.000000 sigTrk::2726.024856
[10/03 14:07:46    250s] eee: l::4 avDens::0.397419 usedTrk::1569.806711 availTrk::3950.000000 sigTrk::1569.806711
[10/03 14:07:46    250s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:07:46    250s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:07:46    250s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378934 ; uaWl: 1.000000 ; uaWlH: 0.372111 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:07:46    250s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:04:10.7/0:03:42.0 (1.1), mem = 3277.3M
[10/03 14:07:46    250s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:07:46    250s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:07:46    251s] Starting delay calculation for Hold views
[10/03 14:07:46    251s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:07:46    251s] #################################################################################
[10/03 14:07:46    251s] # Design Stage: PostRoute
[10/03 14:07:46    251s] # Design Name: top
[10/03 14:07:46    251s] # Design Mode: 45nm
[10/03 14:07:46    251s] # Analysis Mode: MMMC OCV 
[10/03 14:07:46    251s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:07:46    251s] # Signoff Settings: SI Off 
[10/03 14:07:46    251s] #################################################################################
[10/03 14:07:46    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 3275.3M, InitMEM = 3275.3M)
[10/03 14:07:46    251s] Calculate late delays in OCV mode...
[10/03 14:07:46    251s] Calculate early delays in OCV mode...
[10/03 14:07:46    251s] Start delay calculation (fullDC) (8 T). (MEM=3275.33)
[10/03 14:07:46    251s] End AAE Lib Interpolated Model. (MEM=3295.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:47    253s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:07:47    253s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:07:47    253s] Total number of fetched objects 7470
[10/03 14:07:47    253s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:47    253s] End delay calculation. (MEM=3599.89 CPU=0:00:01.6 REAL=0:00:01.0)
[10/03 14:07:47    253s] End delay calculation (fullDC). (MEM=3599.89 CPU=0:00:01.8 REAL=0:00:01.0)
[10/03 14:07:47    253s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3599.9M) ***
[10/03 14:07:47    253s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:13 mem=3599.9M)
[10/03 14:07:47    253s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:04:13 mem=3599.9M ***
[10/03 14:07:47    253s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:07:47    253s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:07:47    254s] Starting delay calculation for Setup views
[10/03 14:07:47    254s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:07:47    254s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:07:47    254s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:07:47    254s] #################################################################################
[10/03 14:07:47    254s] # Design Stage: PostRoute
[10/03 14:07:47    254s] # Design Name: top
[10/03 14:07:47    254s] # Design Mode: 45nm
[10/03 14:07:47    254s] # Analysis Mode: MMMC OCV 
[10/03 14:07:47    254s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:07:47    254s] # Signoff Settings: SI On 
[10/03 14:07:47    254s] #################################################################################
[10/03 14:07:47    254s] Topological Sorting (REAL = 0:00:00.0, MEM = 3610.7M, InitMEM = 3610.7M)
[10/03 14:07:47    254s] Setting infinite Tws ...
[10/03 14:07:47    254s] First Iteration Infinite Tw... 
[10/03 14:07:47    254s] Calculate early delays in OCV mode...
[10/03 14:07:47    254s] Calculate late delays in OCV mode...
[10/03 14:07:47    254s] Start delay calculation (fullDC) (8 T). (MEM=3610.7)
[10/03 14:07:47    254s] End AAE Lib Interpolated Model. (MEM=3622.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:48    257s] Total number of fetched objects 7470
[10/03 14:07:48    257s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:07:48    257s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:07:48    257s] End delay calculation. (MEM=3600.82 CPU=0:00:03.0 REAL=0:00:01.0)
[10/03 14:07:48    257s] End delay calculation (fullDC). (MEM=3600.82 CPU=0:00:03.2 REAL=0:00:01.0)
[10/03 14:07:48    257s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 3600.8M) ***
[10/03 14:07:48    258s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3600.8M)
[10/03 14:07:48    258s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:07:48    258s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3600.8M)
[10/03 14:07:48    258s] 
[10/03 14:07:48    258s] Executing IPO callback for view pruning ..
[10/03 14:07:48    258s] Starting SI iteration 2
[10/03 14:07:48    258s] Calculate early delays in OCV mode...
[10/03 14:07:48    258s] Calculate late delays in OCV mode...
[10/03 14:07:48    258s] Start delay calculation (fullDC) (8 T). (MEM=3271.94)
[10/03 14:07:48    258s] End AAE Lib Interpolated Model. (MEM=3271.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:48    259s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:07:48    259s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:07:48    259s] Total number of fetched objects 7470
[10/03 14:07:48    259s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:07:48    259s] End delay calculation. (MEM=3628.43 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:07:48    259s] End delay calculation (fullDC). (MEM=3628.43 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:07:48    259s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3628.4M) ***
[10/03 14:07:48    259s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:04:20 mem=3626.4M)
[10/03 14:07:48    259s] End AAE Lib Interpolated Model. (MEM=3626.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:48    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3626.4M, EPOCH TIME: 1696313268.945842
[10/03 14:07:48    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3658.4M, EPOCH TIME: 1696313268.957936
[10/03 14:07:49    260s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.788  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:09.4/0:00:02.7 (3.5), totSession cpu/real = 0:04:20.1/0:03:44.7 (1.2), mem = 3657.0M
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] =============================================================================================
[10/03 14:07:49    260s]  Step TAT Report for BuildHoldData #2                                           21.13-s100_1
[10/03 14:07:49    260s] =============================================================================================
[10/03 14:07:49    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:49    260s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    260s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    260s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:07:49    260s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    3.3
[10/03 14:07:49    260s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:07:49    260s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    260s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    260s] [ TimingUpdate           ]      3   0:00:00.2  (   6.0 % )     0:00:02.0 /  0:00:07.8    4.0
[10/03 14:07:49    260s] [ FullDelayCalc          ]      2   0:00:01.8  (  66.8 % )     0:00:01.8 /  0:00:07.2    4.0
[10/03 14:07:49    260s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.2
[10/03 14:07:49    260s] [ MISC                   ]          0:00:00.5  (  20.4 % )     0:00:00.5 /  0:00:01.2    2.2
[10/03 14:07:49    260s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    260s]  BuildHoldData #2 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:09.4    3.5
[10/03 14:07:49    260s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2094.6M, totSessionCpu=0:04:20 **
[10/03 14:07:49    260s] OPTC: m1 20.0 20.0
[10/03 14:07:49    260s] Setting latch borrow mode to budget during optimization.
[10/03 14:07:49    260s] **INFO: flowCheckPoint #9 OptimizationPass1
[10/03 14:07:49    260s] Glitch fixing enabled
[10/03 14:07:49    260s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:07:49    260s] **INFO: Start fixing DRV (Mem = 3287.43M) ...
[10/03 14:07:49    260s] Begin: GigaOpt DRV Optimization
[10/03 14:07:49    260s] Glitch fixing enabled
[10/03 14:07:49    260s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:07:49    260s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:04:20.4/0:03:44.8 (1.2), mem = 3287.4M
[10/03 14:07:49    260s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:07:49    260s] End AAE Lib Interpolated Model. (MEM=3287.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:49    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.3
[10/03 14:07:49    260s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:07:49    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=3287.4M
[10/03 14:07:49    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:3287.4M, EPOCH TIME: 1696313269.176482
[10/03 14:07:49    260s] z: 2, totalTracks: 1
[10/03 14:07:49    260s] z: 4, totalTracks: 1
[10/03 14:07:49    260s] z: 6, totalTracks: 1
[10/03 14:07:49    260s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:49    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3287.4M, EPOCH TIME: 1696313269.182904
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:07:49    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3319.4M, EPOCH TIME: 1696313269.195180
[10/03 14:07:49    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3319.4M, EPOCH TIME: 1696313269.195253
[10/03 14:07:49    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3319.4M, EPOCH TIME: 1696313269.197210
[10/03 14:07:49    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3319.4MB).
[10/03 14:07:49    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:3319.4M, EPOCH TIME: 1696313269.199159
[10/03 14:07:49    260s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:07:49    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:21 mem=3319.4M
[10/03 14:07:49    260s] #optDebug: Start CG creation (mem=3319.4M)
[10/03 14:07:49    260s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:07:49    260s] (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgPrt (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgEgp (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgPbk (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgNrb(cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgObs (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgCon (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s]  ...processing cgPdm (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3430.4M)
[10/03 14:07:49    260s] ### Creating RouteCongInterface, started
[10/03 14:07:49    260s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=3430.4M
[10/03 14:07:49    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=3430.4M
[10/03 14:07:49    260s] ### Creating RouteCongInterface, finished
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] Creating Lib Analyzer ...
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:07:49    260s] Summary for sequential cells identification: 
[10/03 14:07:49    260s]   Identified SBFF number: 16
[10/03 14:07:49    260s]   Identified MBFF number: 0
[10/03 14:07:49    260s]   Identified SB Latch number: 0
[10/03 14:07:49    260s]   Identified MB Latch number: 0
[10/03 14:07:49    260s]   Not identified SBFF number: 0
[10/03 14:07:49    260s]   Not identified MBFF number: 0
[10/03 14:07:49    260s]   Not identified SB Latch number: 0
[10/03 14:07:49    260s]   Not identified MB Latch number: 0
[10/03 14:07:49    260s]   Number of sequential cells which are not FFs: 13
[10/03 14:07:49    260s]  Visiting view : generic_view
[10/03 14:07:49    260s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:49    260s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:49    260s]  Visiting view : generic_view
[10/03 14:07:49    260s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:07:49    260s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:07:49    260s] TLC MultiMap info (StdDelay):
[10/03 14:07:49    260s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:07:49    260s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:07:49    260s]  Setting StdDelay to: 33.1ps
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:07:49    260s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:07:49    260s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:07:49    260s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:07:49    260s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:07:49    260s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:07:49    260s] 
[10/03 14:07:49    260s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:07:49    260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=3430.4M
[10/03 14:07:49    260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=3430.4M
[10/03 14:07:49    260s] Creating Lib Analyzer, finished. 
[10/03 14:07:49    261s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:07:49    261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3771.9M, EPOCH TIME: 1696313269.661760
[10/03 14:07:49    261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3771.9M, EPOCH TIME: 1696313269.661982
[10/03 14:07:49    261s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:07:49    261s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:07:49    261s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:07:49    261s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:07:49    261s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:07:49    261s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:07:49    261s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:07:49    261s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:07:49    261s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:07:49    261s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:07:49    261s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:07:49    261s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:07:49    261s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:07:49    261s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:07:49    261s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  3799.6M|
[10/03 14:07:49    261s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] ###############################################################################
[10/03 14:07:49    261s] #
[10/03 14:07:49    261s] #  Large fanout net report:  
[10/03 14:07:49    261s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:07:49    261s] #     - current density: 100.00
[10/03 14:07:49    261s] #
[10/03 14:07:49    261s] #  List of high fanout nets:
[10/03 14:07:49    261s] #
[10/03 14:07:49    261s] ###############################################################################
[10/03 14:07:49    261s] Bottom Preferred Layer:
[10/03 14:07:49    261s]     None
[10/03 14:07:49    261s] Via Pillar Rule:
[10/03 14:07:49    261s]     None
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] =======================================================================
[10/03 14:07:49    261s]                 Reasons for remaining drv violations
[10/03 14:07:49    261s] =======================================================================
[10/03 14:07:49    261s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] MultiBuffering failure reasons
[10/03 14:07:49    261s] ------------------------------------------------
[10/03 14:07:49    261s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3799.6M) ***
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] Begin: glitch net info
[10/03 14:07:49    261s] glitch slack range: number of glitch nets
[10/03 14:07:49    261s] glitch slack < -0.32 : 0
[10/03 14:07:49    261s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:07:49    261s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:07:49    261s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:07:49    261s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:07:49    261s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:07:49    261s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:07:49    261s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:07:49    261s] -0.04 < glitch slack : 0
[10/03 14:07:49    261s] End: glitch net info
[10/03 14:07:49    261s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104051, Stn-len 0
[10/03 14:07:49    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3590.1M, EPOCH TIME: 1696313269.924417
[10/03 14:07:49    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.016, MEM:3397.9M, EPOCH TIME: 1696313269.940378
[10/03 14:07:49    261s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:07:49    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.3
[10/03 14:07:49    261s] *** DrvOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:04:21.5/0:03:45.5 (1.2), mem = 3397.9M
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] =============================================================================================
[10/03 14:07:49    261s]  Step TAT Report for DrvOpt #2                                                  21.13-s100_1
[10/03 14:07:49    261s] =============================================================================================
[10/03 14:07:49    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:49    261s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    261s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:07:49    261s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:07:49    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:07:49    261s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.5
[10/03 14:07:49    261s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:07:49    261s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:07:49    261s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ OptEval                ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:07:49    261s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    6.2
[10/03 14:07:49    261s] [ DrvComputeSummary      ]      2   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:07:49    261s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:49    261s] [ MISC                   ]          0:00:00.2  (  23.5 % )     0:00:00.2 /  0:00:00.2    1.3
[10/03 14:07:49    261s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    261s]  DrvOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:07:49    261s] ---------------------------------------------------------------------------------------------
[10/03 14:07:49    261s] 
[10/03 14:07:49    261s] drv optimizer changes nothing and skips refinePlace
[10/03 14:07:49    261s] End: GigaOpt DRV Optimization
[10/03 14:07:49    261s] **optDesign ... cpu = 0:00:14, real = 0:00:06, mem = 2167.6M, totSessionCpu=0:04:21 **
[10/03 14:07:49    261s] *info:
[10/03 14:07:49    261s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3397.85M).
[10/03 14:07:49    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3397.9M, EPOCH TIME: 1696313269.949562
[10/03 14:07:49    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:3390.6M, EPOCH TIME: 1696313269.964473
[10/03 14:07:50    261s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3397.9M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.788  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2165.8M, totSessionCpu=0:04:22 **
[10/03 14:07:50    261s]   DRV Snapshot: (REF)
[10/03 14:07:50    261s]          Tran DRV: 1 (1)
[10/03 14:07:50    261s]           Cap DRV: 0 (0)
[10/03 14:07:50    261s]        Fanout DRV: 0 (0)
[10/03 14:07:50    261s]            Glitch: 0 (0)
[10/03 14:07:50    261s] *** Timing NOT met, worst failing slack is -0.017
[10/03 14:07:50    261s] *** Check timing (0:00:00.0)
[10/03 14:07:50    261s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:07:50    261s] Deleting Lib Analyzer.
[10/03 14:07:50    261s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:07:50    261s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:07:50    261s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:07:50    261s] End AAE Lib Interpolated Model. (MEM=3562.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:50    261s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:04:21.9/0:03:45.8 (1.2), mem = 3562.3M
[10/03 14:07:50    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.4
[10/03 14:07:50    261s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:07:50    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=3562.3M
[10/03 14:07:50    261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:07:50    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:3562.3M, EPOCH TIME: 1696313270.150801
[10/03 14:07:50    261s] z: 2, totalTracks: 1
[10/03 14:07:50    261s] z: 4, totalTracks: 1
[10/03 14:07:50    261s] z: 6, totalTracks: 1
[10/03 14:07:50    261s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:50    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3562.3M, EPOCH TIME: 1696313270.157168
[10/03 14:07:50    261s] 
[10/03 14:07:50    261s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:50    261s] 
[10/03 14:07:50    261s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:07:50    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3563.8M, EPOCH TIME: 1696313270.170565
[10/03 14:07:50    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3563.8M, EPOCH TIME: 1696313270.170641
[10/03 14:07:50    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3563.8M, EPOCH TIME: 1696313270.172712
[10/03 14:07:50    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3563.8MB).
[10/03 14:07:50    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:3563.8M, EPOCH TIME: 1696313270.174653
[10/03 14:07:50    262s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:07:50    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=3563.8M
[10/03 14:07:50    262s] ### Creating RouteCongInterface, started
[10/03 14:07:50    262s] ### Creating RouteCongInterface, finished
[10/03 14:07:50    262s] 
[10/03 14:07:50    262s] Creating Lib Analyzer ...
[10/03 14:07:50    262s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:07:50    262s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:07:50    262s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:07:50    262s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:07:50    262s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:07:50    262s] 
[10/03 14:07:50    262s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:07:50    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:22 mem=3563.8M
[10/03 14:07:50    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:22 mem=3563.8M
[10/03 14:07:50    262s] Creating Lib Analyzer, finished. 
[10/03 14:07:50    262s] *info: 19 clock nets excluded
[10/03 14:07:50    262s] *info: 64 no-driver nets excluded.
[10/03 14:07:50    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.2
[10/03 14:07:50    262s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:07:50    262s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:07:50    262s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:07:50    262s] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.033 Density 100.00
[10/03 14:07:50    262s] Optimizer WNS Pass 0
[10/03 14:07:50    262s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.017|-0.033|
|HEPG      |-0.017|-0.033|
|All Paths |-0.017|-0.033|
+----------+------+------+

[10/03 14:07:50    262s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3829.0M, EPOCH TIME: 1696313270.852739
[10/03 14:07:50    262s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3829.0M, EPOCH TIME: 1696313270.852942
[10/03 14:07:50    262s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:07:50    262s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:07:50    262s] Active Path Group: reg2reg  
[10/03 14:07:50    262s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:50    262s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:07:50    262s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:50    262s] |  -0.017|   -0.017|  -0.033|   -0.033|  100.00%|   0:00:00.0| 3829.0M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
[10/03 14:07:51    266s] Starting generalSmallTnsOpt
[10/03 14:07:51    266s] Ending generalSmallTnsOpt End
[10/03 14:07:51    266s] |  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:01.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:07:51    266s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:51    266s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:51    266s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:07:51    266s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:51    266s] |  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:01.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:07:52    267s] |  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:02.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:07:52    267s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s] *** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:02.0 mem=4439.6M) ***
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s] *** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:02.0 mem=4439.6M) ***
[10/03 14:07:52    267s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

[10/03 14:07:52    267s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.015 Density 100.00
[10/03 14:07:52    267s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:07:52    267s] Re Calculate Delays on 0 Nets
[10/03 14:07:52    267s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

[10/03 14:07:52    267s] Bottom Preferred Layer:
[10/03 14:07:52    267s]     None
[10/03 14:07:52    267s] Via Pillar Rule:
[10/03 14:07:52    267s]     None
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s] *** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:02.0 mem=4439.6M) ***
[10/03 14:07:52    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.2
[10/03 14:07:52    267s] Total-nets :: 7198, Stn-nets :: 2, ratio :: 0.0277855 %, Total-len 104051, Stn-len 81.735
[10/03 14:07:52    267s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4230.1M, EPOCH TIME: 1696313272.300263
[10/03 14:07:52    267s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.055, MEM:3497.9M, EPOCH TIME: 1696313272.355132
[10/03 14:07:52    267s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:07:52    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.4
[10/03 14:07:52    267s] *** WnsOpt #2 [finish] : cpu/real = 0:00:05.9/0:00:02.2 (2.7), totSession cpu/real = 0:04:27.9/0:03:48.0 (1.2), mem = 3497.9M
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s] =============================================================================================
[10/03 14:07:52    267s]  Step TAT Report for WnsOpt #2                                                  21.13-s100_1
[10/03 14:07:52    267s] =============================================================================================
[10/03 14:07:52    267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:52    267s] ---------------------------------------------------------------------------------------------
[10/03 14:07:52    267s] [ SkewClock              ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:07:52    267s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:07:52    267s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:07:52    267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.2    2.4
[10/03 14:07:52    267s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:07:52    267s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ TransformInit          ]      1   0:00:00.2  (  11.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:07:52    267s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:07:52    267s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:01.4 /  0:00:04.8    3.6
[10/03 14:07:52    267s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:07:52    267s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.7 % )     0:00:01.2 /  0:00:04.6    3.9
[10/03 14:07:52    267s] [ OptGetWeight           ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ OptEval                ]      7   0:00:01.0  (  45.5 % )     0:00:01.0 /  0:00:04.2    4.2
[10/03 14:07:52    267s] [ OptCommit              ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[10/03 14:07:52    267s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:07:52    267s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.2    2.1
[10/03 14:07:52    267s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:52    267s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    3.8
[10/03 14:07:52    267s] [ MISC                   ]          0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:07:52    267s] ---------------------------------------------------------------------------------------------
[10/03 14:07:52    267s]  WnsOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:05.9    2.7
[10/03 14:07:52    267s] ---------------------------------------------------------------------------------------------
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s] Running refinePlace -preserveRouting true -hardFence false
[10/03 14:07:52    267s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3497.9M, EPOCH TIME: 1696313272.360702
[10/03 14:07:52    267s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3497.9M, EPOCH TIME: 1696313272.360890
[10/03 14:07:52    267s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3497.9M, EPOCH TIME: 1696313272.361148
[10/03 14:07:52    267s] z: 2, totalTracks: 1
[10/03 14:07:52    267s] z: 4, totalTracks: 1
[10/03 14:07:52    267s] z: 6, totalTracks: 1
[10/03 14:07:52    267s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:52    267s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3497.9M, EPOCH TIME: 1696313272.371063
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:07:52    267s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.017, MEM:3490.6M, EPOCH TIME: 1696313272.387745
[10/03 14:07:52    267s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3490.6M, EPOCH TIME: 1696313272.387818
[10/03 14:07:52    267s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.002, MEM:3490.6M, EPOCH TIME: 1696313272.389871
[10/03 14:07:52    267s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3490.6MB).
[10/03 14:07:52    267s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.031, MEM:3490.6M, EPOCH TIME: 1696313272.391654
[10/03 14:07:52    267s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.031, MEM:3490.6M, EPOCH TIME: 1696313272.391704
[10/03 14:07:52    267s] TDRefine: refinePlace mode is spiral
[10/03 14:07:52    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90428.4
[10/03 14:07:52    267s] OPERPROF:   Starting RefinePlace at level 2, MEM:3490.6M, EPOCH TIME: 1696313272.391770
[10/03 14:07:52    267s] *** Starting refinePlace (0:04:28 mem=3490.6M) ***
[10/03 14:07:52    267s] Total net bbox length = 7.886e+04 (3.702e+04 4.184e+04) (ext = 7.274e+03)
[10/03 14:07:52    267s] 
[10/03 14:07:52    267s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:52    267s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[10/03 14:07:52    267s] (I)      Default pattern map key = top_default.
[10/03 14:07:52    267s] (I)      Default pattern map key = top_default.
[10/03 14:07:52    267s] Total net bbox length = 7.886e+04 (3.702e+04 4.184e+04) (ext = 7.274e+03)
[10/03 14:07:52    267s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3490.6MB
[10/03 14:07:52    267s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3490.6MB) @(0:04:28 - 0:04:28).
[10/03 14:07:52    267s] *** Finished refinePlace (0:04:28 mem=3490.6M) ***
[10/03 14:07:52    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90428.4
[10/03 14:07:52    267s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.016, MEM:3490.6M, EPOCH TIME: 1696313272.407452
[10/03 14:07:52    267s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3490.6M, EPOCH TIME: 1696313272.407519
[10/03 14:07:52    267s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.015, MEM:3490.6M, EPOCH TIME: 1696313272.422395
[10/03 14:07:52    267s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.062, MEM:3490.6M, EPOCH TIME: 1696313272.422477
[10/03 14:07:52    267s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[10/03 14:07:52    267s] End: GigaOpt Optimization in WNS mode
[10/03 14:07:52    267s] Skipping post route harden opt
[10/03 14:07:52    267s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:07:52    267s] Deleting Lib Analyzer.
[10/03 14:07:52    268s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:07:52    268s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:07:52    268s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:07:52    268s] End AAE Lib Interpolated Model. (MEM=3490.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:52    268s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:04:28.0/0:03:48.1 (1.2), mem = 3490.6M
[10/03 14:07:52    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.5
[10/03 14:07:52    268s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:07:52    268s] ### Creating PhyDesignMc. totSessionCpu=0:04:28 mem=3490.6M
[10/03 14:07:52    268s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:07:52    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:3490.6M, EPOCH TIME: 1696313272.451576
[10/03 14:07:52    268s] z: 2, totalTracks: 1
[10/03 14:07:52    268s] z: 4, totalTracks: 1
[10/03 14:07:52    268s] z: 6, totalTracks: 1
[10/03 14:07:52    268s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:07:52    268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3490.6M, EPOCH TIME: 1696313272.457473
[10/03 14:07:52    268s] 
[10/03 14:07:52    268s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:07:52    268s] 
[10/03 14:07:52    268s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:07:52    268s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:3490.6M, EPOCH TIME: 1696313272.468864
[10/03 14:07:52    268s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3490.6M, EPOCH TIME: 1696313272.468943
[10/03 14:07:52    268s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3490.6M, EPOCH TIME: 1696313272.470849
[10/03 14:07:52    268s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3490.6MB).
[10/03 14:07:52    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:3490.6M, EPOCH TIME: 1696313272.472669
[10/03 14:07:52    268s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:07:52    268s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=3490.6M
[10/03 14:07:52    268s] ### Creating RouteCongInterface, started
[10/03 14:07:52    268s] ### Creating RouteCongInterface, finished
[10/03 14:07:52    268s] 
[10/03 14:07:52    268s] Creating Lib Analyzer ...
[10/03 14:07:52    268s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:07:52    268s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:07:52    268s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:07:52    268s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:07:52    268s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:07:52    268s] 
[10/03 14:07:52    268s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:07:52    268s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:28 mem=3492.6M
[10/03 14:07:52    268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:28 mem=3492.6M
[10/03 14:07:52    268s] Creating Lib Analyzer, finished. 
[10/03 14:07:52    268s] *info: 19 clock nets excluded
[10/03 14:07:52    268s] *info: 64 no-driver nets excluded.
[10/03 14:07:52    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.3
[10/03 14:07:52    268s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:07:52    268s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:07:52    268s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:07:52    268s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.015 Density 100.00
[10/03 14:07:52    268s] Optimizer TNS Opt
[10/03 14:07:52    268s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

[10/03 14:07:52    268s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3872.3M, EPOCH TIME: 1696313272.955371
[10/03 14:07:52    268s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3872.3M, EPOCH TIME: 1696313272.955559
[10/03 14:07:52    268s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:07:53    268s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:07:53    268s] Active Path Group: reg2reg  
[10/03 14:07:53    268s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:53    268s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:07:53    268s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:53    268s] |  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:00.0| 3872.3M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:07:53    269s] |  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:00.0| 3986.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:07:53    269s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3986.5M) ***
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3986.5M) ***
[10/03 14:07:53    269s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

[10/03 14:07:53    269s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:07:53    269s] Re Calculate Delays on 0 Nets
[10/03 14:07:53    269s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

[10/03 14:07:53    269s] Bottom Preferred Layer:
[10/03 14:07:53    269s]     None
[10/03 14:07:53    269s] Via Pillar Rule:
[10/03 14:07:53    269s]     None
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3986.5M) ***
[10/03 14:07:53    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.3
[10/03 14:07:53    269s] Total-nets :: 7198, Stn-nets :: 2, ratio :: 0.0277855 %, Total-len 104051, Stn-len 81.735
[10/03 14:07:53    269s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3777.0M, EPOCH TIME: 1696313273.151426
[10/03 14:07:53    269s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:3501.8M, EPOCH TIME: 1696313273.171666
[10/03 14:07:53    269s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:07:53    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.5
[10/03 14:07:53    269s] *** TnsOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:00.7 (1.5), totSession cpu/real = 0:04:29.1/0:03:48.8 (1.2), mem = 3501.8M
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] =============================================================================================
[10/03 14:07:53    269s]  Step TAT Report for TnsOpt #1                                                  21.13-s100_1
[10/03 14:07:53    269s] =============================================================================================
[10/03 14:07:53    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:53    269s] ---------------------------------------------------------------------------------------------
[10/03 14:07:53    269s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.4
[10/03 14:07:53    269s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:07:53    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.2    2.4
[10/03 14:07:53    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:07:53    269s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ TransformInit          ]      1   0:00:00.2  (  23.9 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:07:53    269s] [ OptimizationStep       ]      1   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:07:53    269s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:07:53    269s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ OptEval                ]      2   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.2    3.4
[10/03 14:07:53    269s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:07:53    269s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:07:53    269s] [ MISC                   ]          0:00:00.1  (  15.4 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:07:53    269s] ---------------------------------------------------------------------------------------------
[10/03 14:07:53    269s]  TnsOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.1    1.5
[10/03 14:07:53    269s] ---------------------------------------------------------------------------------------------
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:07:53    269s] End: GigaOpt Optimization in TNS mode
[10/03 14:07:53    269s]   Timing Snapshot: (REF)
[10/03 14:07:53    269s]      Weighted WNS: -0.008
[10/03 14:07:53    269s]       All  PG WNS: -0.008
[10/03 14:07:53    269s]       High PG WNS: -0.008
[10/03 14:07:53    269s]       All  PG TNS: -0.015
[10/03 14:07:53    269s]       High PG TNS: -0.015
[10/03 14:07:53    269s]       Low  PG TNS: 0.000
[10/03 14:07:53    269s]    Category Slack: { [L, -0.008] [H, -0.008] }
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] **INFO: flowCheckPoint #10 OptimizationPreEco
[10/03 14:07:53    269s] Running postRoute recovery in preEcoRoute mode
[10/03 14:07:53    269s] **optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2230.6M, totSessionCpu=0:04:29 **
[10/03 14:07:53    269s]   DRV Snapshot: (TGT)
[10/03 14:07:53    269s]          Tran DRV: 1 (1)
[10/03 14:07:53    269s]           Cap DRV: 0 (0)
[10/03 14:07:53    269s]        Fanout DRV: 0 (0)
[10/03 14:07:53    269s]            Glitch: 0 (0)
[10/03 14:07:53    269s] Checking DRV degradation...
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Recovery Manager:
[10/03 14:07:53    269s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:07:53    269s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:07:53    269s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:07:53    269s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:07:53    269s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3493.75M, totSessionCpu=0:04:29).
[10/03 14:07:53    269s] **optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2229.4M, totSessionCpu=0:04:29 **
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s]   DRV Snapshot: (REF)
[10/03 14:07:53    269s]          Tran DRV: 1 (1)
[10/03 14:07:53    269s]           Cap DRV: 0 (0)
[10/03 14:07:53    269s]        Fanout DRV: 0 (0)
[10/03 14:07:53    269s]            Glitch: 0 (0)
[10/03 14:07:53    269s] Skipping post route harden opt
[10/03 14:07:53    269s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:07:53    269s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=3665.4M
[10/03 14:07:53    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=3665.4M
[10/03 14:07:53    269s] Default Rule : ""
[10/03 14:07:53    269s] Non Default Rules :
[10/03 14:07:53    269s] Worst Slack : -0.008 ns
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Start Layer Assignment ...
[10/03 14:07:53    269s] WNS(-0.008ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Select 0 cadidates out of 7264.
[10/03 14:07:53    269s] No critical nets selected. Skipped !
[10/03 14:07:53    269s] GigaOpt: setting up router preferences
[10/03 14:07:53    269s] GigaOpt: 1 nets assigned router directives
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Start Assign Priority Nets ...
[10/03 14:07:53    269s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:07:53    269s] Existing Priority Nets 0 (0.0%)
[10/03 14:07:53    269s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Set Prefer Layer Routing Effort ...
[10/03 14:07:53    269s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=3665.4M
[10/03 14:07:53    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=3665.4M
[10/03 14:07:53    269s] #optDebug: Start CG creation (mem=3665.4M)
[10/03 14:07:53    269s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:07:53    269s] (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgPrt (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgEgp (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgPbk (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgNrb(cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgObs (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgCon (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s]  ...processing cgPdm (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3709.2M)
[10/03 14:07:53    269s] Default Rule : ""
[10/03 14:07:53    269s] Non Default Rules :
[10/03 14:07:53    269s] Worst Slack : -0.008 ns
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Start Layer Assignment ...
[10/03 14:07:53    269s] WNS(-0.008ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Select 0 cadidates out of 7264.
[10/03 14:07:53    269s] No critical nets selected. Skipped !
[10/03 14:07:53    269s] GigaOpt: setting up router preferences
[10/03 14:07:53    269s] GigaOpt: 0 nets assigned router directives
[10/03 14:07:53    269s] 
[10/03 14:07:53    269s] Start Assign Priority Nets ...
[10/03 14:07:53    269s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:07:53    269s] Existing Priority Nets 0 (0.0%)
[10/03 14:07:53    269s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:07:53    269s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=3709.2M
[10/03 14:07:53    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=3709.2M
[10/03 14:07:53    269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3709.2M, EPOCH TIME: 1696313273.518536
[10/03 14:07:53    269s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3710.7M, EPOCH TIME: 1696313273.533819
[10/03 14:07:53    269s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  |  2.788  |
|           TNS (ns):| -0.015  | -0.015  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:07:53    269s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2169.2M, totSessionCpu=0:04:30 **
[10/03 14:07:53    270s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[10/03 14:07:53    270s] -routeWithEco false                       # bool, default=false
[10/03 14:07:53    270s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:07:53    270s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:07:53    270s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:07:53    270s] Existing Dirty Nets : 2
[10/03 14:07:53    270s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:07:53    270s] Reset Dirty Nets : 2
[10/03 14:07:53    270s] *** EcoRoute #2 [begin] : totSession cpu/real = 0:04:30.0/0:03:49.3 (1.2), mem = 3429.7M
[10/03 14:07:53    270s] 
[10/03 14:07:53    270s] globalDetailRoute
[10/03 14:07:53    270s] 
[10/03 14:07:53    270s] #Start globalDetailRoute on Tue Oct  3 14:07:53 2023
[10/03 14:07:53    270s] #
[10/03 14:07:53    270s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:07:53    270s] ### Time Record (Pre Callback) is installed.
[10/03 14:07:53    270s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 3448.684M)
[10/03 14:07:53    270s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:07:53    270s] ### Time Record (DB Import) is installed.
[10/03 14:07:53    270s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:07:53    270s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:07:53    270s] ### Net info: total nets: 7264
[10/03 14:07:53    270s] ### Net info: dirty nets: 0
[10/03 14:07:53    270s] ### Net info: marked as disconnected nets: 0
[10/03 14:07:53    270s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:07:53    270s] #num needed restored net=0
[10/03 14:07:53    270s] #need_extraction net=0 (total=7264)
[10/03 14:07:53    270s] ### Net info: fully routed nets: 7198
[10/03 14:07:53    270s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:07:53    270s] ### Net info: unrouted nets: 0
[10/03 14:07:53    270s] ### Net info: re-extraction nets: 0
[10/03 14:07:53    270s] ### Net info: ignored nets: 0
[10/03 14:07:53    270s] ### Net info: skip routing nets: 0
[10/03 14:07:53    270s] ### import design signature (65): route=686039462 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1843955474 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=1989260657 inst_pattern=1
[10/03 14:07:53    270s] ### Time Record (DB Import) is uninstalled.
[10/03 14:07:53    270s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:07:53    270s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:07:53    270s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:07:53    270s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:07:53    270s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:07:53    270s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:07:53    270s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:07:53    270s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:07:53    270s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:07:53    270s] #
[10/03 14:07:53    270s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:07:53    270s] ### Time Record (Data Preparation) is installed.
[10/03 14:07:53    270s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:07:53    270s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:07:53    270s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:07:53    270s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:07:53    270s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:07:53    270s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:07:53    270s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:07:53    270s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:07:53    270s] #
[10/03 14:07:53    270s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:07:53    270s] ### Time Record (Global Routing) is installed.
[10/03 14:07:53    270s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:07:53    270s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:07:53    270s] #Total number of routable nets = 7198.
[10/03 14:07:53    270s] #Total number of nets in the design = 7264.
[10/03 14:07:53    270s] #2 routable nets do not have any wires.
[10/03 14:07:53    270s] #7196 routable nets have routed wires.
[10/03 14:07:53    270s] #2 nets will be global routed.
[10/03 14:07:53    270s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:07:53    270s] #Using multithreading with 8 threads.
[10/03 14:07:53    270s] ### Time Record (Data Preparation) is installed.
[10/03 14:07:53    270s] #Start routing data preparation on Tue Oct  3 14:07:53 2023
[10/03 14:07:53    270s] #
[10/03 14:07:53    270s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:07:53    270s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:07:53    270s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:07:53    270s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:07:53    270s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:07:53    270s] #Build and mark too close pins for the same net.
[10/03 14:07:53    270s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:07:53    270s] #Initial pin access analysis.
[10/03 14:07:53    270s] #Detail pin access analysis.
[10/03 14:07:53    270s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:07:53    270s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:07:53    270s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:07:53    270s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:07:53    270s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:07:53    270s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:07:53    270s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:07:53    270s] #Processed 0/0 dirty instances, 4/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 6434 insts, 0 nets marked need extraction)
[10/03 14:07:53    270s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2163.69 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    270s] #Regenerating Ggrids automatically.
[10/03 14:07:54    270s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:07:54    270s] #Using automatically generated G-grids.
[10/03 14:07:54    270s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:07:54    270s] #Done routing data preparation.
[10/03 14:07:54    270s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.36 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    270s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Finished routing data preparation on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Cpu time = 00:00:00
[10/03 14:07:54    270s] #Elapsed time = 00:00:00
[10/03 14:07:54    270s] #Increased memory = 6.86 (MB)
[10/03 14:07:54    270s] #Total memory = 2166.36 (MB)
[10/03 14:07:54    270s] #Peak memory = 2813.53 (MB)
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:07:54    270s] ### Time Record (Global Routing) is installed.
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Start global routing on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Start global routing initialization on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Number of eco nets is 2
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] #Start global routing data preparation on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] ### build_merged_routing_blockage_rect_list starts on Tue Oct  3 14:07:54 2023 with memory = 2166.36 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    270s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    270s] #Start routing resource analysis on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    270s] #
[10/03 14:07:54    270s] ### init_is_bin_blocked starts on Tue Oct  3 14:07:54 2023 with memory = 2166.36 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    270s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    270s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Oct  3 14:07:54 2023 with memory = 2166.66 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --6.02 [8]--
[10/03 14:07:54    271s] ### adjust_flow_cap starts on Tue Oct  3 14:07:54 2023 with memory = 2165.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.10 [8]--
[10/03 14:07:54    271s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### set_via_blocked starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.16 [8]--
[10/03 14:07:54    271s] ### copy_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.41 [8]--
[10/03 14:07:54    271s] #Routing resource analysis is done on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### report_flow_cap starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #  Resource Analysis:
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/03 14:07:54    271s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/03 14:07:54    271s] #  --------------------------------------------------------------
[10/03 14:07:54    271s] #  metal1         H         102         716        3080    81.10%
[10/03 14:07:54    271s] #  metal2         V         129         485        3080     0.00%
[10/03 14:07:54    271s] #  metal3         H         297         521        3080     0.00%
[10/03 14:07:54    271s] #  metal4         V         168         248        3080     0.00%
[10/03 14:07:54    271s] #  metal5         H         158         251        3080     1.72%
[10/03 14:07:54    271s] #  metal6         V         170         246        3080     1.69%
[10/03 14:07:54    271s] #  --------------------------------------------------------------
[10/03 14:07:54    271s] #  Total                   1025      68.34%       18480    14.09%
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #  5 nets (0.07%) with 1 preferred extra spacing.
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.04 [8]--
[10/03 14:07:54    271s] ### analyze_m2_tracks starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### report_initial_resource starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### mark_pg_pins_accessibility starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### set_net_region starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Global routing data preparation is done on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### prepare_level starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init level 1 starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --0.99 [8]--
[10/03 14:07:54    271s] ### Level 1 hgrid = 56 X 55
[10/03 14:07:54    271s] ### prepare_level_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Global routing initialization is done on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.67 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #start global routing iteration 1...
[10/03 14:07:54    271s] ### init_flow_edge starts on Tue Oct  3 14:07:54 2023 with memory = 2166.80 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.30 [8]--
[10/03 14:07:54    271s] ### routing at level 1 (topmost level) iter 0
[10/03 14:07:54    271s] ### measure_qor starts on Tue Oct  3 14:07:54 2023 with memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### measure_congestion starts on Tue Oct  3 14:07:54 2023 with memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --0.99 [8]--
[10/03 14:07:54    271s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --5.81 [8]--
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #start global routing iteration 2...
[10/03 14:07:54    271s] ### routing at level 1 (topmost level) iter 1
[10/03 14:07:54    271s] ### measure_qor starts on Tue Oct  3 14:07:54 2023 with memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### measure_congestion starts on Tue Oct  3 14:07:54 2023 with memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --4.61 [8]--
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### route_end starts on Tue Oct  3 14:07:54 2023 with memory = 2167.32 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:07:54    271s] #Total number of routable nets = 7198.
[10/03 14:07:54    271s] #Total number of nets in the design = 7264.
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #7198 routable nets have routed wires.
[10/03 14:07:54    271s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Routed nets constraints summary:
[10/03 14:07:54    271s] #-----------------------------
[10/03 14:07:54    271s] #        Rules   Unconstrained  
[10/03 14:07:54    271s] #-----------------------------
[10/03 14:07:54    271s] #      Default               2  
[10/03 14:07:54    271s] #-----------------------------
[10/03 14:07:54    271s] #        Total               2  
[10/03 14:07:54    271s] #-----------------------------
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Routing constraints summary of the whole design:
[10/03 14:07:54    271s] #------------------------------------------------
[10/03 14:07:54    271s] #        Rules   Pref Extra Space   Unconstrained  
[10/03 14:07:54    271s] #------------------------------------------------
[10/03 14:07:54    271s] #      Default                  5            7193  
[10/03 14:07:54    271s] #------------------------------------------------
[10/03 14:07:54    271s] #        Total                  5            7193  
[10/03 14:07:54    271s] #------------------------------------------------
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### adjust_flow_per_partial_route_obs starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.02 [8]--
[10/03 14:07:54    271s] ### cal_base_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init_flow_edge starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.42 [8]--
[10/03 14:07:54    271s] ### cal_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.10 [8]--
[10/03 14:07:54    271s] ### report_overcon starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #                 OverCon          
[10/03 14:07:54    271s] #                  #Gcell    %Gcell
[10/03 14:07:54    271s] #     Layer           (1)   OverCon  Flow/Cap
[10/03 14:07:54    271s] #  ----------------------------------------------
[10/03 14:07:54    271s] #  metal1        0(0.00%)   (0.00%)     0.70  
[10/03 14:07:54    271s] #  metal2        0(0.00%)   (0.00%)     0.79  
[10/03 14:07:54    271s] #  metal3        0(0.00%)   (0.00%)     0.64  
[10/03 14:07:54    271s] #  metal4        0(0.00%)   (0.00%)     0.59  
[10/03 14:07:54    271s] #  metal5        0(0.00%)   (0.00%)     0.44  
[10/03 14:07:54    271s] #  metal6        0(0.00%)   (0.00%)     0.37  
[10/03 14:07:54    271s] #  ----------------------------------------------
[10/03 14:07:54    271s] #     Total      0(0.00%)   (0.00%)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/03 14:07:54    271s] #  Overflow after GR: 0.00% H + 0.00% V
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --0.84 [8]--
[10/03 14:07:54    271s] ### cal_base_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init_flow_edge starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.29 [8]--
[10/03 14:07:54    271s] ### cal_flow starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.08 [8]--
[10/03 14:07:54    271s] ### generate_cong_map_content starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.63 [8]--
[10/03 14:07:54    271s] ### update starts on Tue Oct  3 14:07:54 2023 with memory = 2167.43 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #Complete Global Routing.
[10/03 14:07:54    271s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:07:54    271s] #Total wire length = 104051 um.
[10/03 14:07:54    271s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal2 = 26475 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal3 = 35957 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:07:54    271s] #Total number of vias = 56978
[10/03 14:07:54    271s] #Up-Via Summary (total 56978):
[10/03 14:07:54    271s] #           
[10/03 14:07:54    271s] #-----------------------
[10/03 14:07:54    271s] # metal1          25313
[10/03 14:07:54    271s] # metal2          20887
[10/03 14:07:54    271s] # metal3           7589
[10/03 14:07:54    271s] # metal4           1959
[10/03 14:07:54    271s] # metal5           1230
[10/03 14:07:54    271s] #-----------------------
[10/03 14:07:54    271s] #                 56978 
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --3.06 [8]--
[10/03 14:07:54    271s] ### report_overcon starts on Tue Oct  3 14:07:54 2023 with memory = 2171.23 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.00 [8]--
[10/03 14:07:54    271s] ### report_overcon starts on Tue Oct  3 14:07:54 2023 with memory = 2171.23 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #Max overcon = 0 track.
[10/03 14:07:54    271s] #Total overcon = 0.00%.
[10/03 14:07:54    271s] #Worst layer Gcell overcon rate = 0.00%.
[10/03 14:07:54    271s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --0.98 [8]--
[10/03 14:07:54    271s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.48 [8]--
[10/03 14:07:54    271s] ### global_route design signature (68): route=1508042288 net_attr=1856841071
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Global routing statistics:
[10/03 14:07:54    271s] #Cpu time = 00:00:01
[10/03 14:07:54    271s] #Elapsed time = 00:00:00
[10/03 14:07:54    271s] #Increased memory = 1.06 (MB)
[10/03 14:07:54    271s] #Total memory = 2167.41 (MB)
[10/03 14:07:54    271s] #Peak memory = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Finished global routing on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:07:54    271s] ### Time Record (Data Preparation) is installed.
[10/03 14:07:54    271s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:07:54    271s] ### track-assign external-init starts on Tue Oct  3 14:07:54 2023 with memory = 2167.19 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### Time Record (Track Assignment) is installed.
[10/03 14:07:54    271s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:07:54    271s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --2.17 [8]--
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.19 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### track-assign engine-init starts on Tue Oct  3 14:07:54 2023 with memory = 2167.19 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] ### Time Record (Track Assignment) is installed.
[10/03 14:07:54    271s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.30 [8]--
[10/03 14:07:54    271s] ### track-assign core-engine starts on Tue Oct  3 14:07:54 2023 with memory = 2167.19 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #Start Track Assignment.
[10/03 14:07:54    271s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[10/03 14:07:54    271s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[10/03 14:07:54    271s] #Complete Track Assignment.
[10/03 14:07:54    271s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:07:54    271s] #Total wire length = 104051 um.
[10/03 14:07:54    271s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal2 = 26475 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal3 = 35957 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:07:54    271s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:07:54    271s] #Total number of vias = 56978
[10/03 14:07:54    271s] #Up-Via Summary (total 56978):
[10/03 14:07:54    271s] #           
[10/03 14:07:54    271s] #-----------------------
[10/03 14:07:54    271s] # metal1          25313
[10/03 14:07:54    271s] # metal2          20887
[10/03 14:07:54    271s] # metal3           7589
[10/03 14:07:54    271s] # metal4           1959
[10/03 14:07:54    271s] # metal5           1230
[10/03 14:07:54    271s] #-----------------------
[10/03 14:07:54    271s] #                 56978 
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] ### track_assign design signature (71): route=1508042288
[10/03 14:07:54    271s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --2.01 [8]--
[10/03 14:07:54    271s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:07:54    271s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.90 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:07:54    271s] #Cpu time = 00:00:01
[10/03 14:07:54    271s] #Elapsed time = 00:00:01
[10/03 14:07:54    271s] #Increased memory = 6.53 (MB)
[10/03 14:07:54    271s] #Total memory = 2165.90 (MB)
[10/03 14:07:54    271s] #Peak memory = 2813.53 (MB)
[10/03 14:07:54    271s] #Using multithreading with 8 threads.
[10/03 14:07:54    271s] ### Time Record (Detail Routing) is installed.
[10/03 14:07:54    271s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:07:54    271s] #
[10/03 14:07:54    271s] #Start Detail Routing..
[10/03 14:07:54    271s] #start initial detail routing ...
[10/03 14:07:54    272s] ### Design has 0 dirty nets, 4 dirty-areas)
[10/03 14:07:54    272s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.2% required routing.
[10/03 14:07:54    272s] #   number of violations = 0
[10/03 14:07:54    272s] #0 out of 13248 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[10/03 14:07:54    272s] #0.0% of the total area is being checked for drcs
[10/03 14:07:54    272s] #0.0% of the total area was checked
[10/03 14:07:54    272s] ### Routing stats: routing = 1.59% dirty-area = 0.03%
[10/03 14:07:54    272s] #   number of violations = 0
[10/03 14:07:54    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.74 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    272s] #Complete Detail Routing.
[10/03 14:07:54    272s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:07:54    272s] #Total wire length = 104052 um.
[10/03 14:07:54    272s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal2 = 26475 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal3 = 35957 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal4 = 20604 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:07:54    272s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:07:54    272s] #Total number of vias = 56978
[10/03 14:07:54    272s] #Up-Via Summary (total 56978):
[10/03 14:07:54    272s] #           
[10/03 14:07:54    272s] #-----------------------
[10/03 14:07:54    272s] # metal1          25313
[10/03 14:07:54    272s] # metal2          20887
[10/03 14:07:54    272s] # metal3           7589
[10/03 14:07:54    272s] # metal4           1959
[10/03 14:07:54    272s] # metal5           1230
[10/03 14:07:54    272s] #-----------------------
[10/03 14:07:54    272s] #                 56978 
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] #Total number of DRC violations = 0
[10/03 14:07:54    272s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:07:54    272s] #Cpu time = 00:00:00
[10/03 14:07:54    272s] #Elapsed time = 00:00:00
[10/03 14:07:54    272s] #Increased memory = 0.84 (MB)
[10/03 14:07:54    272s] #Total memory = 2166.74 (MB)
[10/03 14:07:54    272s] #Peak memory = 2813.53 (MB)
[10/03 14:07:54    272s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:07:54    272s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] #Start Post Route wire spreading..
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] #Start data preparation for wire spreading...
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] #Data preparation is done on Tue Oct  3 14:07:54 2023
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] ### track-assign engine-init starts on Tue Oct  3 14:07:54 2023 with memory = 2166.74 (MB), peak = 2813.53 (MB)
[10/03 14:07:54    272s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.7 GB --1.19 [8]--
[10/03 14:07:54    272s] #
[10/03 14:07:54    272s] #Start Post Route Wire Spread.
[10/03 14:07:55    273s] #Done with 143 horizontal wires in 4 hboxes and 25 vertical wires in 4 hboxes.
[10/03 14:07:55    273s] #Complete Post Route Wire Spread.
[10/03 14:07:55    273s] #
[10/03 14:07:55    273s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:07:55    273s] #Total wire length = 104062 um.
[10/03 14:07:55    273s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal3 = 35963 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:07:55    273s] #Total number of vias = 56978
[10/03 14:07:55    273s] #Up-Via Summary (total 56978):
[10/03 14:07:55    273s] #           
[10/03 14:07:55    273s] #-----------------------
[10/03 14:07:55    273s] # metal1          25313
[10/03 14:07:55    273s] # metal2          20887
[10/03 14:07:55    273s] # metal3           7589
[10/03 14:07:55    273s] # metal4           1959
[10/03 14:07:55    273s] # metal5           1230
[10/03 14:07:55    273s] #-----------------------
[10/03 14:07:55    273s] #                 56978 
[10/03 14:07:55    273s] #
[10/03 14:07:55    273s] #   number of violations = 0
[10/03 14:07:55    273s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2167.48 (MB), peak = 2813.53 (MB)
[10/03 14:07:55    273s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:07:55    273s] #Total number of DRC violations = 0
[10/03 14:07:55    273s] #Post Route wire spread is done.
[10/03 14:07:55    273s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:07:55    273s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:07:55    273s] #Total wire length = 104062 um.
[10/03 14:07:55    273s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal3 = 35963 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:07:55    273s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:07:55    273s] #Total number of vias = 56978
[10/03 14:07:55    273s] #Up-Via Summary (total 56978):
[10/03 14:07:55    273s] #           
[10/03 14:07:55    273s] #-----------------------
[10/03 14:07:55    273s] # metal1          25313
[10/03 14:07:55    273s] # metal2          20887
[10/03 14:07:55    273s] # metal3           7589
[10/03 14:07:55    273s] # metal4           1959
[10/03 14:07:55    273s] # metal5           1230
[10/03 14:07:55    273s] #-----------------------
[10/03 14:07:55    273s] #                 56978 
[10/03 14:07:55    273s] #
[10/03 14:07:55    273s] #detailRoute Statistics:
[10/03 14:07:55    273s] #Cpu time = 00:00:01
[10/03 14:07:55    273s] #Elapsed time = 00:00:01
[10/03 14:07:55    273s] #Increased memory = 1.58 (MB)
[10/03 14:07:55    273s] #Total memory = 2167.48 (MB)
[10/03 14:07:55    273s] #Peak memory = 2813.53 (MB)
[10/03 14:07:55    273s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:07:55    273s] ### global_detail_route design signature (81): route=751924616 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:07:55    273s] ### Time Record (DB Export) is installed.
[10/03 14:07:55    273s] ### export design design signature (82): route=751924616 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1624514978 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:07:55    273s] #	no debugging net set
[10/03 14:07:55    273s] ### Time Record (DB Export) is uninstalled.
[10/03 14:07:55    273s] ### Time Record (Post Callback) is installed.
[10/03 14:07:55    273s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:07:55    273s] #
[10/03 14:07:55    273s] #globalDetailRoute statistics:
[10/03 14:07:55    273s] #Cpu time = 00:00:04
[10/03 14:07:55    273s] #Elapsed time = 00:00:02
[10/03 14:07:55    273s] #Increased memory = -127.28 (MB)
[10/03 14:07:55    273s] #Total memory = 2041.83 (MB)
[10/03 14:07:55    273s] #Peak memory = 2813.53 (MB)
[10/03 14:07:55    273s] #Number of warnings = 0
[10/03 14:07:55    273s] #Total number of warnings = 5
[10/03 14:07:55    273s] #Number of fails = 0
[10/03 14:07:55    273s] #Total number of fails = 0
[10/03 14:07:55    273s] #Complete globalDetailRoute on Tue Oct  3 14:07:55 2023
[10/03 14:07:55    273s] #
[10/03 14:07:55    273s] ### import design signature (83): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:07:55    273s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:07:55    273s] ### 
[10/03 14:07:55    273s] ###   Scalability Statistics
[10/03 14:07:55    273s] ### 
[10/03 14:07:55    273s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:07:55    273s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:07:55    273s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:07:55    273s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:07:55    273s] ###   Entire Command                |        00:00:04|        00:00:02|             2.1|
[10/03 14:07:55    273s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:07:55    273s] ### 
[10/03 14:07:55    273s] *** EcoRoute #2 [finish] : cpu/real = 0:00:03.7/0:00:01.7 (2.1), totSession cpu/real = 0:04:33.7/0:03:51.0 (1.2), mem = 3338.2M
[10/03 14:07:55    273s] 
[10/03 14:07:55    273s] =============================================================================================
[10/03 14:07:55    273s]  Step TAT Report for EcoRoute #2                                                21.13-s100_1
[10/03 14:07:55    273s] =============================================================================================
[10/03 14:07:55    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:07:55    273s] ---------------------------------------------------------------------------------------------
[10/03 14:07:55    273s] [ GlobalRoute            ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.6    2.9
[10/03 14:07:55    273s] [ DetailRoute            ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.5    2.9
[10/03 14:07:55    273s] [ MISC                   ]          0:00:01.4  (  79.8 % )     0:00:01.4 /  0:00:02.6    1.9
[10/03 14:07:55    273s] ---------------------------------------------------------------------------------------------
[10/03 14:07:55    273s]  EcoRoute #2 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.7    2.1
[10/03 14:07:55    273s] ---------------------------------------------------------------------------------------------
[10/03 14:07:55    273s] 
[10/03 14:07:55    273s] **optDesign ... cpu = 0:00:26, real = 0:00:12, mem = 2035.5M, totSessionCpu=0:04:34 **
[10/03 14:07:55    273s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:07:55    273s] **INFO: flowCheckPoint #12 PostEcoSummary
[10/03 14:07:55    273s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:07:55    273s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:07:55    273s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:07:55    273s] RC Extraction called in multi-corner(1) mode.
[10/03 14:07:55    273s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:07:55    273s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:07:55    273s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:07:55    273s] * Layer Id             : 1 - M1
[10/03 14:07:55    273s]       Thickness        : 0.13
[10/03 14:07:55    273s]       Min Width        : 0.07
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] * Layer Id             : 2 - M2
[10/03 14:07:55    273s]       Thickness        : 0.14
[10/03 14:07:55    273s]       Min Width        : 0.07
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] * Layer Id             : 3 - M3
[10/03 14:07:55    273s]       Thickness        : 0.14
[10/03 14:07:55    273s]       Min Width        : 0.07
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] * Layer Id             : 4 - M4
[10/03 14:07:55    273s]       Thickness        : 0.28
[10/03 14:07:55    273s]       Min Width        : 0.14
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] * Layer Id             : 5 - M5
[10/03 14:07:55    273s]       Thickness        : 0.28
[10/03 14:07:55    273s]       Min Width        : 0.14
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] * Layer Id             : 6 - M6
[10/03 14:07:55    273s]       Thickness        : 0.28
[10/03 14:07:55    273s]       Min Width        : 0.14
[10/03 14:07:55    273s]       Layer Dielectric : 4.1
[10/03 14:07:55    273s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:07:55    273s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:07:55    273s]       RC Corner Indexes            0   
[10/03 14:07:55    273s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:07:55    273s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:07:55    273s] Resistance Scaling Factor    : 1.00000 
[10/03 14:07:55    273s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:07:55    273s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:07:55    273s] Shrink Factor                : 1.00000
[10/03 14:07:55    273s] 
[10/03 14:07:55    273s] Trim Metal Layers:
[10/03 14:07:55    273s] LayerId::1 widthSet size::1
[10/03 14:07:55    273s] LayerId::2 widthSet size::1
[10/03 14:07:55    273s] LayerId::3 widthSet size::1
[10/03 14:07:55    273s] LayerId::4 widthSet size::1
[10/03 14:07:55    273s] LayerId::5 widthSet size::1
[10/03 14:07:55    273s] LayerId::6 widthSet size::1
[10/03 14:07:55    273s] eee: pegSigSF::1.070000
[10/03 14:07:55    273s] Initializing multi-corner resistance tables ...
[10/03 14:07:55    273s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:07:55    273s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:07:55    273s] eee: l::3 avDens::0.340811 usedTrk::2726.484847 availTrk::8000.000000 sigTrk::2726.484847
[10/03 14:07:55    273s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:07:55    273s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:07:55    273s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:07:55    273s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372101 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:07:55    273s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3338.2M)
[10/03 14:07:55    273s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:07:55    273s] Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 3374.2M)
[10/03 14:07:55    273s] Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 3374.2M)
[10/03 14:07:55    273s] Extracted 30.0014% (CPU Time= 0:00:00.2  MEM= 3374.2M)
[10/03 14:07:55    274s] Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 3374.2M)
[10/03 14:07:55    274s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3374.2M)
[10/03 14:07:55    274s] Extracted 60.0015% (CPU Time= 0:00:00.3  MEM= 3374.2M)
[10/03 14:07:55    274s] Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 3374.2M)
[10/03 14:07:55    274s] Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 3374.2M)
[10/03 14:07:56    274s] Extracted 90.0016% (CPU Time= 0:00:00.5  MEM= 3374.2M)
[10/03 14:07:56    274s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3378.2M)
[10/03 14:07:56    274s] Number of Extracted Resistors     : 136781
[10/03 14:07:56    274s] Number of Extracted Ground Cap.   : 143969
[10/03 14:07:56    274s] Number of Extracted Coupling Cap. : 269860
[10/03 14:07:56    274s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3354.895M)
[10/03 14:07:56    274s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:07:56    274s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3354.9M)
[10/03 14:07:56    274s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:07:56    274s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3358.895M)
[10/03 14:07:56    274s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3358.895M)
[10/03 14:07:56    274s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3358.895M)
[10/03 14:07:56    274s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:07:57    275s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3358.895M)
[10/03 14:07:57    275s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=3358.895M)
[10/03 14:07:57    275s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 3358.895M)
[10/03 14:07:57    275s] **optDesign ... cpu = 0:00:28, real = 0:00:14, mem = 2036.8M, totSessionCpu=0:04:36 **
[10/03 14:07:57    275s] Starting delay calculation for Setup views
[10/03 14:07:57    275s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:07:57    275s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:07:57    275s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:07:57    275s] #################################################################################
[10/03 14:07:57    275s] # Design Stage: PostRoute
[10/03 14:07:57    275s] # Design Name: top
[10/03 14:07:57    275s] # Design Mode: 45nm
[10/03 14:07:57    275s] # Analysis Mode: MMMC OCV 
[10/03 14:07:57    275s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:07:57    275s] # Signoff Settings: SI On 
[10/03 14:07:57    275s] #################################################################################
[10/03 14:07:58    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 3373.5M, InitMEM = 3373.5M)
[10/03 14:07:58    276s] Setting infinite Tws ...
[10/03 14:07:58    276s] First Iteration Infinite Tw... 
[10/03 14:07:58    276s] Calculate early delays in OCV mode...
[10/03 14:07:58    276s] Calculate late delays in OCV mode...
[10/03 14:07:58    276s] Start delay calculation (fullDC) (8 T). (MEM=3373.54)
[10/03 14:07:58    276s] 
[10/03 14:07:58    276s] Trim Metal Layers:
[10/03 14:07:58    276s] LayerId::1 widthSet size::1
[10/03 14:07:58    276s] LayerId::2 widthSet size::1
[10/03 14:07:58    276s] LayerId::3 widthSet size::1
[10/03 14:07:58    276s] LayerId::4 widthSet size::1
[10/03 14:07:58    276s] LayerId::5 widthSet size::1
[10/03 14:07:58    276s] LayerId::6 widthSet size::1
[10/03 14:07:58    276s] eee: pegSigSF::1.070000
[10/03 14:07:58    276s] Initializing multi-corner resistance tables ...
[10/03 14:07:58    276s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:07:58    276s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:07:58    276s] eee: l::3 avDens::0.340811 usedTrk::2726.484847 availTrk::8000.000000 sigTrk::2726.484847
[10/03 14:07:58    276s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:07:58    276s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:07:58    276s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:07:58    276s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372101 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:07:58    276s] End AAE Lib Interpolated Model. (MEM=3385.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:58    276s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3385.152M)
[10/03 14:07:58    276s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3387.2M)
[10/03 14:07:58    276s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:07:58    279s] Total number of fetched objects 7470
[10/03 14:07:58    279s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:07:58    279s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:07:58    279s] End delay calculation. (MEM=3712.11 CPU=0:00:03.1 REAL=0:00:00.0)
[10/03 14:07:58    279s] End delay calculation (fullDC). (MEM=3712.11 CPU=0:00:03.4 REAL=0:00:00.0)
[10/03 14:07:58    279s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 3712.1M) ***
[10/03 14:07:58    280s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3712.1M)
[10/03 14:07:58    280s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:07:58    280s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3712.1M)
[10/03 14:07:58    280s] Starting SI iteration 2
[10/03 14:07:59    280s] Calculate early delays in OCV mode...
[10/03 14:07:59    280s] Calculate late delays in OCV mode...
[10/03 14:07:59    280s] Start delay calculation (fullDC) (8 T). (MEM=3379.23)
[10/03 14:07:59    280s] End AAE Lib Interpolated Model. (MEM=3379.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:59    281s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:07:59    281s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:07:59    281s] Total number of fetched objects 7470
[10/03 14:07:59    281s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:07:59    281s] End delay calculation. (MEM=3734.73 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:07:59    281s] End delay calculation (fullDC). (MEM=3734.73 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:07:59    281s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3734.7M) ***
[10/03 14:07:59    281s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:04:42 mem=3732.7M)
[10/03 14:07:59    281s] End AAE Lib Interpolated Model. (MEM=3732.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:07:59    281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3732.7M, EPOCH TIME: 1696313279.490337
[10/03 14:07:59    281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:3764.7M, EPOCH TIME: 1696313279.503242
[10/03 14:07:59    282s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.2M, totSessionCpu=0:04:42 **
[10/03 14:07:59    282s] Executing marking Critical Nets1
[10/03 14:07:59    282s] **INFO: flowCheckPoint #13 OptimizationRecovery
[10/03 14:07:59    282s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:07:59    282s] *** Check timing (0:00:00.0)
[10/03 14:07:59    282s] VT info 0 0
[10/03 14:07:59    282s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:07:59    282s] Running postRoute recovery in postEcoRoute mode
[10/03 14:07:59    282s] **optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.3M, totSessionCpu=0:04:42 **
[10/03 14:07:59    282s]   Timing/DRV Snapshot: (TGT)
[10/03 14:07:59    282s]      Weighted WNS: -0.010
[10/03 14:07:59    282s]       All  PG WNS: -0.010
[10/03 14:07:59    282s]       High PG WNS: -0.010
[10/03 14:07:59    282s]       All  PG TNS: -0.026
[10/03 14:07:59    282s]       High PG TNS: -0.026
[10/03 14:07:59    282s]       Low  PG TNS: 0.000
[10/03 14:07:59    282s]          Tran DRV: 1 (1)
[10/03 14:07:59    282s]           Cap DRV: 0 (0)
[10/03 14:07:59    282s]        Fanout DRV: 0 (0)
[10/03 14:07:59    282s]            Glitch: 0 (0)
[10/03 14:07:59    282s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] Checking setup slack degradation ...
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] Recovery Manager:
[10/03 14:07:59    282s]   Low  Effort WNS Jump: 0.002 (REF: -0.008, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:07:59    282s]   High Effort WNS Jump: 0.002 (REF: -0.008, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:07:59    282s]   Low  Effort TNS Jump: 0.010 (REF: -0.015, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:07:59    282s]   High Effort TNS Jump: 0.010 (REF: -0.015, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] Checking DRV degradation...
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] Recovery Manager:
[10/03 14:07:59    282s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:07:59    282s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:07:59    282s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:07:59    282s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:07:59    282s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3424.04M, totSessionCpu=0:04:42).
[10/03 14:07:59    282s] **optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.3M, totSessionCpu=0:04:42 **
[10/03 14:07:59    282s] 
[10/03 14:07:59    282s] Latch borrow mode reset to max_borrow
[10/03 14:07:59    282s] **INFO: flowCheckPoint #14 FinalSummary
[10/03 14:07:59    282s] Reported timing to dir ./timingReports
[10/03 14:07:59    282s] **optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2167.3M, totSessionCpu=0:04:43 **
[10/03 14:07:59    282s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3393.5M, EPOCH TIME: 1696313279.802162
[10/03 14:07:59    282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3425.5M, EPOCH TIME: 1696313279.813970
[10/03 14:08:02    283s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:19, mem = 2167.8M, totSessionCpu=0:04:44 **
[10/03 14:08:02    283s]  ReSet Options after AAE Based Opt flow 
[10/03 14:08:02    283s] *** Finished optDesign ***
[10/03 14:08:02    283s] 
[10/03 14:08:02    283s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:36.9 real=0:00:19.7)
[10/03 14:08:02    283s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:02    283s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:04.4)
[10/03 14:08:02    283s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.8 real=0:00:02.8)
[10/03 14:08:02    283s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:02    283s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:02    283s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:08:02    283s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:07.6 real=0:00:03.2)
[10/03 14:08:02    283s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:08:02    283s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.7 real=0:00:01.8)
[10/03 14:08:02    283s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.6 real=0:00:01.9)
[10/03 14:08:02    283s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:02    283s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:08:02    283s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:02    283s] Deleting Lib Analyzer.
[10/03 14:08:02    283s] Info: Destroy the CCOpt slew target map.
[10/03 14:08:02    283s] clean pInstBBox. size 0
[10/03 14:08:02    283s] All LLGs are deleted
[10/03 14:08:02    283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3426.3M, EPOCH TIME: 1696313282.869179
[10/03 14:08:02    283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3426.3M, EPOCH TIME: 1696313282.869286
[10/03 14:08:02    283s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:08:02    283s] *** optDesign #2 [finish] : cpu/real = 0:00:36.0/0:00:19.3 (1.9), totSession cpu/real = 0:04:43.6/0:03:58.5 (1.2), mem = 3426.3M
[10/03 14:08:02    283s] 
[10/03 14:08:02    283s] =============================================================================================
[10/03 14:08:02    283s]  Final TAT Report for optDesign #2                                              21.13-s100_1
[10/03 14:08:02    283s] =============================================================================================
[10/03 14:08:02    283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:02    283s] ---------------------------------------------------------------------------------------------
[10/03 14:08:02    283s] [ InitOpt                ]      1   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:01.4    1.8
[10/03 14:08:02    283s] [ WnsOpt                 ]      1   0:00:02.1  (  10.8 % )     0:00:02.2 /  0:00:05.9    2.7
[10/03 14:08:02    283s] [ TnsOpt                 ]      1   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:01.1    1.5
[10/03 14:08:02    283s] [ DrvOpt                 ]      1   0:00:00.8  (   4.1 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:08:02    283s] [ SkewClock              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:08:02    283s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:02    283s] [ LayerAssignment        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:08:02    283s] [ BuildHoldData          ]      1   0:00:00.6  (   3.1 % )     0:00:02.7 /  0:00:09.4    3.5
[10/03 14:08:02    283s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.7 % )     0:00:03.5 /  0:00:02.0    0.6
[10/03 14:08:02    283s] [ DrvReport              ]      9   0:00:03.2  (  16.4 % )     0:00:03.2 /  0:00:01.8    0.6
[10/03 14:08:02    283s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:08:02    283s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:08:02    283s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.5
[10/03 14:08:02    283s] [ EcoRoute               ]      1   0:00:01.7  (   9.0 % )     0:00:01.7 /  0:00:03.7    2.1
[10/03 14:08:02    283s] [ ExtractRC              ]      2   0:00:04.4  (  22.6 % )     0:00:04.4 /  0:00:03.5    0.8
[10/03 14:08:02    283s] [ TimingUpdate           ]     12   0:00:00.5  (   2.4 % )     0:00:03.8 /  0:00:14.9    3.9
[10/03 14:08:02    283s] [ FullDelayCalc          ]      3   0:00:03.3  (  17.2 % )     0:00:03.3 /  0:00:13.0    3.9
[10/03 14:08:02    283s] [ TimingReport           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.8
[10/03 14:08:02    283s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:08:02    283s] [ MISC                   ]          0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[10/03 14:08:02    283s] ---------------------------------------------------------------------------------------------
[10/03 14:08:02    283s]  optDesign #2 TOTAL                 0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:36.0    1.9
[10/03 14:08:02    283s] ---------------------------------------------------------------------------------------------
[10/03 14:08:02    283s] 
[10/03 14:08:02    283s] 
[10/03 14:08:02    283s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:08:02    283s] 
[10/03 14:08:02    283s] TimeStamp Deleting Cell Server End ...
[10/03 14:08:12    285s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:08:14    286s] <CMD> optDesign -postRoute
[10/03 14:08:14    286s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2161.8M, totSessionCpu=0:04:46 **
[10/03 14:08:14    286s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:08:14    286s] GigaOpt running with 8 threads.
[10/03 14:08:14    286s] **INFO: User settings:
[10/03 14:08:14    286s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:08:14    286s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:08:14    286s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:08:14    286s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:08:14    286s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:08:14    286s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:08:14    286s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:08:14    286s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:08:14    286s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:08:14    286s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:08:14    286s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:08:14    286s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:08:14    286s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:08:14    286s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:08:14    286s] setDesignMode -process                                          45
[10/03 14:08:14    286s] setExtractRCMode -basic                                         true
[10/03 14:08:14    286s] setExtractRCMode -coupled                                       true
[10/03 14:08:14    286s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:08:14    286s] setExtractRCMode -engine                                        postRoute
[10/03 14:08:14    286s] setExtractRCMode -extended                                      false
[10/03 14:08:14    286s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:08:14    286s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:08:14    286s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:08:14    286s] setExtractRCMode -total_c_th                                    5
[10/03 14:08:14    286s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:08:14    286s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:08:14    286s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:08:14    286s] setDelayCalMode -engine                                         aae
[10/03 14:08:14    286s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:08:14    286s] setDelayCalMode -SIAware                                        true
[10/03 14:08:14    286s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:08:14    286s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:08:14    286s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:08:14    286s] setOptMode -deleteInst                                          true
[10/03 14:08:14    286s] setOptMode -drcMargin                                           0
[10/03 14:08:14    286s] setOptMode -setupTargetSlack                                    0
[10/03 14:08:14    286s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:08:14    286s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:08:14    286s] setPlaceMode -place_detail_check_route                          false
[10/03 14:08:14    286s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:08:14    286s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:08:14    286s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:08:14    286s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:08:14    286s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:08:14    286s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:08:14    286s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:08:14    286s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:08:14    286s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:08:14    286s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:08:14    286s] setPlaceMode -powerDriven                                       false
[10/03 14:08:14    286s] setPlaceMode -timingDriven                                      true
[10/03 14:08:14    286s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:08:14    286s] setAnalysisMode -checkType                                      setup
[10/03 14:08:14    286s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:08:14    286s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:08:14    286s] setAnalysisMode -virtualIPO                                     false
[10/03 14:08:14    286s] 
[10/03 14:08:14    286s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:08:14    286s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:08:15    286s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:08:15    286s] Summary for sequential cells identification: 
[10/03 14:08:15    286s]   Identified SBFF number: 16
[10/03 14:08:15    286s]   Identified MBFF number: 0
[10/03 14:08:15    286s]   Identified SB Latch number: 0
[10/03 14:08:15    286s]   Identified MB Latch number: 0
[10/03 14:08:15    286s]   Not identified SBFF number: 0
[10/03 14:08:15    286s]   Not identified MBFF number: 0
[10/03 14:08:15    286s]   Not identified SB Latch number: 0
[10/03 14:08:15    286s]   Not identified MB Latch number: 0
[10/03 14:08:15    286s]   Number of sequential cells which are not FFs: 13
[10/03 14:08:15    286s]  Visiting view : generic_view
[10/03 14:08:15    286s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:15    286s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:15    286s]  Visiting view : generic_view
[10/03 14:08:15    286s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:15    286s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:15    286s] TLC MultiMap info (StdDelay):
[10/03 14:08:15    286s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:08:15    286s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:08:15    286s]  Setting StdDelay to: 33.1ps
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:08:15    286s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:08:15    286s] *** optDesign #3 [begin] : totSession cpu/real = 0:04:46.6/0:04:10.7 (1.1), mem = 3425.4M
[10/03 14:08:15    286s] *** InitOpt #3 [begin] : totSession cpu/real = 0:04:46.6/0:04:10.7 (1.1), mem = 3425.4M
[10/03 14:08:15    286s] OPERPROF: Starting DPlace-Init at level 1, MEM:3425.4M, EPOCH TIME: 1696313295.093853
[10/03 14:08:15    286s] z: 2, totalTracks: 1
[10/03 14:08:15    286s] z: 4, totalTracks: 1
[10/03 14:08:15    286s] z: 6, totalTracks: 1
[10/03 14:08:15    286s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:08:15    286s] All LLGs are deleted
[10/03 14:08:15    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3425.4M, EPOCH TIME: 1696313295.099940
[10/03 14:08:15    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3425.4M, EPOCH TIME: 1696313295.100048
[10/03 14:08:15    286s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3425.4M, EPOCH TIME: 1696313295.102654
[10/03 14:08:15    286s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3553.5M, EPOCH TIME: 1696313295.106056
[10/03 14:08:15    286s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:08:15    286s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3553.5M, EPOCH TIME: 1696313295.109323
[10/03 14:08:15    286s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:3554.9M, EPOCH TIME: 1696313295.114770
[10/03 14:08:15    286s] Fast DP-INIT is on for default
[10/03 14:08:15    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:08:15    286s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.010, MEM:3554.9M, EPOCH TIME: 1696313295.116331
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:08:15    286s] OPERPROF:     Starting CMU at level 3, MEM:3554.9M, EPOCH TIME: 1696313295.117943
[10/03 14:08:15    286s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3554.9M, EPOCH TIME: 1696313295.122279
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:08:15    286s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.021, MEM:3426.9M, EPOCH TIME: 1696313295.123987
[10/03 14:08:15    286s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3426.9M, EPOCH TIME: 1696313295.124056
[10/03 14:08:15    286s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3426.9M, EPOCH TIME: 1696313295.126469
[10/03 14:08:15    286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3426.9MB).
[10/03 14:08:15    286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:3426.9M, EPOCH TIME: 1696313295.129592
[10/03 14:08:15    286s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3426.9M, EPOCH TIME: 1696313295.129650
[10/03 14:08:15    286s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.014, MEM:3424.9M, EPOCH TIME: 1696313295.144120
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s] Creating Lib Analyzer ...
[10/03 14:08:15    286s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:08:15    286s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:08:15    286s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:08:15    286s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:08:15    286s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:08:15    286s] 
[10/03 14:08:15    286s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:08:15    286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:47 mem=3430.9M
[10/03 14:08:15    286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=3430.9M
[10/03 14:08:15    286s] Creating Lib Analyzer, finished. 
[10/03 14:08:15    286s] Effort level <high> specified for reg2reg path_group
[10/03 14:08:15    287s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2177.3M, totSessionCpu=0:04:48 **
[10/03 14:08:15    287s] Existing Dirty Nets : 0
[10/03 14:08:15    287s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:08:15    287s] #Taking db snapshot
[10/03 14:08:15    287s] #Taking db snapshot ... done
[10/03 14:08:15    287s] OPERPROF: Starting checkPlace at level 1, MEM:3400.9M, EPOCH TIME: 1696313295.689789
[10/03 14:08:15    287s] z: 2, totalTracks: 1
[10/03 14:08:15    287s] z: 4, totalTracks: 1
[10/03 14:08:15    287s] z: 6, totalTracks: 1
[10/03 14:08:15    287s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:08:15    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3400.9M, EPOCH TIME: 1696313295.694688
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:08:15    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3432.9M, EPOCH TIME: 1696313295.704681
[10/03 14:08:15    287s] Begin checking placement ... (start mem=3400.9M, init mem=3432.9M)
[10/03 14:08:15    287s] Begin checking exclusive groups violation ...
[10/03 14:08:15    287s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:08:15    287s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] Running CheckPlace using 8 threads!...
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] ...checkPlace MT is done!
[10/03 14:08:15    287s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3432.9M, EPOCH TIME: 1696313295.754592
[10/03 14:08:15    287s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:3432.9M, EPOCH TIME: 1696313295.761706
[10/03 14:08:15    287s] *info: Placed = 13248         
[10/03 14:08:15    287s] *info: Unplaced = 0           
[10/03 14:08:15    287s] Placement Density:100.00%(11523/11523)
[10/03 14:08:15    287s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:08:15    287s] All LLGs are deleted
[10/03 14:08:15    287s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3432.9M, EPOCH TIME: 1696313295.763647
[10/03 14:08:15    287s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:3432.9M, EPOCH TIME: 1696313295.765923
[10/03 14:08:15    287s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3432.9M)
[10/03 14:08:15    287s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.077, MEM:3432.9M, EPOCH TIME: 1696313295.766341
[10/03 14:08:15    287s]  Initial DC engine is -> aae
[10/03 14:08:15    287s]  
[10/03 14:08:15    287s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:08:15    287s]  
[10/03 14:08:15    287s]  
[10/03 14:08:15    287s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:08:15    287s]  
[10/03 14:08:15    287s] Reset EOS DB
[10/03 14:08:15    287s] Ignoring AAE DB Resetting ...
[10/03 14:08:15    287s]  Set Options for AAE Based Opt flow 
[10/03 14:08:15    287s] *** optDesign -postRoute ***
[10/03 14:08:15    287s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:08:15    287s] Setup Target Slack: user slack 0
[10/03 14:08:15    287s] Hold Target Slack: user slack 0
[10/03 14:08:15    287s] All LLGs are deleted
[10/03 14:08:15    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3432.9M, EPOCH TIME: 1696313295.777229
[10/03 14:08:15    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3432.9M, EPOCH TIME: 1696313295.777325
[10/03 14:08:15    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3432.9M, EPOCH TIME: 1696313295.779604
[10/03 14:08:15    287s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3528.9M, EPOCH TIME: 1696313295.782216
[10/03 14:08:15    287s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3528.9M, EPOCH TIME: 1696313295.785375
[10/03 14:08:15    287s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.005, MEM:3561.0M, EPOCH TIME: 1696313295.790190
[10/03 14:08:15    287s] Fast DP-INIT is on for default
[10/03 14:08:15    287s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:3561.0M, EPOCH TIME: 1696313295.791619
[10/03 14:08:15    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3432.9M, EPOCH TIME: 1696313295.794731
[10/03 14:08:15    287s] Multi-VT timing optimization disabled based on library information.
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:08:15    287s] Deleting Lib Analyzer.
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Deleting Cell Server End ...
[10/03 14:08:15    287s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:08:15    287s] Summary for sequential cells identification: 
[10/03 14:08:15    287s]   Identified SBFF number: 16
[10/03 14:08:15    287s]   Identified MBFF number: 0
[10/03 14:08:15    287s]   Identified SB Latch number: 0
[10/03 14:08:15    287s]   Identified MB Latch number: 0
[10/03 14:08:15    287s]   Not identified SBFF number: 0
[10/03 14:08:15    287s]   Not identified MBFF number: 0
[10/03 14:08:15    287s]   Not identified SB Latch number: 0
[10/03 14:08:15    287s]   Not identified MB Latch number: 0
[10/03 14:08:15    287s]   Number of sequential cells which are not FFs: 13
[10/03 14:08:15    287s]  Visiting view : generic_view
[10/03 14:08:15    287s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:15    287s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:15    287s]  Visiting view : generic_view
[10/03 14:08:15    287s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:15    287s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:15    287s] TLC MultiMap info (StdDelay):
[10/03 14:08:15    287s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:08:15    287s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:08:15    287s]  Setting StdDelay to: 33.1ps
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] TimeStamp Deleting Cell Server End ...
[10/03 14:08:15    287s] *** InitOpt #3 [finish] : cpu/real = 0:00:01.3/0:00:00.7 (1.9), totSession cpu/real = 0:04:47.9/0:04:11.4 (1.1), mem = 3432.9M
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] =============================================================================================
[10/03 14:08:15    287s]  Step TAT Report for InitOpt #3                                                 21.13-s100_1
[10/03 14:08:15    287s] =============================================================================================
[10/03 14:08:15    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:15    287s] ---------------------------------------------------------------------------------------------
[10/03 14:08:15    287s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:15    287s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:08:15    287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:15    287s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:15    287s] [ CheckPlace             ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:08:15    287s] [ MISC                   ]          0:00:00.4  (  60.4 % )     0:00:00.4 /  0:00:00.9    2.0
[10/03 14:08:15    287s] ---------------------------------------------------------------------------------------------
[10/03 14:08:15    287s]  InitOpt #3 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.3    1.9
[10/03 14:08:15    287s] ---------------------------------------------------------------------------------------------
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:08:15    287s] **INFO: flowCheckPoint #15 InitialSummary
[10/03 14:08:15    287s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3432.926M)
[10/03 14:08:15    287s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:08:15    287s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:08:15    287s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:08:15    287s] RC Extraction called in multi-corner(1) mode.
[10/03 14:08:15    287s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:08:15    287s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:08:15    287s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:08:15    287s] * Layer Id             : 1 - M1
[10/03 14:08:15    287s]       Thickness        : 0.13
[10/03 14:08:15    287s]       Min Width        : 0.07
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] * Layer Id             : 2 - M2
[10/03 14:08:15    287s]       Thickness        : 0.14
[10/03 14:08:15    287s]       Min Width        : 0.07
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] * Layer Id             : 3 - M3
[10/03 14:08:15    287s]       Thickness        : 0.14
[10/03 14:08:15    287s]       Min Width        : 0.07
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] * Layer Id             : 4 - M4
[10/03 14:08:15    287s]       Thickness        : 0.28
[10/03 14:08:15    287s]       Min Width        : 0.14
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] * Layer Id             : 5 - M5
[10/03 14:08:15    287s]       Thickness        : 0.28
[10/03 14:08:15    287s]       Min Width        : 0.14
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] * Layer Id             : 6 - M6
[10/03 14:08:15    287s]       Thickness        : 0.28
[10/03 14:08:15    287s]       Min Width        : 0.14
[10/03 14:08:15    287s]       Layer Dielectric : 4.1
[10/03 14:08:15    287s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:08:15    287s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:08:15    287s]       RC Corner Indexes            0   
[10/03 14:08:15    287s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:08:15    287s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:08:15    287s] Resistance Scaling Factor    : 1.00000 
[10/03 14:08:15    287s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:08:15    287s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:08:15    287s] Shrink Factor                : 1.00000
[10/03 14:08:15    287s] 
[10/03 14:08:15    287s] Trim Metal Layers:
[10/03 14:08:15    287s] LayerId::1 widthSet size::1
[10/03 14:08:15    287s] LayerId::2 widthSet size::1
[10/03 14:08:15    287s] LayerId::3 widthSet size::1
[10/03 14:08:15    287s] LayerId::4 widthSet size::1
[10/03 14:08:15    287s] LayerId::5 widthSet size::1
[10/03 14:08:15    287s] LayerId::6 widthSet size::1
[10/03 14:08:15    287s] eee: pegSigSF::1.070000
[10/03 14:08:15    287s] Initializing multi-corner resistance tables ...
[10/03 14:08:15    287s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:08:15    287s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:08:15    287s] eee: l::3 avDens::0.340811 usedTrk::2726.484847 availTrk::8000.000000 sigTrk::2726.484847
[10/03 14:08:15    287s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:08:15    287s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:08:15    287s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:08:15    287s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372101 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:08:15    288s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3432.9M)
[10/03 14:08:16    288s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:08:16    288s] Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 60.0015% (CPU Time= 0:00:00.4  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 3481.0M)
[10/03 14:08:16    288s] Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 3480.9M)
[10/03 14:08:16    288s] Extracted 90.0016% (CPU Time= 0:00:00.6  MEM= 3480.9M)
[10/03 14:08:16    288s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3484.9M)
[10/03 14:08:16    288s] Number of Extracted Resistors     : 136781
[10/03 14:08:16    288s] Number of Extracted Ground Cap.   : 143969
[10/03 14:08:16    288s] Number of Extracted Coupling Cap. : 269860
[10/03 14:08:16    288s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3452.934M)
[10/03 14:08:16    288s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:08:16    288s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3452.9M)
[10/03 14:08:16    288s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:08:17    288s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3452.934M)
[10/03 14:08:17    288s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3452.934M)
[10/03 14:08:17    288s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3452.934M)
[10/03 14:08:17    288s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:08:18    289s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3452.934M)
[10/03 14:08:18    289s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3452.934M)
[10/03 14:08:18    289s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:03.0  MEM: 3452.934M)
[10/03 14:08:18    289s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3435.207M)
[10/03 14:08:18    289s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3435.2M)
[10/03 14:08:18    289s] 
[10/03 14:08:18    289s] Trim Metal Layers:
[10/03 14:08:18    289s] LayerId::1 widthSet size::1
[10/03 14:08:18    289s] LayerId::2 widthSet size::1
[10/03 14:08:18    289s] LayerId::3 widthSet size::1
[10/03 14:08:18    289s] LayerId::4 widthSet size::1
[10/03 14:08:18    289s] LayerId::5 widthSet size::1
[10/03 14:08:18    289s] LayerId::6 widthSet size::1
[10/03 14:08:18    289s] eee: pegSigSF::1.070000
[10/03 14:08:18    289s] Initializing multi-corner resistance tables ...
[10/03 14:08:18    289s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:08:18    289s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:08:18    289s] eee: l::3 avDens::0.340811 usedTrk::2726.484847 availTrk::8000.000000 sigTrk::2726.484847
[10/03 14:08:18    289s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:08:18    289s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:08:18    289s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:08:18    289s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372101 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:08:18    289s] *** BuildHoldData #3 [begin] : totSession cpu/real = 0:04:49.8/0:04:13.8 (1.1), mem = 3463.8M
[10/03 14:08:18    289s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:08:18    289s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:08:18    290s] Starting delay calculation for Hold views
[10/03 14:08:18    290s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:08:18    290s] #################################################################################
[10/03 14:08:18    290s] # Design Stage: PostRoute
[10/03 14:08:18    290s] # Design Name: top
[10/03 14:08:18    290s] # Design Mode: 45nm
[10/03 14:08:18    290s] # Analysis Mode: MMMC OCV 
[10/03 14:08:18    290s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:08:18    290s] # Signoff Settings: SI Off 
[10/03 14:08:18    290s] #################################################################################
[10/03 14:08:18    290s] Topological Sorting (REAL = 0:00:00.0, MEM = 3461.8M, InitMEM = 3461.8M)
[10/03 14:08:18    290s] Calculate late delays in OCV mode...
[10/03 14:08:18    290s] Calculate early delays in OCV mode...
[10/03 14:08:18    290s] Start delay calculation (fullDC) (8 T). (MEM=3461.82)
[10/03 14:08:18    290s] End AAE Lib Interpolated Model. (MEM=3481.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:18    292s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:08:18    292s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:08:18    292s] Total number of fetched objects 7470
[10/03 14:08:18    292s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:08:18    292s] End delay calculation. (MEM=3790.94 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:08:18    292s] End delay calculation (fullDC). (MEM=3790.94 CPU=0:00:01.8 REAL=0:00:00.0)
[10/03 14:08:18    292s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 3790.9M) ***
[10/03 14:08:18    292s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:04:53 mem=3790.9M)
[10/03 14:08:18    292s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:00.0 totSessionCpu=0:04:53 mem=3790.9M ***
[10/03 14:08:19    292s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:08:19    292s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:08:19    293s] Starting delay calculation for Setup views
[10/03 14:08:19    293s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:08:19    293s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:08:19    293s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:08:19    293s] #################################################################################
[10/03 14:08:19    293s] # Design Stage: PostRoute
[10/03 14:08:19    293s] # Design Name: top
[10/03 14:08:19    293s] # Design Mode: 45nm
[10/03 14:08:19    293s] # Analysis Mode: MMMC OCV 
[10/03 14:08:19    293s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:08:19    293s] # Signoff Settings: SI On 
[10/03 14:08:19    293s] #################################################################################
[10/03 14:08:19    293s] Topological Sorting (REAL = 0:00:00.0, MEM = 3801.7M, InitMEM = 3801.7M)
[10/03 14:08:19    293s] Setting infinite Tws ...
[10/03 14:08:19    293s] First Iteration Infinite Tw... 
[10/03 14:08:19    293s] Calculate early delays in OCV mode...
[10/03 14:08:19    293s] Calculate late delays in OCV mode...
[10/03 14:08:19    293s] Start delay calculation (fullDC) (8 T). (MEM=3801.75)
[10/03 14:08:19    293s] End AAE Lib Interpolated Model. (MEM=3813.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:20    297s] Total number of fetched objects 7470
[10/03 14:08:20    297s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:08:20    297s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:08:20    297s] End delay calculation. (MEM=3794.39 CPU=0:00:03.1 REAL=0:00:01.0)
[10/03 14:08:20    297s] End delay calculation (fullDC). (MEM=3794.39 CPU=0:00:03.3 REAL=0:00:01.0)
[10/03 14:08:20    297s] *** CDM Built up (cpu=0:00:03.5  real=0:00:01.0  mem= 3794.4M) ***
[10/03 14:08:20    297s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3794.4M)
[10/03 14:08:20    297s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:08:20    297s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3794.4M)
[10/03 14:08:20    297s] 
[10/03 14:08:20    297s] Executing IPO callback for view pruning ..
[10/03 14:08:20    297s] Starting SI iteration 2
[10/03 14:08:20    297s] Calculate early delays in OCV mode...
[10/03 14:08:20    297s] Calculate late delays in OCV mode...
[10/03 14:08:20    297s] Start delay calculation (fullDC) (8 T). (MEM=3461.51)
[10/03 14:08:20    297s] End AAE Lib Interpolated Model. (MEM=3461.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:20    298s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:08:20    298s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:08:20    298s] Total number of fetched objects 7470
[10/03 14:08:20    298s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:08:20    298s] End delay calculation. (MEM=3819.01 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:08:20    298s] End delay calculation (fullDC). (MEM=3819.01 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:08:20    298s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3819.0M) ***
[10/03 14:08:20    299s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:04:59 mem=3817.0M)
[10/03 14:08:20    299s] End AAE Lib Interpolated Model. (MEM=3817.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:20    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3817.0M, EPOCH TIME: 1696313300.823585
[10/03 14:08:20    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:3849.0M, EPOCH TIME: 1696313300.836223
[10/03 14:08:20    299s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #3 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.5), totSession cpu/real = 0:04:59.5/0:04:16.5 (1.2), mem = 3847.5M
[10/03 14:08:20    299s] 
[10/03 14:08:20    299s] =============================================================================================
[10/03 14:08:20    299s]  Step TAT Report for BuildHoldData #3                                           21.13-s100_1
[10/03 14:08:20    299s] =============================================================================================
[10/03 14:08:20    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:20    299s] ---------------------------------------------------------------------------------------------
[10/03 14:08:20    299s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:20    299s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:08:20    299s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:08:20    299s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.4
[10/03 14:08:20    299s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:20    299s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:20    299s] [ TimingUpdate           ]      3   0:00:00.2  (   6.0 % )     0:00:02.0 /  0:00:07.9    4.0
[10/03 14:08:20    299s] [ FullDelayCalc          ]      2   0:00:01.8  (  66.0 % )     0:00:01.8 /  0:00:07.4    4.0
[10/03 14:08:20    299s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.1
[10/03 14:08:20    299s] [ MISC                   ]          0:00:00.6  (  20.9 % )     0:00:00.6 /  0:00:01.3    2.2
[10/03 14:08:20    299s] ---------------------------------------------------------------------------------------------
[10/03 14:08:20    299s]  BuildHoldData #3 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:09.6    3.5
[10/03 14:08:20    299s] ---------------------------------------------------------------------------------------------
[10/03 14:08:20    299s] 
[10/03 14:08:20    299s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2218.2M, totSessionCpu=0:04:59 **
[10/03 14:08:20    299s] OPTC: m1 20.0 20.0
[10/03 14:08:20    299s] Setting latch borrow mode to budget during optimization.
[10/03 14:08:21    299s] **INFO: flowCheckPoint #16 OptimizationPass1
[10/03 14:08:21    299s] Glitch fixing enabled
[10/03 14:08:21    299s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:08:21    299s] **INFO: Start fixing DRV (Mem = 3481.01M) ...
[10/03 14:08:21    299s] Begin: GigaOpt DRV Optimization
[10/03 14:08:21    299s] Glitch fixing enabled
[10/03 14:08:21    299s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:08:21    299s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:04:59.8/0:04:16.6 (1.2), mem = 3481.0M
[10/03 14:08:21    299s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:08:21    299s] End AAE Lib Interpolated Model. (MEM=3481.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:21    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.6
[10/03 14:08:21    299s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:08:21    299s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=3481.0M
[10/03 14:08:21    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:3481.0M, EPOCH TIME: 1696313301.060664
[10/03 14:08:21    299s] z: 2, totalTracks: 1
[10/03 14:08:21    299s] z: 4, totalTracks: 1
[10/03 14:08:21    299s] z: 6, totalTracks: 1
[10/03 14:08:21    299s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:08:21    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3481.0M, EPOCH TIME: 1696313301.067097
[10/03 14:08:21    299s] 
[10/03 14:08:21    299s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:08:21    299s] 
[10/03 14:08:21    299s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:08:21    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3513.0M, EPOCH TIME: 1696313301.079101
[10/03 14:08:21    299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3513.0M, EPOCH TIME: 1696313301.079175
[10/03 14:08:21    299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3513.0M, EPOCH TIME: 1696313301.081220
[10/03 14:08:21    299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3513.0MB).
[10/03 14:08:21    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:3513.0M, EPOCH TIME: 1696313301.083069
[10/03 14:08:21    299s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:08:21    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=3513.0M
[10/03 14:08:21    299s] #optDebug: Start CG creation (mem=3513.0M)
[10/03 14:08:21    299s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:08:21    300s] (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgPrt (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgEgp (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgPbk (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgNrb(cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgObs (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgCon (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s]  ...processing cgPdm (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3624.0M)
[10/03 14:08:21    300s] ### Creating RouteCongInterface, started
[10/03 14:08:21    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=3624.0M
[10/03 14:08:21    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=3624.0M
[10/03 14:08:21    300s] ### Creating RouteCongInterface, finished
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] Creating Lib Analyzer ...
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:08:21    300s] Summary for sequential cells identification: 
[10/03 14:08:21    300s]   Identified SBFF number: 16
[10/03 14:08:21    300s]   Identified MBFF number: 0
[10/03 14:08:21    300s]   Identified SB Latch number: 0
[10/03 14:08:21    300s]   Identified MB Latch number: 0
[10/03 14:08:21    300s]   Not identified SBFF number: 0
[10/03 14:08:21    300s]   Not identified MBFF number: 0
[10/03 14:08:21    300s]   Not identified SB Latch number: 0
[10/03 14:08:21    300s]   Not identified MB Latch number: 0
[10/03 14:08:21    300s]   Number of sequential cells which are not FFs: 13
[10/03 14:08:21    300s]  Visiting view : generic_view
[10/03 14:08:21    300s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:21    300s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:21    300s]  Visiting view : generic_view
[10/03 14:08:21    300s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:08:21    300s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:08:21    300s] TLC MultiMap info (StdDelay):
[10/03 14:08:21    300s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:08:21    300s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:08:21    300s]  Setting StdDelay to: 33.1ps
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:08:21    300s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:08:21    300s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:08:21    300s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:08:21    300s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:08:21    300s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:08:21    300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=3624.0M
[10/03 14:08:21    300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=3624.0M
[10/03 14:08:21    300s] Creating Lib Analyzer, finished. 
[10/03 14:08:21    300s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:08:21    300s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3965.5M, EPOCH TIME: 1696313301.548473
[10/03 14:08:21    300s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3965.5M, EPOCH TIME: 1696313301.548714
[10/03 14:08:21    300s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:08:21    300s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:08:21    300s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:08:21    300s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:08:21    300s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:08:21    300s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:08:21    300s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:08:21    300s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:08:21    300s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:08:21    300s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:08:21    300s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:08:21    300s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:08:21    300s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:08:21    300s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:08:21    300s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  3987.6M|
[10/03 14:08:21    300s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] ###############################################################################
[10/03 14:08:21    300s] #
[10/03 14:08:21    300s] #  Large fanout net report:  
[10/03 14:08:21    300s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:08:21    300s] #     - current density: 100.00
[10/03 14:08:21    300s] #
[10/03 14:08:21    300s] #  List of high fanout nets:
[10/03 14:08:21    300s] #
[10/03 14:08:21    300s] ###############################################################################
[10/03 14:08:21    300s] Bottom Preferred Layer:
[10/03 14:08:21    300s]     None
[10/03 14:08:21    300s] Via Pillar Rule:
[10/03 14:08:21    300s]     None
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] =======================================================================
[10/03 14:08:21    300s]                 Reasons for remaining drv violations
[10/03 14:08:21    300s] =======================================================================
[10/03 14:08:21    300s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] MultiBuffering failure reasons
[10/03 14:08:21    300s] ------------------------------------------------
[10/03 14:08:21    300s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3987.6M) ***
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] Begin: glitch net info
[10/03 14:08:21    300s] glitch slack range: number of glitch nets
[10/03 14:08:21    300s] glitch slack < -0.32 : 0
[10/03 14:08:21    300s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:08:21    300s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:08:21    300s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:08:21    300s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:08:21    300s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:08:21    300s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:08:21    300s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:08:21    300s] -0.04 < glitch slack : 0
[10/03 14:08:21    300s] End: glitch net info
[10/03 14:08:21    300s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:08:21    300s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3778.2M, EPOCH TIME: 1696313301.808124
[10/03 14:08:21    300s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:3586.9M, EPOCH TIME: 1696313301.827428
[10/03 14:08:21    300s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:08:21    300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.6
[10/03 14:08:21    300s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:05:00.9/0:04:17.4 (1.2), mem = 3586.9M
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] =============================================================================================
[10/03 14:08:21    300s]  Step TAT Report for DrvOpt #3                                                  21.13-s100_1
[10/03 14:08:21    300s] =============================================================================================
[10/03 14:08:21    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:21    300s] ---------------------------------------------------------------------------------------------
[10/03 14:08:21    300s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:08:21    300s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:08:21    300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    2.1
[10/03 14:08:21    300s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.5
[10/03 14:08:21    300s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:08:21    300s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:08:21    300s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ OptEval                ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:08:21    300s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    6.2
[10/03 14:08:21    300s] [ DrvComputeSummary      ]      2   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:08:21    300s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:21    300s] [ MISC                   ]          0:00:00.2  (  23.9 % )     0:00:00.2 /  0:00:00.2    1.3
[10/03 14:08:21    300s] ---------------------------------------------------------------------------------------------
[10/03 14:08:21    300s]  DrvOpt #3 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:08:21    300s] ---------------------------------------------------------------------------------------------
[10/03 14:08:21    300s] 
[10/03 14:08:21    300s] drv optimizer changes nothing and skips refinePlace
[10/03 14:08:21    300s] End: GigaOpt DRV Optimization
[10/03 14:08:21    300s] **optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2291.0M, totSessionCpu=0:05:01 **
[10/03 14:08:21    300s] *info:
[10/03 14:08:21    300s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3586.91M).
[10/03 14:08:21    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3586.9M, EPOCH TIME: 1696313301.838569
[10/03 14:08:21    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3579.6M, EPOCH TIME: 1696313301.853774
[10/03 14:08:21    301s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3586.9M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2290.2M, totSessionCpu=0:05:01 **
[10/03 14:08:22    301s]   DRV Snapshot: (REF)
[10/03 14:08:22    301s]          Tran DRV: 1 (1)
[10/03 14:08:22    301s]           Cap DRV: 0 (0)
[10/03 14:08:22    301s]        Fanout DRV: 0 (0)
[10/03 14:08:22    301s]            Glitch: 0 (0)
[10/03 14:08:22    301s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:08:22    301s] *** Check timing (0:00:00.0)
[10/03 14:08:22    301s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:08:22    301s] Deleting Lib Analyzer.
[10/03 14:08:22    301s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:08:22    301s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:08:22    301s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:08:22    301s] End AAE Lib Interpolated Model. (MEM=3751.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:22    301s] *** WnsOpt #3 [begin] : totSession cpu/real = 0:05:01.3/0:04:17.6 (1.2), mem = 3751.9M
[10/03 14:08:22    301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.7
[10/03 14:08:22    301s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:08:22    301s] ### Creating PhyDesignMc. totSessionCpu=0:05:01 mem=3751.9M
[10/03 14:08:22    301s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:08:22    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:3751.9M, EPOCH TIME: 1696313302.031760
[10/03 14:08:22    301s] z: 2, totalTracks: 1
[10/03 14:08:22    301s] z: 4, totalTracks: 1
[10/03 14:08:22    301s] z: 6, totalTracks: 1
[10/03 14:08:22    301s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:08:22    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3751.9M, EPOCH TIME: 1696313302.038202
[10/03 14:08:22    301s] 
[10/03 14:08:22    301s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:08:22    301s] 
[10/03 14:08:22    301s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:08:22    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:3753.4M, EPOCH TIME: 1696313302.050348
[10/03 14:08:22    301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3753.4M, EPOCH TIME: 1696313302.050425
[10/03 14:08:22    301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3753.4M, EPOCH TIME: 1696313302.052591
[10/03 14:08:22    301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3753.4MB).
[10/03 14:08:22    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:3753.4M, EPOCH TIME: 1696313302.054470
[10/03 14:08:22    301s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:08:22    301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=3753.4M
[10/03 14:08:22    301s] ### Creating RouteCongInterface, started
[10/03 14:08:22    301s] ### Creating RouteCongInterface, finished
[10/03 14:08:22    301s] 
[10/03 14:08:22    301s] Creating Lib Analyzer ...
[10/03 14:08:22    301s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:08:22    301s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:08:22    301s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:08:22    301s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:08:22    301s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:08:22    301s] 
[10/03 14:08:22    301s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:08:22    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=3753.4M
[10/03 14:08:22    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=3753.4M
[10/03 14:08:22    301s] Creating Lib Analyzer, finished. 
[10/03 14:08:22    301s] *info: 19 clock nets excluded
[10/03 14:08:22    301s] *info: 64 no-driver nets excluded.
[10/03 14:08:22    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.4
[10/03 14:08:22    302s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:08:22    302s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:08:22    302s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:08:22    302s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:08:22    302s] Optimizer WNS Pass 0
[10/03 14:08:22    302s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:22    302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4005.5M, EPOCH TIME: 1696313302.757178
[10/03 14:08:22    302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4005.5M, EPOCH TIME: 1696313302.757391
[10/03 14:08:22    302s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:08:22    302s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:08:22    302s] Active Path Group: reg2reg  
[10/03 14:08:22    302s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:22    302s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:08:22    302s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:22    302s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4007.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:23    304s] Starting generalSmallTnsOpt
[10/03 14:08:23    304s] Ending generalSmallTnsOpt End
[10/03 14:08:23    304s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4449.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:23    304s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:23    304s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:23    304s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:08:23    304s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:23    304s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4449.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:23    305s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4468.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:23    305s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4468.5M) ***
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4468.5M) ***
[10/03 14:08:23    305s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:23    305s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:08:23    305s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:08:23    305s] Re Calculate Delays on 0 Nets
[10/03 14:08:23    305s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:23    305s] Bottom Preferred Layer:
[10/03 14:08:23    305s]     None
[10/03 14:08:23    305s] Via Pillar Rule:
[10/03 14:08:23    305s]     None
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s] *** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4468.5M) ***
[10/03 14:08:23    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.4
[10/03 14:08:23    305s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:08:23    305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4259.1M, EPOCH TIME: 1696313303.874635
[10/03 14:08:23    305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.043, MEM:3654.8M, EPOCH TIME: 1696313303.917969
[10/03 14:08:23    305s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:08:23    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.7
[10/03 14:08:23    305s] *** WnsOpt #3 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:05:05.5/0:04:19.5 (1.2), mem = 3654.8M
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s] =============================================================================================
[10/03 14:08:23    305s]  Step TAT Report for WnsOpt #3                                                  21.13-s100_1
[10/03 14:08:23    305s] =============================================================================================
[10/03 14:08:23    305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:23    305s] ---------------------------------------------------------------------------------------------
[10/03 14:08:23    305s] [ SkewClock              ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:08:23    305s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:08:23    305s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:08:23    305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:08:23    305s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:08:23    305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ TransformInit          ]      1   0:00:00.3  (  13.4 % )     0:00:00.5 /  0:00:00.5    1.0
[10/03 14:08:23    305s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:08:23    305s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:01.0 /  0:00:03.1    3.0
[10/03 14:08:23    305s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.5
[10/03 14:08:23    305s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.0 % )     0:00:00.9 /  0:00:03.0    3.4
[10/03 14:08:23    305s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ OptEval                ]      6   0:00:00.7  (  39.4 % )     0:00:00.7 /  0:00:02.7    3.6
[10/03 14:08:23    305s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:08:23    305s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:23    305s] [ MISC                   ]          0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:08:23    305s] ---------------------------------------------------------------------------------------------
[10/03 14:08:23    305s]  WnsOpt #3 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:08:23    305s] ---------------------------------------------------------------------------------------------
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:08:23    305s] End: GigaOpt Optimization in WNS mode
[10/03 14:08:23    305s] Skipping post route harden opt
[10/03 14:08:23    305s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:08:23    305s] Deleting Lib Analyzer.
[10/03 14:08:23    305s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:08:23    305s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:08:23    305s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:08:23    305s] End AAE Lib Interpolated Model. (MEM=3654.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:23    305s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:05:05.5/0:04:19.5 (1.2), mem = 3654.8M
[10/03 14:08:23    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.8
[10/03 14:08:23    305s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:08:23    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=3654.8M
[10/03 14:08:23    305s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:08:23    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:3654.8M, EPOCH TIME: 1696313303.947950
[10/03 14:08:23    305s] z: 2, totalTracks: 1
[10/03 14:08:23    305s] z: 4, totalTracks: 1
[10/03 14:08:23    305s] z: 6, totalTracks: 1
[10/03 14:08:23    305s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:08:23    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3654.8M, EPOCH TIME: 1696313303.955001
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:08:23    305s] 
[10/03 14:08:23    305s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:08:23    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:3647.5M, EPOCH TIME: 1696313303.970610
[10/03 14:08:23    305s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3647.5M, EPOCH TIME: 1696313303.970699
[10/03 14:08:23    305s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3647.5M, EPOCH TIME: 1696313303.972861
[10/03 14:08:23    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3647.5MB).
[10/03 14:08:23    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:3647.5M, EPOCH TIME: 1696313303.975003
[10/03 14:08:24    305s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:08:24    305s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=3647.5M
[10/03 14:08:24    305s] ### Creating RouteCongInterface, started
[10/03 14:08:24    305s] ### Creating RouteCongInterface, finished
[10/03 14:08:24    305s] 
[10/03 14:08:24    305s] Creating Lib Analyzer ...
[10/03 14:08:24    305s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:08:24    305s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:08:24    305s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:08:24    305s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:08:24    305s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:08:24    305s] 
[10/03 14:08:24    305s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:08:24    305s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:06 mem=3649.5M
[10/03 14:08:24    305s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:06 mem=3649.5M
[10/03 14:08:24    305s] Creating Lib Analyzer, finished. 
[10/03 14:08:24    306s] *info: 19 clock nets excluded
[10/03 14:08:24    306s] *info: 64 no-driver nets excluded.
[10/03 14:08:24    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.5
[10/03 14:08:24    306s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:08:24    306s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:08:24    306s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:08:24    306s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:08:24    306s] Optimizer TNS Opt
[10/03 14:08:24    306s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:24    306s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4029.2M, EPOCH TIME: 1696313304.479340
[10/03 14:08:24    306s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4029.2M, EPOCH TIME: 1696313304.479546
[10/03 14:08:24    306s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:08:24    306s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:08:24    306s] Active Path Group: reg2reg  
[10/03 14:08:24    306s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:24    306s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:08:24    306s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:24    306s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4029.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:24    306s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4160.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:08:24    306s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4160.4M) ***
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4160.4M) ***
[10/03 14:08:24    306s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:24    306s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:08:24    306s] Re Calculate Delays on 0 Nets
[10/03 14:08:24    306s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:08:24    306s] Bottom Preferred Layer:
[10/03 14:08:24    306s]     None
[10/03 14:08:24    306s] Via Pillar Rule:
[10/03 14:08:24    306s]     None
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4160.4M) ***
[10/03 14:08:24    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.5
[10/03 14:08:24    306s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:08:24    306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3951.0M, EPOCH TIME: 1696313304.684337
[10/03 14:08:24    306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:3671.7M, EPOCH TIME: 1696313304.704725
[10/03 14:08:24    306s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:08:24    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.8
[10/03 14:08:24    306s] *** TnsOpt #2 [finish] : cpu/real = 0:00:01.2/0:00:00.8 (1.5), totSession cpu/real = 0:05:06.7/0:04:20.3 (1.2), mem = 3671.7M
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] =============================================================================================
[10/03 14:08:24    306s]  Step TAT Report for TnsOpt #2                                                  21.13-s100_1
[10/03 14:08:24    306s] =============================================================================================
[10/03 14:08:24    306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:24    306s] ---------------------------------------------------------------------------------------------
[10/03 14:08:24    306s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:08:24    306s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.5 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:08:24    306s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:08:24    306s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:08:24    306s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ TransformInit          ]      1   0:00:00.2  (  24.6 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:08:24    306s] [ OptimizationStep       ]      1   0:00:00.0  (   3.2 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:08:24    306s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:08:24    306s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ OptEval                ]      2   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.2    3.2
[10/03 14:08:24    306s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:24    306s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:08:24    306s] [ MISC                   ]          0:00:00.1  (  15.7 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:08:24    306s] ---------------------------------------------------------------------------------------------
[10/03 14:08:24    306s]  TnsOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.2    1.5
[10/03 14:08:24    306s] ---------------------------------------------------------------------------------------------
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:08:24    306s] End: GigaOpt Optimization in TNS mode
[10/03 14:08:24    306s]   Timing Snapshot: (REF)
[10/03 14:08:24    306s]      Weighted WNS: -0.010
[10/03 14:08:24    306s]       All  PG WNS: -0.010
[10/03 14:08:24    306s]       High PG WNS: -0.010
[10/03 14:08:24    306s]       All  PG TNS: -0.026
[10/03 14:08:24    306s]       High PG TNS: -0.026
[10/03 14:08:24    306s]       Low  PG TNS: 0.000
[10/03 14:08:24    306s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] **INFO: flowCheckPoint #17 OptimizationPreEco
[10/03 14:08:24    306s] Running postRoute recovery in preEcoRoute mode
[10/03 14:08:24    306s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2342.1M, totSessionCpu=0:05:07 **
[10/03 14:08:24    306s]   DRV Snapshot: (TGT)
[10/03 14:08:24    306s]          Tran DRV: 1 (1)
[10/03 14:08:24    306s]           Cap DRV: 0 (0)
[10/03 14:08:24    306s]        Fanout DRV: 0 (0)
[10/03 14:08:24    306s]            Glitch: 0 (0)
[10/03 14:08:24    306s] Checking DRV degradation...
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] Recovery Manager:
[10/03 14:08:24    306s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:08:24    306s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:08:24    306s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:08:24    306s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:08:24    306s] 
[10/03 14:08:24    306s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:08:24    306s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3663.68M, totSessionCpu=0:05:07).
[10/03 14:08:24    306s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2340.9M, totSessionCpu=0:05:07 **
[10/03 14:08:24    306s] 
[10/03 14:08:24    307s]   DRV Snapshot: (REF)
[10/03 14:08:24    307s]          Tran DRV: 1 (1)
[10/03 14:08:24    307s]           Cap DRV: 0 (0)
[10/03 14:08:24    307s]        Fanout DRV: 0 (0)
[10/03 14:08:24    307s]            Glitch: 0 (0)
[10/03 14:08:24    307s] Skipping post route harden opt
[10/03 14:08:24    307s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:08:24    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3835.4M
[10/03 14:08:24    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3835.4M
[10/03 14:08:24    307s] Default Rule : ""
[10/03 14:08:24    307s] Non Default Rules :
[10/03 14:08:24    307s] Worst Slack : -0.010 ns
[10/03 14:08:24    307s] 
[10/03 14:08:24    307s] Start Layer Assignment ...
[10/03 14:08:24    307s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:08:24    307s] 
[10/03 14:08:24    307s] Select 0 cadidates out of 7264.
[10/03 14:08:24    307s] No critical nets selected. Skipped !
[10/03 14:08:24    307s] GigaOpt: setting up router preferences
[10/03 14:08:24    307s] GigaOpt: 0 nets assigned router directives
[10/03 14:08:24    307s] 
[10/03 14:08:24    307s] Start Assign Priority Nets ...
[10/03 14:08:24    307s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:08:24    307s] Existing Priority Nets 0 (0.0%)
[10/03 14:08:24    307s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:08:24    307s] 
[10/03 14:08:24    307s] Set Prefer Layer Routing Effort ...
[10/03 14:08:24    307s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:08:24    307s] 
[10/03 14:08:24    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3835.4M
[10/03 14:08:24    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3835.4M
[10/03 14:08:24    307s] #optDebug: Start CG creation (mem=3835.4M)
[10/03 14:08:24    307s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:08:25    307s] (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgPrt (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgEgp (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgPbk (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgNrb(cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgObs (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgCon (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s]  ...processing cgPdm (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3879.1M)
[10/03 14:08:25    307s] Default Rule : ""
[10/03 14:08:25    307s] Non Default Rules :
[10/03 14:08:25    307s] Worst Slack : -0.010 ns
[10/03 14:08:25    307s] 
[10/03 14:08:25    307s] Start Layer Assignment ...
[10/03 14:08:25    307s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:08:25    307s] 
[10/03 14:08:25    307s] Select 0 cadidates out of 7264.
[10/03 14:08:25    307s] No critical nets selected. Skipped !
[10/03 14:08:25    307s] GigaOpt: setting up router preferences
[10/03 14:08:25    307s] GigaOpt: 0 nets assigned router directives
[10/03 14:08:25    307s] 
[10/03 14:08:25    307s] Start Assign Priority Nets ...
[10/03 14:08:25    307s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:08:25    307s] Existing Priority Nets 0 (0.0%)
[10/03 14:08:25    307s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:08:25    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3879.1M
[10/03 14:08:25    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3879.1M
[10/03 14:08:25    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3879.1M, EPOCH TIME: 1696313305.071066
[10/03 14:08:25    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:3880.6M, EPOCH TIME: 1696313305.086239
[10/03 14:08:25    307s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:08:25    307s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2280.3M, totSessionCpu=0:05:08 **
[10/03 14:08:25    307s] **INFO: flowCheckPoint #18 GlobalDetailRoute
[10/03 14:08:25    307s] -routeWithEco false                       # bool, default=false
[10/03 14:08:25    307s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:08:25    307s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:08:25    307s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:08:25    307s] Existing Dirty Nets : 0
[10/03 14:08:25    307s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:08:25    307s] Reset Dirty Nets : 0
[10/03 14:08:25    307s] *** EcoRoute #3 [begin] : totSession cpu/real = 0:05:07.6/0:04:20.8 (1.2), mem = 3600.6M
[10/03 14:08:25    307s] 
[10/03 14:08:25    307s] globalDetailRoute
[10/03 14:08:25    307s] 
[10/03 14:08:25    307s] #Start globalDetailRoute on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    307s] #
[10/03 14:08:25    307s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:08:25    307s] ### Time Record (Pre Callback) is installed.
[10/03 14:08:25    307s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 3628.613M)
[10/03 14:08:25    307s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:08:25    307s] ### Time Record (DB Import) is installed.
[10/03 14:08:25    307s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:08:25    307s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:08:25    307s] ### Net info: total nets: 7264
[10/03 14:08:25    307s] ### Net info: dirty nets: 0
[10/03 14:08:25    307s] ### Net info: marked as disconnected nets: 0
[10/03 14:08:25    307s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:08:25    307s] #num needed restored net=0
[10/03 14:08:25    307s] #need_extraction net=0 (total=7264)
[10/03 14:08:25    307s] ### Net info: fully routed nets: 7198
[10/03 14:08:25    307s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:08:25    307s] ### Net info: unrouted nets: 0
[10/03 14:08:25    307s] ### Net info: re-extraction nets: 0
[10/03 14:08:25    307s] ### Net info: ignored nets: 0
[10/03 14:08:25    307s] ### Net info: skip routing nets: 0
[10/03 14:08:25    308s] ### import design signature (84): route=1829471280 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:08:25    308s] ### Time Record (DB Import) is uninstalled.
[10/03 14:08:25    308s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:08:25    308s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:08:25    308s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:08:25    308s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:08:25    308s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:08:25    308s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:08:25    308s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:08:25    308s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:08:25    308s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is installed.
[10/03 14:08:25    308s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:08:25    308s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:08:25    308s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:08:25    308s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:08:25    308s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:08:25    308s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:08:25    308s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:08:25    308s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:08:25    308s] ### Time Record (Global Routing) is installed.
[10/03 14:08:25    308s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:08:25    308s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:08:25    308s] #Total number of routable nets = 7198.
[10/03 14:08:25    308s] #Total number of nets in the design = 7264.
[10/03 14:08:25    308s] #7198 routable nets have routed wires.
[10/03 14:08:25    308s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:08:25    308s] #No nets have been global routed.
[10/03 14:08:25    308s] #Using multithreading with 8 threads.
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is installed.
[10/03 14:08:25    308s] #Start routing data preparation on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:08:25    308s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:08:25    308s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:08:25    308s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:08:25    308s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:08:25    308s] #Build and mark too close pins for the same net.
[10/03 14:08:25    308s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:08:25    308s] #Initial pin access analysis.
[10/03 14:08:25    308s] #Detail pin access analysis.
[10/03 14:08:25    308s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:08:25    308s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:08:25    308s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:08:25    308s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:08:25    308s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:08:25    308s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:08:25    308s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:08:25    308s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:08:25    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2284.20 (MB), peak = 2813.53 (MB)
[10/03 14:08:25    308s] #Regenerating Ggrids automatically.
[10/03 14:08:25    308s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:08:25    308s] #Using automatically generated G-grids.
[10/03 14:08:25    308s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:08:25    308s] #Done routing data preparation.
[10/03 14:08:25    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.34 (MB), peak = 2813.53 (MB)
[10/03 14:08:25    308s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Finished routing data preparation on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Cpu time = 00:00:00
[10/03 14:08:25    308s] #Elapsed time = 00:00:00
[10/03 14:08:25    308s] #Increased memory = 7.35 (MB)
[10/03 14:08:25    308s] #Total memory = 2287.34 (MB)
[10/03 14:08:25    308s] #Peak memory = 2813.53 (MB)
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:08:25    308s] ### Time Record (Global Routing) is installed.
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Start global routing on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Start global routing initialization on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:08:25    308s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is installed.
[10/03 14:08:25    308s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:08:25    308s] ### track-assign external-init starts on Tue Oct  3 14:08:25 2023 with memory = 2287.34 (MB), peak = 2813.53 (MB)
[10/03 14:08:25    308s] ### Time Record (Track Assignment) is installed.
[10/03 14:08:25    308s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:08:25    308s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.7 GB --2.04 [8]--
[10/03 14:08:25    308s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:08:25    308s] #Cpu time = 00:00:01
[10/03 14:08:25    308s] #Elapsed time = 00:00:00
[10/03 14:08:25    308s] #Increased memory = 7.41 (MB)
[10/03 14:08:25    308s] #Total memory = 2287.34 (MB)
[10/03 14:08:25    308s] #Peak memory = 2813.53 (MB)
[10/03 14:08:25    308s] #Using multithreading with 8 threads.
[10/03 14:08:25    308s] ### Time Record (Detail Routing) is installed.
[10/03 14:08:25    308s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:08:25    308s] #
[10/03 14:08:25    308s] #Start Detail Routing..
[10/03 14:08:25    308s] #start initial detail routing ...
[10/03 14:08:25    308s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:08:25    309s] ### Routing stats:
[10/03 14:08:25    309s] #   number of violations = 0
[10/03 14:08:25    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2291.16 (MB), peak = 2813.53 (MB)
[10/03 14:08:25    309s] #Complete Detail Routing.
[10/03 14:08:25    309s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:08:25    309s] #Total wire length = 104062 um.
[10/03 14:08:25    309s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal3 = 35963 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:08:25    309s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:08:25    309s] #Total number of vias = 56978
[10/03 14:08:25    309s] #Up-Via Summary (total 56978):
[10/03 14:08:25    309s] #           
[10/03 14:08:25    309s] #-----------------------
[10/03 14:08:25    309s] # metal1          25313
[10/03 14:08:25    309s] # metal2          20887
[10/03 14:08:25    309s] # metal3           7589
[10/03 14:08:25    309s] # metal4           1959
[10/03 14:08:25    309s] # metal5           1230
[10/03 14:08:25    309s] #-----------------------
[10/03 14:08:25    309s] #                 56978 
[10/03 14:08:25    309s] #
[10/03 14:08:25    309s] #Total number of DRC violations = 0
[10/03 14:08:25    309s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:08:25    309s] #Cpu time = 00:00:00
[10/03 14:08:25    309s] #Elapsed time = 00:00:00
[10/03 14:08:25    309s] #Increased memory = 3.82 (MB)
[10/03 14:08:25    309s] #Total memory = 2291.16 (MB)
[10/03 14:08:25    309s] #Peak memory = 2813.53 (MB)
[10/03 14:08:25    309s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:08:25    309s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:08:25    309s] #
[10/03 14:08:25    309s] #Start Post Route wire spreading..
[10/03 14:08:25    309s] #
[10/03 14:08:25    309s] #Start data preparation for wire spreading...
[10/03 14:08:25    309s] #
[10/03 14:08:25    309s] #Data preparation is done on Tue Oct  3 14:08:25 2023
[10/03 14:08:25    309s] #
[10/03 14:08:25    309s] ### track-assign engine-init starts on Tue Oct  3 14:08:25 2023 with memory = 2291.16 (MB), peak = 2813.53 (MB)
[10/03 14:08:26    309s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.7 GB --1.17 [8]--
[10/03 14:08:26    309s] #
[10/03 14:08:26    309s] #Start Post Route Wire Spread.
[10/03 14:08:26    309s] #Done with 121 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:08:26    310s] #Complete Post Route Wire Spread.
[10/03 14:08:26    310s] #
[10/03 14:08:26    310s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:08:26    310s] #Total wire length = 104062 um.
[10/03 14:08:26    310s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:08:26    310s] #Total number of vias = 56978
[10/03 14:08:26    310s] #Up-Via Summary (total 56978):
[10/03 14:08:26    310s] #           
[10/03 14:08:26    310s] #-----------------------
[10/03 14:08:26    310s] # metal1          25313
[10/03 14:08:26    310s] # metal2          20887
[10/03 14:08:26    310s] # metal3           7589
[10/03 14:08:26    310s] # metal4           1959
[10/03 14:08:26    310s] # metal5           1230
[10/03 14:08:26    310s] #-----------------------
[10/03 14:08:26    310s] #                 56978 
[10/03 14:08:26    310s] #
[10/03 14:08:26    310s] #   number of violations = 0
[10/03 14:08:26    310s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2288.70 (MB), peak = 2813.53 (MB)
[10/03 14:08:26    310s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:08:26    310s] #Total number of DRC violations = 0
[10/03 14:08:26    310s] #Post Route wire spread is done.
[10/03 14:08:26    310s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:08:26    310s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:08:26    310s] #Total wire length = 104062 um.
[10/03 14:08:26    310s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:08:26    310s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:08:26    310s] #Total number of vias = 56978
[10/03 14:08:26    310s] #Up-Via Summary (total 56978):
[10/03 14:08:26    310s] #           
[10/03 14:08:26    310s] #-----------------------
[10/03 14:08:26    310s] # metal1          25313
[10/03 14:08:26    310s] # metal2          20887
[10/03 14:08:26    310s] # metal3           7589
[10/03 14:08:26    310s] # metal4           1959
[10/03 14:08:26    310s] # metal5           1230
[10/03 14:08:26    310s] #-----------------------
[10/03 14:08:26    310s] #                 56978 
[10/03 14:08:26    310s] #
[10/03 14:08:26    310s] #detailRoute Statistics:
[10/03 14:08:26    310s] #Cpu time = 00:00:01
[10/03 14:08:26    310s] #Elapsed time = 00:00:01
[10/03 14:08:26    310s] #Increased memory = 1.36 (MB)
[10/03 14:08:26    310s] #Total memory = 2288.70 (MB)
[10/03 14:08:26    310s] #Peak memory = 2813.53 (MB)
[10/03 14:08:26    310s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:08:26    310s] ### global_detail_route design signature (97): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:08:26    310s] ### Time Record (DB Export) is installed.
[10/03 14:08:26    310s] ### export design design signature (98): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2044275505 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:08:26    310s] #	no debugging net set
[10/03 14:08:26    310s] ### Time Record (DB Export) is uninstalled.
[10/03 14:08:26    310s] ### Time Record (Post Callback) is installed.
[10/03 14:08:26    310s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:08:26    310s] #
[10/03 14:08:26    310s] #globalDetailRoute statistics:
[10/03 14:08:26    310s] #Cpu time = 00:00:03
[10/03 14:08:26    310s] #Elapsed time = 00:00:01
[10/03 14:08:26    310s] #Increased memory = 4.92 (MB)
[10/03 14:08:26    310s] #Total memory = 2285.22 (MB)
[10/03 14:08:26    310s] #Peak memory = 2813.53 (MB)
[10/03 14:08:26    310s] #Number of warnings = 1
[10/03 14:08:26    310s] #Total number of warnings = 6
[10/03 14:08:26    310s] #Number of fails = 0
[10/03 14:08:26    310s] #Total number of fails = 0
[10/03 14:08:26    310s] #Complete globalDetailRoute on Tue Oct  3 14:08:26 2023
[10/03 14:08:26    310s] #
[10/03 14:08:26    310s] ### import design signature (99): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:08:26    310s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:08:26    310s] ### 
[10/03 14:08:26    310s] ###   Scalability Statistics
[10/03 14:08:26    310s] ### 
[10/03 14:08:26    310s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:08:26    310s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:08:26    310s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:08:26    310s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:08:26    310s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[10/03 14:08:26    310s] ###   Entire Command                |        00:00:03|        00:00:01|             2.1|
[10/03 14:08:26    310s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:08:26    310s] ### 
[10/03 14:08:26    310s] *** EcoRoute #3 [finish] : cpu/real = 0:00:03.0/0:00:01.4 (2.1), totSession cpu/real = 0:05:10.5/0:04:22.3 (1.2), mem = 3582.5M
[10/03 14:08:26    310s] 
[10/03 14:08:26    310s] =============================================================================================
[10/03 14:08:26    310s]  Step TAT Report for EcoRoute #3                                                21.13-s100_1
[10/03 14:08:26    310s] =============================================================================================
[10/03 14:08:26    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:26    310s] ---------------------------------------------------------------------------------------------
[10/03 14:08:26    310s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:26    310s] [ DetailRoute            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.4    3.5
[10/03 14:08:26    310s] [ MISC                   ]          0:00:01.3  (  92.5 % )     0:00:01.3 /  0:00:02.6    1.9
[10/03 14:08:26    310s] ---------------------------------------------------------------------------------------------
[10/03 14:08:26    310s]  EcoRoute #3 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:03.0    2.1
[10/03 14:08:26    310s] ---------------------------------------------------------------------------------------------
[10/03 14:08:26    310s] 
[10/03 14:08:26    310s] **optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2271.5M, totSessionCpu=0:05:11 **
[10/03 14:08:26    310s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:08:26    310s] **INFO: flowCheckPoint #19 PostEcoSummary
[10/03 14:08:26    310s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:08:26    310s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:08:26    310s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:08:26    310s] RC Extraction called in multi-corner(1) mode.
[10/03 14:08:26    310s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:08:26    310s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:08:26    310s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:08:26    310s] * Layer Id             : 1 - M1
[10/03 14:08:26    310s]       Thickness        : 0.13
[10/03 14:08:26    310s]       Min Width        : 0.07
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] * Layer Id             : 2 - M2
[10/03 14:08:26    310s]       Thickness        : 0.14
[10/03 14:08:26    310s]       Min Width        : 0.07
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] * Layer Id             : 3 - M3
[10/03 14:08:26    310s]       Thickness        : 0.14
[10/03 14:08:26    310s]       Min Width        : 0.07
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] * Layer Id             : 4 - M4
[10/03 14:08:26    310s]       Thickness        : 0.28
[10/03 14:08:26    310s]       Min Width        : 0.14
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] * Layer Id             : 5 - M5
[10/03 14:08:26    310s]       Thickness        : 0.28
[10/03 14:08:26    310s]       Min Width        : 0.14
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] * Layer Id             : 6 - M6
[10/03 14:08:26    310s]       Thickness        : 0.28
[10/03 14:08:26    310s]       Min Width        : 0.14
[10/03 14:08:26    310s]       Layer Dielectric : 4.1
[10/03 14:08:26    310s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:08:26    310s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:08:26    310s]       RC Corner Indexes            0   
[10/03 14:08:26    310s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:08:26    310s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:08:26    310s] Resistance Scaling Factor    : 1.00000 
[10/03 14:08:26    310s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:08:26    310s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:08:26    310s] Shrink Factor                : 1.00000
[10/03 14:08:26    310s] 
[10/03 14:08:26    310s] Trim Metal Layers:
[10/03 14:08:26    310s] LayerId::1 widthSet size::1
[10/03 14:08:26    310s] LayerId::2 widthSet size::1
[10/03 14:08:26    310s] LayerId::3 widthSet size::1
[10/03 14:08:26    310s] LayerId::4 widthSet size::1
[10/03 14:08:26    310s] LayerId::5 widthSet size::1
[10/03 14:08:26    310s] LayerId::6 widthSet size::1
[10/03 14:08:26    310s] eee: pegSigSF::1.070000
[10/03 14:08:26    310s] Initializing multi-corner resistance tables ...
[10/03 14:08:26    310s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:08:26    310s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:08:26    310s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:08:26    310s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:08:26    310s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:08:26    310s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:08:26    310s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:08:26    310s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3582.5M)
[10/03 14:08:26    310s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:08:26    310s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3618.5M)
[10/03 14:08:26    310s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3618.5M)
[10/03 14:08:26    310s] Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3618.5M)
[10/03 14:08:27    310s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3618.5M)
[10/03 14:08:27    310s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3618.5M)
[10/03 14:08:27    310s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3618.5M)
[10/03 14:08:27    310s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3618.5M)
[10/03 14:08:27    311s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3618.5M)
[10/03 14:08:27    311s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3618.5M)
[10/03 14:08:27    311s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3622.5M)
[10/03 14:08:27    311s] Number of Extracted Resistors     : 136783
[10/03 14:08:27    311s] Number of Extracted Ground Cap.   : 143971
[10/03 14:08:27    311s] Number of Extracted Coupling Cap. : 269860
[10/03 14:08:27    311s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3606.504M)
[10/03 14:08:27    311s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:08:27    311s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3606.5M)
[10/03 14:08:27    311s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:08:27    311s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3610.504M)
[10/03 14:08:28    311s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3610.504M)
[10/03 14:08:28    311s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3610.504M)
[10/03 14:08:28    311s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:08:28    312s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3610.504M)
[10/03 14:08:28    312s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=3610.504M)
[10/03 14:08:28    312s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3610.504M)
[10/03 14:08:28    312s] **optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2147.3M, totSessionCpu=0:05:12 **
[10/03 14:08:28    312s] Starting delay calculation for Setup views
[10/03 14:08:28    312s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:08:28    312s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:08:28    312s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:08:28    312s] #################################################################################
[10/03 14:08:28    312s] # Design Stage: PostRoute
[10/03 14:08:28    312s] # Design Name: top
[10/03 14:08:28    312s] # Design Mode: 45nm
[10/03 14:08:28    312s] # Analysis Mode: MMMC OCV 
[10/03 14:08:28    312s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:08:28    312s] # Signoff Settings: SI On 
[10/03 14:08:28    312s] #################################################################################
[10/03 14:08:29    312s] Topological Sorting (REAL = 0:00:00.0, MEM = 3555.5M, InitMEM = 3555.5M)
[10/03 14:08:29    313s] Setting infinite Tws ...
[10/03 14:08:29    313s] First Iteration Infinite Tw... 
[10/03 14:08:29    313s] Calculate early delays in OCV mode...
[10/03 14:08:29    313s] Calculate late delays in OCV mode...
[10/03 14:08:29    313s] Start delay calculation (fullDC) (8 T). (MEM=3555.46)
[10/03 14:08:29    313s] 
[10/03 14:08:29    313s] Trim Metal Layers:
[10/03 14:08:29    313s] LayerId::1 widthSet size::1
[10/03 14:08:29    313s] LayerId::2 widthSet size::1
[10/03 14:08:29    313s] LayerId::3 widthSet size::1
[10/03 14:08:29    313s] LayerId::4 widthSet size::1
[10/03 14:08:29    313s] LayerId::5 widthSet size::1
[10/03 14:08:29    313s] LayerId::6 widthSet size::1
[10/03 14:08:29    313s] eee: pegSigSF::1.070000
[10/03 14:08:29    313s] Initializing multi-corner resistance tables ...
[10/03 14:08:29    313s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:08:29    313s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:08:29    313s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:08:29    313s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:08:29    313s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:08:29    313s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:08:29    313s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:08:29    313s] End AAE Lib Interpolated Model. (MEM=3567.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:29    313s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3567.066M)
[10/03 14:08:29    313s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3569.1M)
[10/03 14:08:29    313s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:08:29    316s] Total number of fetched objects 7470
[10/03 14:08:29    316s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:08:29    316s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:08:29    316s] End delay calculation. (MEM=3899.54 CPU=0:00:03.1 REAL=0:00:00.0)
[10/03 14:08:29    316s] End delay calculation (fullDC). (MEM=3899.54 CPU=0:00:03.3 REAL=0:00:00.0)
[10/03 14:08:29    316s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 3899.5M) ***
[10/03 14:08:29    316s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3899.5M)
[10/03 14:08:29    316s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:08:29    316s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3899.5M)
[10/03 14:08:29    316s] Starting SI iteration 2
[10/03 14:08:30    316s] Calculate early delays in OCV mode...
[10/03 14:08:30    316s] Calculate late delays in OCV mode...
[10/03 14:08:30    316s] Start delay calculation (fullDC) (8 T). (MEM=3559.65)
[10/03 14:08:30    316s] End AAE Lib Interpolated Model. (MEM=3559.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:30    317s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:08:30    317s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:08:30    317s] Total number of fetched objects 7470
[10/03 14:08:30    317s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:08:30    317s] End delay calculation. (MEM=3914.15 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:08:30    317s] End delay calculation (fullDC). (MEM=3914.15 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:08:30    317s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3914.2M) ***
[10/03 14:08:30    318s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:02.0 totSessionCpu=0:05:18 mem=3912.2M)
[10/03 14:08:30    318s] End AAE Lib Interpolated Model. (MEM=3912.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:08:30    318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3912.2M, EPOCH TIME: 1696313310.479108
[10/03 14:08:30    318s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:3944.2M, EPOCH TIME: 1696313310.491657
[10/03 14:08:30    318s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.8M, totSessionCpu=0:05:19 **
[10/03 14:08:30    318s] Executing marking Critical Nets1
[10/03 14:08:30    318s] **INFO: flowCheckPoint #20 OptimizationRecovery
[10/03 14:08:30    318s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:08:30    318s] *** Check timing (0:00:00.0)
[10/03 14:08:30    318s] VT info 0 0
[10/03 14:08:30    318s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:08:30    318s] Running postRoute recovery in postEcoRoute mode
[10/03 14:08:30    318s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.8M, totSessionCpu=0:05:19 **
[10/03 14:08:30    318s]   Timing/DRV Snapshot: (TGT)
[10/03 14:08:30    318s]      Weighted WNS: -0.010
[10/03 14:08:30    318s]       All  PG WNS: -0.010
[10/03 14:08:30    318s]       High PG WNS: -0.010
[10/03 14:08:30    318s]       All  PG TNS: -0.026
[10/03 14:08:30    318s]       High PG TNS: -0.026
[10/03 14:08:30    318s]       Low  PG TNS: 0.000
[10/03 14:08:30    318s]          Tran DRV: 1 (1)
[10/03 14:08:30    318s]           Cap DRV: 0 (0)
[10/03 14:08:30    318s]        Fanout DRV: 0 (0)
[10/03 14:08:30    318s]            Glitch: 0 (0)
[10/03 14:08:30    318s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:08:30    318s] 
[10/03 14:08:30    318s] Checking setup slack degradation ...
[10/03 14:08:30    318s] 
[10/03 14:08:30    318s] Recovery Manager:
[10/03 14:08:30    318s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:08:30    318s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:08:30    318s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:08:30    318s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:08:30    318s] 
[10/03 14:08:30    318s] Checking DRV degradation...
[10/03 14:08:30    318s] 
[10/03 14:08:30    318s] Recovery Manager:
[10/03 14:08:30    318s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:08:30    318s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:08:30    318s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:08:30    318s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:08:30    318s] 
[10/03 14:08:30    318s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:08:30    318s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3604.46M, totSessionCpu=0:05:19).
[10/03 14:08:30    318s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.9M, totSessionCpu=0:05:19 **
[10/03 14:08:30    318s] 
[10/03 14:08:30    319s] Latch borrow mode reset to max_borrow
[10/03 14:08:30    319s] **INFO: flowCheckPoint #21 FinalSummary
[10/03 14:08:30    319s] Reported timing to dir ./timingReports
[10/03 14:08:30    319s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2279.5M, totSessionCpu=0:05:19 **
[10/03 14:08:30    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3573.9M, EPOCH TIME: 1696313310.772255
[10/03 14:08:30    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3605.9M, EPOCH TIME: 1696313310.783906
[10/03 14:08:33    320s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2283.1M, totSessionCpu=0:05:20 **
[10/03 14:08:33    320s]  ReSet Options after AAE Based Opt flow 
[10/03 14:08:33    320s] *** Finished optDesign ***
[10/03 14:08:33    320s] 
[10/03 14:08:33    320s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.5 real=0:00:19.2)
[10/03 14:08:33    320s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:33    320s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.7 real=0:00:04.4)
[10/03 14:08:33    320s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.0 real=0:00:02.9)
[10/03 14:08:33    320s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:33    320s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:33    320s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:08:33    320s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.9)
[10/03 14:08:33    320s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:08:33    320s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.0 real=0:00:01.5)
[10/03 14:08:33    320s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.5 real=0:00:01.8)
[10/03 14:08:33    320s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:33    320s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:08:33    320s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:08:33    320s] Deleting Lib Analyzer.
[10/03 14:08:33    320s] Info: Destroy the CCOpt slew target map.
[10/03 14:08:33    320s] clean pInstBBox. size 0
[10/03 14:08:33    320s] All LLGs are deleted
[10/03 14:08:33    320s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3606.8M, EPOCH TIME: 1696313313.900917
[10/03 14:08:33    320s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3606.8M, EPOCH TIME: 1696313313.901018
[10/03 14:08:33    320s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:08:33    320s] *** optDesign #3 [finish] : cpu/real = 0:00:33.6/0:00:18.8 (1.8), totSession cpu/real = 0:05:20.2/0:04:29.5 (1.2), mem = 3606.8M
[10/03 14:08:33    320s] 
[10/03 14:08:33    320s] =============================================================================================
[10/03 14:08:33    320s]  Final TAT Report for optDesign #3                                              21.13-s100_1
[10/03 14:08:33    320s] =============================================================================================
[10/03 14:08:33    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:08:33    320s] ---------------------------------------------------------------------------------------------
[10/03 14:08:33    320s] [ InitOpt                ]      1   0:00:00.6  (   3.5 % )     0:00:00.7 /  0:00:01.3    1.9
[10/03 14:08:33    320s] [ WnsOpt                 ]      1   0:00:01.8  (   9.5 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:08:33    320s] [ TnsOpt                 ]      1   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:01.2    1.5
[10/03 14:08:33    320s] [ DrvOpt                 ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:08:33    320s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:08:33    320s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:08:33    320s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:08:33    320s] [ BuildHoldData          ]      1   0:00:00.6  (   3.4 % )     0:00:02.8 /  0:00:09.6    3.5
[10/03 14:08:33    320s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.8 % )     0:00:03.6 /  0:00:02.0    0.6
[10/03 14:08:33    320s] [ DrvReport              ]      9   0:00:03.2  (  17.1 % )     0:00:03.2 /  0:00:01.7    0.5
[10/03 14:08:33    320s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[10/03 14:08:33    320s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:08:33    320s] [ EcoRoute               ]      1   0:00:01.4  (   7.7 % )     0:00:01.4 /  0:00:03.0    2.1
[10/03 14:08:33    320s] [ ExtractRC              ]      2   0:00:04.3  (  23.1 % )     0:00:04.3 /  0:00:03.6    0.8
[10/03 14:08:33    320s] [ TimingUpdate           ]     12   0:00:00.5  (   2.5 % )     0:00:03.8 /  0:00:14.9    3.9
[10/03 14:08:33    320s] [ FullDelayCalc          ]      3   0:00:03.4  (  17.9 % )     0:00:03.4 /  0:00:13.0    3.9
[10/03 14:08:33    320s] [ TimingReport           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.8
[10/03 14:08:33    320s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.2
[10/03 14:08:33    320s] [ MISC                   ]          0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    0.9
[10/03 14:08:33    320s] ---------------------------------------------------------------------------------------------
[10/03 14:08:33    320s]  optDesign #3 TOTAL                 0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:00:33.6    1.8
[10/03 14:08:33    320s] ---------------------------------------------------------------------------------------------
[10/03 14:08:33    320s] 
[10/03 14:08:33    320s] 
[10/03 14:08:33    320s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:08:33    320s] 
[10/03 14:08:33    320s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:07    325s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:09:09    326s] <CMD> optDesign -postRoute
[10/03 14:09:09    326s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2273.2M, totSessionCpu=0:05:26 **
[10/03 14:09:09    326s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:09:09    326s] GigaOpt running with 8 threads.
[10/03 14:09:09    326s] **INFO: User settings:
[10/03 14:09:09    326s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:09:09    326s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:09:09    326s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:09:09    326s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:09:09    326s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:09:09    326s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:09:09    326s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:09:09    326s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:09:09    326s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:09:09    326s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:09:09    326s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:09:09    326s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:09:09    326s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:09:09    326s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:09:09    326s] setDesignMode -process                                          45
[10/03 14:09:09    326s] setExtractRCMode -basic                                         true
[10/03 14:09:09    326s] setExtractRCMode -coupled                                       true
[10/03 14:09:09    326s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:09:09    326s] setExtractRCMode -engine                                        postRoute
[10/03 14:09:09    326s] setExtractRCMode -extended                                      false
[10/03 14:09:09    326s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:09:09    326s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:09:09    326s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:09:09    326s] setExtractRCMode -total_c_th                                    5
[10/03 14:09:09    326s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:09:09    326s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:09:09    326s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:09:09    326s] setDelayCalMode -engine                                         aae
[10/03 14:09:09    326s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:09:09    326s] setDelayCalMode -SIAware                                        true
[10/03 14:09:09    326s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:09:09    326s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:09:09    326s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:09:09    326s] setOptMode -deleteInst                                          true
[10/03 14:09:09    326s] setOptMode -drcMargin                                           0
[10/03 14:09:09    326s] setOptMode -setupTargetSlack                                    0
[10/03 14:09:09    326s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:09:09    326s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:09:09    326s] setPlaceMode -place_detail_check_route                          false
[10/03 14:09:09    326s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:09:09    326s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:09:09    326s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:09:09    326s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:09:09    326s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:09:09    326s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:09:09    326s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:09:09    326s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:09:09    326s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:09:09    326s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:09:09    326s] setPlaceMode -powerDriven                                       false
[10/03 14:09:09    326s] setPlaceMode -timingDriven                                      true
[10/03 14:09:09    326s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:09:09    326s] setAnalysisMode -checkType                                      setup
[10/03 14:09:09    326s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:09:09    326s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:09:09    326s] setAnalysisMode -virtualIPO                                     false
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:09:09    326s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:09:09    326s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:09    326s] Summary for sequential cells identification: 
[10/03 14:09:09    326s]   Identified SBFF number: 16
[10/03 14:09:09    326s]   Identified MBFF number: 0
[10/03 14:09:09    326s]   Identified SB Latch number: 0
[10/03 14:09:09    326s]   Identified MB Latch number: 0
[10/03 14:09:09    326s]   Not identified SBFF number: 0
[10/03 14:09:09    326s]   Not identified MBFF number: 0
[10/03 14:09:09    326s]   Not identified SB Latch number: 0
[10/03 14:09:09    326s]   Not identified MB Latch number: 0
[10/03 14:09:09    326s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:09    326s]  Visiting view : generic_view
[10/03 14:09:09    326s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:09    326s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:09    326s]  Visiting view : generic_view
[10/03 14:09:09    326s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:09    326s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:09    326s] TLC MultiMap info (StdDelay):
[10/03 14:09:09    326s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:09    326s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:09    326s]  Setting StdDelay to: 33.1ps
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:09    326s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:09:09    326s] *** optDesign #4 [begin] : totSession cpu/real = 0:05:26.6/0:05:05.2 (1.1), mem = 3605.9M
[10/03 14:09:09    326s] *** InitOpt #4 [begin] : totSession cpu/real = 0:05:26.6/0:05:05.2 (1.1), mem = 3605.9M
[10/03 14:09:09    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:3605.9M, EPOCH TIME: 1696313349.636368
[10/03 14:09:09    326s] z: 2, totalTracks: 1
[10/03 14:09:09    326s] z: 4, totalTracks: 1
[10/03 14:09:09    326s] z: 6, totalTracks: 1
[10/03 14:09:09    326s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:09    326s] All LLGs are deleted
[10/03 14:09:09    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3605.9M, EPOCH TIME: 1696313349.641798
[10/03 14:09:09    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3605.9M, EPOCH TIME: 1696313349.641917
[10/03 14:09:09    326s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3605.9M, EPOCH TIME: 1696313349.644609
[10/03 14:09:09    326s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3733.9M, EPOCH TIME: 1696313349.648010
[10/03 14:09:09    326s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:09:09    326s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3733.9M, EPOCH TIME: 1696313349.651322
[10/03 14:09:09    326s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.005, MEM:3735.4M, EPOCH TIME: 1696313349.656209
[10/03 14:09:09    326s] Fast DP-INIT is on for default
[10/03 14:09:09    326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:09:09    326s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:3735.4M, EPOCH TIME: 1696313349.657804
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:09    326s] OPERPROF:     Starting CMU at level 3, MEM:3735.4M, EPOCH TIME: 1696313349.659351
[10/03 14:09:09    326s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3735.4M, EPOCH TIME: 1696313349.663200
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:09:09    326s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:3607.3M, EPOCH TIME: 1696313349.665010
[10/03 14:09:09    326s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3607.3M, EPOCH TIME: 1696313349.665079
[10/03 14:09:09    326s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3607.3M, EPOCH TIME: 1696313349.667408
[10/03 14:09:09    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3607.3MB).
[10/03 14:09:09    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:3607.3M, EPOCH TIME: 1696313349.670549
[10/03 14:09:09    326s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3607.3M, EPOCH TIME: 1696313349.670608
[10/03 14:09:09    326s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.013, MEM:3605.3M, EPOCH TIME: 1696313349.684012
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] Creating Lib Analyzer ...
[10/03 14:09:09    326s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:09    326s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:09    326s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:09    326s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:09    326s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:09    326s] 
[10/03 14:09:09    326s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:09    326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:27 mem=3611.4M
[10/03 14:09:09    326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:27 mem=3611.4M
[10/03 14:09:09    326s] Creating Lib Analyzer, finished. 
[10/03 14:09:09    326s] Effort level <high> specified for reg2reg path_group
[10/03 14:09:10    327s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2290.8M, totSessionCpu=0:05:28 **
[10/03 14:09:10    327s] Existing Dirty Nets : 0
[10/03 14:09:10    327s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:09:10    327s] #Taking db snapshot
[10/03 14:09:10    327s] #Taking db snapshot ... done
[10/03 14:09:10    327s] OPERPROF: Starting checkPlace at level 1, MEM:3581.3M, EPOCH TIME: 1696313350.232354
[10/03 14:09:10    327s] z: 2, totalTracks: 1
[10/03 14:09:10    327s] z: 4, totalTracks: 1
[10/03 14:09:10    327s] z: 6, totalTracks: 1
[10/03 14:09:10    327s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:10    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3581.3M, EPOCH TIME: 1696313350.237226
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:10    327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3613.3M, EPOCH TIME: 1696313350.246994
[10/03 14:09:10    327s] Begin checking placement ... (start mem=3581.3M, init mem=3613.3M)
[10/03 14:09:10    327s] Begin checking exclusive groups violation ...
[10/03 14:09:10    327s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:09:10    327s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] Running CheckPlace using 8 threads!...
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] ...checkPlace MT is done!
[10/03 14:09:10    327s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3613.3M, EPOCH TIME: 1696313350.295749
[10/03 14:09:10    327s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.008, MEM:3613.3M, EPOCH TIME: 1696313350.303783
[10/03 14:09:10    327s] *info: Placed = 13248         
[10/03 14:09:10    327s] *info: Unplaced = 0           
[10/03 14:09:10    327s] Placement Density:100.00%(11523/11523)
[10/03 14:09:10    327s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:09:10    327s] All LLGs are deleted
[10/03 14:09:10    327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3613.3M, EPOCH TIME: 1696313350.305607
[10/03 14:09:10    327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:3613.3M, EPOCH TIME: 1696313350.307588
[10/03 14:09:10    327s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3613.3M)
[10/03 14:09:10    327s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.076, MEM:3613.3M, EPOCH TIME: 1696313350.308193
[10/03 14:09:10    327s]  Initial DC engine is -> aae
[10/03 14:09:10    327s]  
[10/03 14:09:10    327s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:09:10    327s]  
[10/03 14:09:10    327s]  
[10/03 14:09:10    327s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:09:10    327s]  
[10/03 14:09:10    327s] Reset EOS DB
[10/03 14:09:10    327s] Ignoring AAE DB Resetting ...
[10/03 14:09:10    327s]  Set Options for AAE Based Opt flow 
[10/03 14:09:10    327s] *** optDesign -postRoute ***
[10/03 14:09:10    327s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:09:10    327s] Setup Target Slack: user slack 0
[10/03 14:09:10    327s] Hold Target Slack: user slack 0
[10/03 14:09:10    327s] All LLGs are deleted
[10/03 14:09:10    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3613.3M, EPOCH TIME: 1696313350.318752
[10/03 14:09:10    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3613.3M, EPOCH TIME: 1696313350.318849
[10/03 14:09:10    327s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3613.3M, EPOCH TIME: 1696313350.321083
[10/03 14:09:10    327s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3709.4M, EPOCH TIME: 1696313350.323691
[10/03 14:09:10    327s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3709.4M, EPOCH TIME: 1696313350.326780
[10/03 14:09:10    327s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:3741.4M, EPOCH TIME: 1696313350.331357
[10/03 14:09:10    327s] Fast DP-INIT is on for default
[10/03 14:09:10    327s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3741.4M, EPOCH TIME: 1696313350.332859
[10/03 14:09:10    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:3613.3M, EPOCH TIME: 1696313350.335904
[10/03 14:09:10    327s] Multi-VT timing optimization disabled based on library information.
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:10    327s] Deleting Lib Analyzer.
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:10    327s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:10    327s] Summary for sequential cells identification: 
[10/03 14:09:10    327s]   Identified SBFF number: 16
[10/03 14:09:10    327s]   Identified MBFF number: 0
[10/03 14:09:10    327s]   Identified SB Latch number: 0
[10/03 14:09:10    327s]   Identified MB Latch number: 0
[10/03 14:09:10    327s]   Not identified SBFF number: 0
[10/03 14:09:10    327s]   Not identified MBFF number: 0
[10/03 14:09:10    327s]   Not identified SB Latch number: 0
[10/03 14:09:10    327s]   Not identified MB Latch number: 0
[10/03 14:09:10    327s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:10    327s]  Visiting view : generic_view
[10/03 14:09:10    327s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:10    327s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:10    327s]  Visiting view : generic_view
[10/03 14:09:10    327s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:10    327s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:10    327s] TLC MultiMap info (StdDelay):
[10/03 14:09:10    327s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:10    327s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:10    327s]  Setting StdDelay to: 33.1ps
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:10    327s] *** InitOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:00.7 (1.8), totSession cpu/real = 0:05:27.9/0:05:06.0 (1.1), mem = 3613.3M
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] =============================================================================================
[10/03 14:09:10    327s]  Step TAT Report for InitOpt #4                                                 21.13-s100_1
[10/03 14:09:10    327s] =============================================================================================
[10/03 14:09:10    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:10    327s] ---------------------------------------------------------------------------------------------
[10/03 14:09:10    327s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:10    327s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  29.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:10    327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:10    327s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:10    327s] [ CheckPlace             ]      1   0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:10    327s] [ MISC                   ]          0:00:00.4  (  59.8 % )     0:00:00.4 /  0:00:00.9    2.1
[10/03 14:09:10    327s] ---------------------------------------------------------------------------------------------
[10/03 14:09:10    327s]  InitOpt #4 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.3    1.8
[10/03 14:09:10    327s] ---------------------------------------------------------------------------------------------
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:09:10    327s] **INFO: flowCheckPoint #22 InitialSummary
[10/03 14:09:10    327s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3613.348M)
[10/03 14:09:10    327s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:09:10    327s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:09:10    327s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:09:10    327s] RC Extraction called in multi-corner(1) mode.
[10/03 14:09:10    327s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:09:10    327s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:09:10    327s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:09:10    327s] * Layer Id             : 1 - M1
[10/03 14:09:10    327s]       Thickness        : 0.13
[10/03 14:09:10    327s]       Min Width        : 0.07
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] * Layer Id             : 2 - M2
[10/03 14:09:10    327s]       Thickness        : 0.14
[10/03 14:09:10    327s]       Min Width        : 0.07
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] * Layer Id             : 3 - M3
[10/03 14:09:10    327s]       Thickness        : 0.14
[10/03 14:09:10    327s]       Min Width        : 0.07
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] * Layer Id             : 4 - M4
[10/03 14:09:10    327s]       Thickness        : 0.28
[10/03 14:09:10    327s]       Min Width        : 0.14
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] * Layer Id             : 5 - M5
[10/03 14:09:10    327s]       Thickness        : 0.28
[10/03 14:09:10    327s]       Min Width        : 0.14
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] * Layer Id             : 6 - M6
[10/03 14:09:10    327s]       Thickness        : 0.28
[10/03 14:09:10    327s]       Min Width        : 0.14
[10/03 14:09:10    327s]       Layer Dielectric : 4.1
[10/03 14:09:10    327s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:09:10    327s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:09:10    327s]       RC Corner Indexes            0   
[10/03 14:09:10    327s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:09:10    327s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:09:10    327s] Resistance Scaling Factor    : 1.00000 
[10/03 14:09:10    327s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:09:10    327s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:09:10    327s] Shrink Factor                : 1.00000
[10/03 14:09:10    327s] 
[10/03 14:09:10    327s] Trim Metal Layers:
[10/03 14:09:10    328s] LayerId::1 widthSet size::1
[10/03 14:09:10    328s] LayerId::2 widthSet size::1
[10/03 14:09:10    328s] LayerId::3 widthSet size::1
[10/03 14:09:10    328s] LayerId::4 widthSet size::1
[10/03 14:09:10    328s] LayerId::5 widthSet size::1
[10/03 14:09:10    328s] LayerId::6 widthSet size::1
[10/03 14:09:10    328s] eee: pegSigSF::1.070000
[10/03 14:09:10    328s] Initializing multi-corner resistance tables ...
[10/03 14:09:10    328s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:10    328s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:10    328s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:10    328s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:10    328s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:10    328s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:10    328s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:10    328s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3613.3M)
[10/03 14:09:10    328s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:09:10    328s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3661.4M)
[10/03 14:09:10    328s] Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 3661.4M)
[10/03 14:09:11    328s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3665.4M)
[10/03 14:09:11    328s] Number of Extracted Resistors     : 136783
[10/03 14:09:11    328s] Number of Extracted Ground Cap.   : 143971
[10/03 14:09:11    328s] Number of Extracted Coupling Cap. : 269860
[10/03 14:09:11    328s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3633.355M)
[10/03 14:09:11    328s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:09:11    328s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3633.4M)
[10/03 14:09:11    328s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:09:11    328s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3633.355M)
[10/03 14:09:11    328s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3633.355M)
[10/03 14:09:11    328s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3633.355M)
[10/03 14:09:11    328s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:09:12    329s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3633.355M)
[10/03 14:09:12    329s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3633.355M)
[10/03 14:09:12    329s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3633.355M)
[10/03 14:09:12    329s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3615.629M)
[10/03 14:09:12    329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3615.6M)
[10/03 14:09:12    329s] 
[10/03 14:09:12    329s] Trim Metal Layers:
[10/03 14:09:12    329s] LayerId::1 widthSet size::1
[10/03 14:09:12    329s] LayerId::2 widthSet size::1
[10/03 14:09:12    329s] LayerId::3 widthSet size::1
[10/03 14:09:12    329s] LayerId::4 widthSet size::1
[10/03 14:09:12    329s] LayerId::5 widthSet size::1
[10/03 14:09:12    329s] LayerId::6 widthSet size::1
[10/03 14:09:12    329s] eee: pegSigSF::1.070000
[10/03 14:09:12    329s] Initializing multi-corner resistance tables ...
[10/03 14:09:12    329s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:12    329s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:12    329s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:12    329s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:12    329s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:12    329s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:12    329s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:12    329s] *** BuildHoldData #4 [begin] : totSession cpu/real = 0:05:29.6/0:05:08.1 (1.1), mem = 3644.2M
[10/03 14:09:12    329s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:09:12    329s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:09:12    330s] Starting delay calculation for Hold views
[10/03 14:09:12    330s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:12    330s] #################################################################################
[10/03 14:09:12    330s] # Design Stage: PostRoute
[10/03 14:09:12    330s] # Design Name: top
[10/03 14:09:12    330s] # Design Mode: 45nm
[10/03 14:09:12    330s] # Analysis Mode: MMMC OCV 
[10/03 14:09:12    330s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:12    330s] # Signoff Settings: SI Off 
[10/03 14:09:12    330s] #################################################################################
[10/03 14:09:12    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 3642.2M, InitMEM = 3642.2M)
[10/03 14:09:12    330s] Calculate late delays in OCV mode...
[10/03 14:09:12    330s] Calculate early delays in OCV mode...
[10/03 14:09:12    330s] Start delay calculation (fullDC) (8 T). (MEM=3642.25)
[10/03 14:09:12    330s] End AAE Lib Interpolated Model. (MEM=3661.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:13    332s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:13    332s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:13    332s] Total number of fetched objects 7470
[10/03 14:09:13    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:13    332s] End delay calculation. (MEM=3970.36 CPU=0:00:01.6 REAL=0:00:01.0)
[10/03 14:09:13    332s] End delay calculation (fullDC). (MEM=3970.36 CPU=0:00:01.8 REAL=0:00:01.0)
[10/03 14:09:13    332s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 3970.4M) ***
[10/03 14:09:13    332s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:05:32 mem=3970.4M)
[10/03 14:09:13    332s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:05:32 mem=3970.4M ***
[10/03 14:09:13    332s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:09:13    332s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:09:13    333s] Starting delay calculation for Setup views
[10/03 14:09:13    333s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:13    333s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:09:13    333s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:09:13    333s] #################################################################################
[10/03 14:09:13    333s] # Design Stage: PostRoute
[10/03 14:09:13    333s] # Design Name: top
[10/03 14:09:13    333s] # Design Mode: 45nm
[10/03 14:09:13    333s] # Analysis Mode: MMMC OCV 
[10/03 14:09:13    333s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:13    333s] # Signoff Settings: SI On 
[10/03 14:09:13    333s] #################################################################################
[10/03 14:09:13    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 3981.2M, InitMEM = 3981.2M)
[10/03 14:09:13    333s] Setting infinite Tws ...
[10/03 14:09:13    333s] First Iteration Infinite Tw... 
[10/03 14:09:13    333s] Calculate early delays in OCV mode...
[10/03 14:09:13    333s] Calculate late delays in OCV mode...
[10/03 14:09:13    333s] Start delay calculation (fullDC) (8 T). (MEM=3981.17)
[10/03 14:09:13    333s] End AAE Lib Interpolated Model. (MEM=3992.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:14    336s] Total number of fetched objects 7470
[10/03 14:09:14    336s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:09:14    336s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:14    336s] End delay calculation. (MEM=3962.25 CPU=0:00:03.0 REAL=0:00:00.0)
[10/03 14:09:14    336s] End delay calculation (fullDC). (MEM=3962.25 CPU=0:00:03.2 REAL=0:00:01.0)
[10/03 14:09:14    336s] *** CDM Built up (cpu=0:00:03.5  real=0:00:01.0  mem= 3962.2M) ***
[10/03 14:09:14    337s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3962.2M)
[10/03 14:09:14    337s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:09:14    337s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3962.2M)
[10/03 14:09:14    337s] 
[10/03 14:09:14    337s] Executing IPO callback for view pruning ..
[10/03 14:09:14    337s] Starting SI iteration 2
[10/03 14:09:14    337s] Calculate early delays in OCV mode...
[10/03 14:09:14    337s] Calculate late delays in OCV mode...
[10/03 14:09:14    337s] Start delay calculation (fullDC) (8 T). (MEM=3631.36)
[10/03 14:09:14    337s] End AAE Lib Interpolated Model. (MEM=3631.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:14    338s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:14    338s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:14    338s] Total number of fetched objects 7470
[10/03 14:09:14    338s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:09:14    338s] End delay calculation. (MEM=3987.86 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:09:14    338s] End delay calculation (fullDC). (MEM=3987.86 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:09:14    338s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3987.9M) ***
[10/03 14:09:15    338s] *** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:02.0 totSessionCpu=0:05:39 mem=3985.9M)
[10/03 14:09:15    338s] End AAE Lib Interpolated Model. (MEM=3985.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:15    339s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3985.9M, EPOCH TIME: 1696313355.105779
[10/03 14:09:15    339s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:4017.9M, EPOCH TIME: 1696313355.118179
[10/03 14:09:15    339s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #4 [finish] : cpu/real = 0:00:09.7/0:00:02.8 (3.5), totSession cpu/real = 0:05:39.3/0:05:10.8 (1.1), mem = 4016.4M
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s] =============================================================================================
[10/03 14:09:15    339s]  Step TAT Report for BuildHoldData #4                                           21.13-s100_1
[10/03 14:09:15    339s] =============================================================================================
[10/03 14:09:15    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:15    339s] ---------------------------------------------------------------------------------------------
[10/03 14:09:15    339s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:15    339s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:09:15    339s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    3.3
[10/03 14:09:15    339s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    2.5
[10/03 14:09:15    339s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:15    339s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:15    339s] [ TimingUpdate           ]      3   0:00:00.2  (   6.4 % )     0:00:02.0 /  0:00:08.0    4.0
[10/03 14:09:15    339s] [ FullDelayCalc          ]      2   0:00:01.8  (  65.5 % )     0:00:01.8 /  0:00:07.3    4.0
[10/03 14:09:15    339s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.0
[10/03 14:09:15    339s] [ MISC                   ]          0:00:00.6  (  21.0 % )     0:00:00.6 /  0:00:01.3    2.2
[10/03 14:09:15    339s] ---------------------------------------------------------------------------------------------
[10/03 14:09:15    339s]  BuildHoldData #4 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:09.7    3.5
[10/03 14:09:15    339s] ---------------------------------------------------------------------------------------------
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2311.9M, totSessionCpu=0:05:39 **
[10/03 14:09:15    339s] OPTC: m1 20.0 20.0
[10/03 14:09:15    339s] Setting latch borrow mode to budget during optimization.
[10/03 14:09:15    339s] **INFO: flowCheckPoint #23 OptimizationPass1
[10/03 14:09:15    339s] Glitch fixing enabled
[10/03 14:09:15    339s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:15    339s] **INFO: Start fixing DRV (Mem = 3647.86M) ...
[10/03 14:09:15    339s] Begin: GigaOpt DRV Optimization
[10/03 14:09:15    339s] Glitch fixing enabled
[10/03 14:09:15    339s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:09:15    339s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:05:39.7/0:05:10.9 (1.1), mem = 3647.9M
[10/03 14:09:15    339s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:15    339s] End AAE Lib Interpolated Model. (MEM=3647.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:15    339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.9
[10/03 14:09:15    339s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:15    339s] ### Creating PhyDesignMc. totSessionCpu=0:05:40 mem=3647.9M
[10/03 14:09:15    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:3647.9M, EPOCH TIME: 1696313355.347912
[10/03 14:09:15    339s] z: 2, totalTracks: 1
[10/03 14:09:15    339s] z: 4, totalTracks: 1
[10/03 14:09:15    339s] z: 6, totalTracks: 1
[10/03 14:09:15    339s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:15    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3647.9M, EPOCH TIME: 1696313355.354279
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:15    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3679.9M, EPOCH TIME: 1696313355.367119
[10/03 14:09:15    339s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3679.9M, EPOCH TIME: 1696313355.367208
[10/03 14:09:15    339s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3679.9M, EPOCH TIME: 1696313355.369240
[10/03 14:09:15    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3679.9MB).
[10/03 14:09:15    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:3679.9M, EPOCH TIME: 1696313355.371097
[10/03 14:09:15    339s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:15    339s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:40 mem=3679.9M
[10/03 14:09:15    339s] #optDebug: Start CG creation (mem=3679.9M)
[10/03 14:09:15    339s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:09:15    339s] (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgPrt (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgEgp (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgPbk (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgNrb(cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgObs (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgCon (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s]  ...processing cgPdm (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3790.8M)
[10/03 14:09:15    339s] ### Creating RouteCongInterface, started
[10/03 14:09:15    339s] ### Creating LA Mngr. totSessionCpu=0:05:40 mem=3790.8M
[10/03 14:09:15    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:40 mem=3790.8M
[10/03 14:09:15    339s] ### Creating RouteCongInterface, finished
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s] Creating Lib Analyzer ...
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:15    339s] Summary for sequential cells identification: 
[10/03 14:09:15    339s]   Identified SBFF number: 16
[10/03 14:09:15    339s]   Identified MBFF number: 0
[10/03 14:09:15    339s]   Identified SB Latch number: 0
[10/03 14:09:15    339s]   Identified MB Latch number: 0
[10/03 14:09:15    339s]   Not identified SBFF number: 0
[10/03 14:09:15    339s]   Not identified MBFF number: 0
[10/03 14:09:15    339s]   Not identified SB Latch number: 0
[10/03 14:09:15    339s]   Not identified MB Latch number: 0
[10/03 14:09:15    339s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:15    339s]  Visiting view : generic_view
[10/03 14:09:15    339s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:15    339s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:15    339s]  Visiting view : generic_view
[10/03 14:09:15    339s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:15    339s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:15    339s] TLC MultiMap info (StdDelay):
[10/03 14:09:15    339s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:15    339s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:15    339s]  Setting StdDelay to: 33.1ps
[10/03 14:09:15    339s] 
[10/03 14:09:15    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:15    339s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:15    339s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:15    339s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:15    339s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:15    339s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:15    339s] 
[10/03 14:09:15    340s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:15    340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:40 mem=3790.8M
[10/03 14:09:15    340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=3790.8M
[10/03 14:09:15    340s] Creating Lib Analyzer, finished. 
[10/03 14:09:15    340s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:09:15    340s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4132.3M, EPOCH TIME: 1696313355.842930
[10/03 14:09:15    340s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4132.3M, EPOCH TIME: 1696313355.843176
[10/03 14:09:15    340s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:15    340s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:15    340s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:15    340s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:09:15    340s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:15    340s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:09:15    340s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:15    340s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:09:15    340s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:09:15    340s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:09:15    340s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:09:16    340s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:09:16    340s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:09:16    340s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:09:16    340s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:01.0|  4160.0M|
[10/03 14:09:16    340s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] ###############################################################################
[10/03 14:09:16    340s] #
[10/03 14:09:16    340s] #  Large fanout net report:  
[10/03 14:09:16    340s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:09:16    340s] #     - current density: 100.00
[10/03 14:09:16    340s] #
[10/03 14:09:16    340s] #  List of high fanout nets:
[10/03 14:09:16    340s] #
[10/03 14:09:16    340s] ###############################################################################
[10/03 14:09:16    340s] Bottom Preferred Layer:
[10/03 14:09:16    340s]     None
[10/03 14:09:16    340s] Via Pillar Rule:
[10/03 14:09:16    340s]     None
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] =======================================================================
[10/03 14:09:16    340s]                 Reasons for remaining drv violations
[10/03 14:09:16    340s] =======================================================================
[10/03 14:09:16    340s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] MultiBuffering failure reasons
[10/03 14:09:16    340s] ------------------------------------------------
[10/03 14:09:16    340s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4160.0M) ***
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] Begin: glitch net info
[10/03 14:09:16    340s] glitch slack range: number of glitch nets
[10/03 14:09:16    340s] glitch slack < -0.32 : 0
[10/03 14:09:16    340s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:09:16    340s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:09:16    340s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:09:16    340s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:09:16    340s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:09:16    340s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:09:16    340s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:09:16    340s] -0.04 < glitch slack : 0
[10/03 14:09:16    340s] End: glitch net info
[10/03 14:09:16    340s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:16    340s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3950.5M, EPOCH TIME: 1696313356.109215
[10/03 14:09:16    340s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:3755.3M, EPOCH TIME: 1696313356.127729
[10/03 14:09:16    340s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:16    340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.9
[10/03 14:09:16    340s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:05:40.7/0:05:11.7 (1.1), mem = 3755.3M
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] =============================================================================================
[10/03 14:09:16    340s]  Step TAT Report for DrvOpt #4                                                  21.13-s100_1
[10/03 14:09:16    340s] =============================================================================================
[10/03 14:09:16    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:16    340s] ---------------------------------------------------------------------------------------------
[10/03 14:09:16    340s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:09:16    340s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:16    340s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:16    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:16    340s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:09:16    340s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:09:16    340s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:09:16    340s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:09:16    340s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:16    340s] [ OptEval                ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:09:16    340s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:16    340s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:09:16    340s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    6.2
[10/03 14:09:16    340s] [ DrvComputeSummary      ]      2   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:09:16    340s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:16    340s] [ MISC                   ]          0:00:00.2  (  23.6 % )     0:00:00.2 /  0:00:00.2    1.3
[10/03 14:09:16    340s] ---------------------------------------------------------------------------------------------
[10/03 14:09:16    340s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:09:16    340s] ---------------------------------------------------------------------------------------------
[10/03 14:09:16    340s] 
[10/03 14:09:16    340s] drv optimizer changes nothing and skips refinePlace
[10/03 14:09:16    340s] End: GigaOpt DRV Optimization
[10/03 14:09:16    340s] **optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2382.7M, totSessionCpu=0:05:41 **
[10/03 14:09:16    340s] *info:
[10/03 14:09:16    340s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3755.27M).
[10/03 14:09:16    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3755.3M, EPOCH TIME: 1696313356.138398
[10/03 14:09:16    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3748.0M, EPOCH TIME: 1696313356.152991
[10/03 14:09:16    341s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3755.3M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2382.1M, totSessionCpu=0:05:41 **
[10/03 14:09:16    341s]   DRV Snapshot: (REF)
[10/03 14:09:16    341s]          Tran DRV: 1 (1)
[10/03 14:09:16    341s]           Cap DRV: 0 (0)
[10/03 14:09:16    341s]        Fanout DRV: 0 (0)
[10/03 14:09:16    341s]            Glitch: 0 (0)
[10/03 14:09:16    341s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:09:16    341s] *** Check timing (0:00:00.0)
[10/03 14:09:16    341s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:16    341s] Deleting Lib Analyzer.
[10/03 14:09:16    341s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:09:16    341s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:09:16    341s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:16    341s] End AAE Lib Interpolated Model. (MEM=3922.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:16    341s] *** WnsOpt #4 [begin] : totSession cpu/real = 0:05:41.2/0:05:11.9 (1.1), mem = 3922.3M
[10/03 14:09:16    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.10
[10/03 14:09:16    341s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:16    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=3922.3M
[10/03 14:09:16    341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:16    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:3922.3M, EPOCH TIME: 1696313356.336660
[10/03 14:09:16    341s] z: 2, totalTracks: 1
[10/03 14:09:16    341s] z: 4, totalTracks: 1
[10/03 14:09:16    341s] z: 6, totalTracks: 1
[10/03 14:09:16    341s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:16    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3922.3M, EPOCH TIME: 1696313356.343032
[10/03 14:09:16    341s] 
[10/03 14:09:16    341s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:16    341s] 
[10/03 14:09:16    341s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:16    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:3923.8M, EPOCH TIME: 1696313356.355202
[10/03 14:09:16    341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3923.8M, EPOCH TIME: 1696313356.355277
[10/03 14:09:16    341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3923.8M, EPOCH TIME: 1696313356.357332
[10/03 14:09:16    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3923.8MB).
[10/03 14:09:16    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:3923.8M, EPOCH TIME: 1696313356.359274
[10/03 14:09:16    341s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:16    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=3923.8M
[10/03 14:09:16    341s] ### Creating RouteCongInterface, started
[10/03 14:09:16    341s] ### Creating RouteCongInterface, finished
[10/03 14:09:16    341s] 
[10/03 14:09:16    341s] Creating Lib Analyzer ...
[10/03 14:09:16    341s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:16    341s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:16    341s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:16    341s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:16    341s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:16    341s] 
[10/03 14:09:16    341s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:16    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=3923.8M
[10/03 14:09:16    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=3923.8M
[10/03 14:09:16    341s] Creating Lib Analyzer, finished. 
[10/03 14:09:16    341s] *info: 19 clock nets excluded
[10/03 14:09:16    341s] *info: 64 no-driver nets excluded.
[10/03 14:09:17    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.6
[10/03 14:09:17    342s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:09:17    342s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:17    342s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:17    342s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:17    342s] Optimizer WNS Pass 0
[10/03 14:09:17    342s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:17    342s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4189.0M, EPOCH TIME: 1696313357.064917
[10/03 14:09:17    342s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4189.0M, EPOCH TIME: 1696313357.065122
[10/03 14:09:17    342s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:09:17    342s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:09:17    342s] Active Path Group: reg2reg  
[10/03 14:09:17    342s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:17    342s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:17    342s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:17    342s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4189.0M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:17    343s] Starting generalSmallTnsOpt
[10/03 14:09:17    343s] Ending generalSmallTnsOpt End
[10/03 14:09:17    343s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4618.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:17    344s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:17    344s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:17    344s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:17    344s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:17    344s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4618.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:18    345s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4637.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:18    345s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4637.9M) ***
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4637.9M) ***
[10/03 14:09:18    345s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:18    345s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:18    345s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:09:18    345s] Re Calculate Delays on 0 Nets
[10/03 14:09:18    345s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:18    345s] Bottom Preferred Layer:
[10/03 14:09:18    345s]     None
[10/03 14:09:18    345s] Via Pillar Rule:
[10/03 14:09:18    345s]     None
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] *** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4638.0M) ***
[10/03 14:09:18    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.6
[10/03 14:09:18    345s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:18    345s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4428.5M, EPOCH TIME: 1696313358.167533
[10/03 14:09:18    345s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.039, MEM:3824.2M, EPOCH TIME: 1696313358.206869
[10/03 14:09:18    345s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:18    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.10
[10/03 14:09:18    345s] *** WnsOpt #4 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.3), totSession cpu/real = 0:05:45.4/0:05:13.8 (1.1), mem = 3824.2M
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] =============================================================================================
[10/03 14:09:18    345s]  Step TAT Report for WnsOpt #4                                                  21.13-s100_1
[10/03 14:09:18    345s] =============================================================================================
[10/03 14:09:18    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:18    345s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    345s] [ SkewClock              ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:18    345s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:09:18    345s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:18    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:09:18    345s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:09:18    345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ TransformInit          ]      1   0:00:00.3  (  13.5 % )     0:00:00.5 /  0:00:00.5    1.0
[10/03 14:09:18    345s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:09:18    345s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:01.0 /  0:00:03.1    3.1
[10/03 14:09:18    345s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:09:18    345s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.7 % )     0:00:00.9 /  0:00:03.0    3.4
[10/03 14:09:18    345s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ OptEval                ]      6   0:00:00.7  (  39.5 % )     0:00:00.7 /  0:00:02.7    3.6
[10/03 14:09:18    345s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:09:18    345s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    345s] [ MISC                   ]          0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:09:18    345s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    345s]  WnsOpt #4 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.2    2.3
[10/03 14:09:18    345s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:09:18    345s] End: GigaOpt Optimization in WNS mode
[10/03 14:09:18    345s] Skipping post route harden opt
[10/03 14:09:18    345s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:18    345s] Deleting Lib Analyzer.
[10/03 14:09:18    345s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:09:18    345s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:09:18    345s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:18    345s] End AAE Lib Interpolated Model. (MEM=3824.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:18    345s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:05:45.5/0:05:13.8 (1.1), mem = 3824.2M
[10/03 14:09:18    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.11
[10/03 14:09:18    345s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:18    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=3824.2M
[10/03 14:09:18    345s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:18    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:3824.2M, EPOCH TIME: 1696313358.234775
[10/03 14:09:18    345s] z: 2, totalTracks: 1
[10/03 14:09:18    345s] z: 4, totalTracks: 1
[10/03 14:09:18    345s] z: 6, totalTracks: 1
[10/03 14:09:18    345s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:18    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3824.2M, EPOCH TIME: 1696313358.241547
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:18    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:3817.0M, EPOCH TIME: 1696313358.256554
[10/03 14:09:18    345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3817.0M, EPOCH TIME: 1696313358.256631
[10/03 14:09:18    345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3817.0M, EPOCH TIME: 1696313358.258622
[10/03 14:09:18    345s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3817.0MB).
[10/03 14:09:18    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.026, MEM:3817.0M, EPOCH TIME: 1696313358.260480
[10/03 14:09:18    345s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:18    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=3817.0M
[10/03 14:09:18    345s] ### Creating RouteCongInterface, started
[10/03 14:09:18    345s] ### Creating RouteCongInterface, finished
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] Creating Lib Analyzer ...
[10/03 14:09:18    345s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:18    345s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:18    345s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:18    345s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:18    345s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:18    345s] 
[10/03 14:09:18    345s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:18    345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:46 mem=3819.0M
[10/03 14:09:18    345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:46 mem=3819.0M
[10/03 14:09:18    345s] Creating Lib Analyzer, finished. 
[10/03 14:09:18    345s] *info: 19 clock nets excluded
[10/03 14:09:18    345s] *info: 64 no-driver nets excluded.
[10/03 14:09:18    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.7
[10/03 14:09:18    346s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:09:18    346s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:18    346s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:18    346s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:18    346s] Optimizer TNS Opt
[10/03 14:09:18    346s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:18    346s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4198.7M, EPOCH TIME: 1696313358.755413
[10/03 14:09:18    346s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4198.7M, EPOCH TIME: 1696313358.755616
[10/03 14:09:18    346s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:09:18    346s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:09:18    346s] Active Path Group: reg2reg  
[10/03 14:09:18    346s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:18    346s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:18    346s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:18    346s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4198.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:18    346s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4333.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:18    346s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:18    346s] 
[10/03 14:09:18    346s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4333.9M) ***
[10/03 14:09:18    346s] 
[10/03 14:09:18    346s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4333.9M) ***
[10/03 14:09:18    346s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:18    346s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:09:18    346s] Re Calculate Delays on 0 Nets
[10/03 14:09:18    346s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:18    346s] Bottom Preferred Layer:
[10/03 14:09:18    346s]     None
[10/03 14:09:18    346s] Via Pillar Rule:
[10/03 14:09:18    346s]     None
[10/03 14:09:18    346s] 
[10/03 14:09:18    346s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4333.9M) ***
[10/03 14:09:18    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.7
[10/03 14:09:18    346s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:18    346s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4124.4M, EPOCH TIME: 1696313358.955490
[10/03 14:09:18    346s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.021, MEM:3836.2M, EPOCH TIME: 1696313358.976303
[10/03 14:09:18    346s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:18    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.11
[10/03 14:09:18    346s] *** TnsOpt #3 [finish] : cpu/real = 0:00:01.1/0:00:00.7 (1.5), totSession cpu/real = 0:05:46.6/0:05:14.6 (1.1), mem = 3836.2M
[10/03 14:09:18    346s] 
[10/03 14:09:18    346s] =============================================================================================
[10/03 14:09:18    346s]  Step TAT Report for TnsOpt #3                                                  21.13-s100_1
[10/03 14:09:18    346s] =============================================================================================
[10/03 14:09:18    346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:18    346s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    346s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:09:18    346s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:18    346s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:09:18    346s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:09:18    346s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ TransformInit          ]      1   0:00:00.2  (  23.6 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:09:18    346s] [ OptimizationStep       ]      1   0:00:00.0  (   3.8 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:09:18    346s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:09:18    346s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ OptEval                ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.2    3.1
[10/03 14:09:18    346s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:18    346s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.7
[10/03 14:09:18    346s] [ MISC                   ]          0:00:00.1  (  14.9 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:09:18    346s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    346s]  TnsOpt #3 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.1    1.5
[10/03 14:09:18    346s] ---------------------------------------------------------------------------------------------
[10/03 14:09:18    346s] 
[10/03 14:09:18    346s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:09:18    346s] End: GigaOpt Optimization in TNS mode
[10/03 14:09:19    346s]   Timing Snapshot: (REF)
[10/03 14:09:19    346s]      Weighted WNS: -0.010
[10/03 14:09:19    346s]       All  PG WNS: -0.010
[10/03 14:09:19    346s]       High PG WNS: -0.010
[10/03 14:09:19    346s]       All  PG TNS: -0.026
[10/03 14:09:19    346s]       High PG TNS: -0.026
[10/03 14:09:19    346s]       Low  PG TNS: 0.000
[10/03 14:09:19    346s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:09:19    346s] 
[10/03 14:09:19    346s] **INFO: flowCheckPoint #24 OptimizationPreEco
[10/03 14:09:19    346s] Running postRoute recovery in preEcoRoute mode
[10/03 14:09:19    346s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2428.6M, totSessionCpu=0:05:47 **
[10/03 14:09:19    346s]   DRV Snapshot: (TGT)
[10/03 14:09:19    346s]          Tran DRV: 1 (1)
[10/03 14:09:19    346s]           Cap DRV: 0 (0)
[10/03 14:09:19    346s]        Fanout DRV: 0 (0)
[10/03 14:09:19    346s]            Glitch: 0 (0)
[10/03 14:09:19    346s] Checking DRV degradation...
[10/03 14:09:19    346s] 
[10/03 14:09:19    346s] Recovery Manager:
[10/03 14:09:19    346s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:09:19    346s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:19    346s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:19    346s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:19    346s] 
[10/03 14:09:19    346s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:09:19    346s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3826.12M, totSessionCpu=0:05:47).
[10/03 14:09:19    346s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2427.4M, totSessionCpu=0:05:47 **
[10/03 14:09:19    346s] 
[10/03 14:09:19    346s]   DRV Snapshot: (REF)
[10/03 14:09:19    346s]          Tran DRV: 1 (1)
[10/03 14:09:19    346s]           Cap DRV: 0 (0)
[10/03 14:09:19    346s]        Fanout DRV: 0 (0)
[10/03 14:09:19    346s]            Glitch: 0 (0)
[10/03 14:09:19    346s] Skipping post route harden opt
[10/03 14:09:19    346s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:09:19    346s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=3997.8M
[10/03 14:09:19    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=3997.8M
[10/03 14:09:19    347s] Default Rule : ""
[10/03 14:09:19    347s] Non Default Rules :
[10/03 14:09:19    347s] Worst Slack : -0.010 ns
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Start Layer Assignment ...
[10/03 14:09:19    347s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Select 0 cadidates out of 7264.
[10/03 14:09:19    347s] No critical nets selected. Skipped !
[10/03 14:09:19    347s] GigaOpt: setting up router preferences
[10/03 14:09:19    347s] GigaOpt: 0 nets assigned router directives
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Start Assign Priority Nets ...
[10/03 14:09:19    347s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:09:19    347s] Existing Priority Nets 0 (0.0%)
[10/03 14:09:19    347s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Set Prefer Layer Routing Effort ...
[10/03 14:09:19    347s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=3997.8M
[10/03 14:09:19    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=3997.8M
[10/03 14:09:19    347s] #optDebug: Start CG creation (mem=3997.8M)
[10/03 14:09:19    347s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:09:19    347s] (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgPrt (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgEgp (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgPbk (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgNrb(cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgObs (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgCon (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s]  ...processing cgPdm (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4041.6M)
[10/03 14:09:19    347s] Default Rule : ""
[10/03 14:09:19    347s] Non Default Rules :
[10/03 14:09:19    347s] Worst Slack : -0.010 ns
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Start Layer Assignment ...
[10/03 14:09:19    347s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Select 0 cadidates out of 7264.
[10/03 14:09:19    347s] No critical nets selected. Skipped !
[10/03 14:09:19    347s] GigaOpt: setting up router preferences
[10/03 14:09:19    347s] GigaOpt: 0 nets assigned router directives
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] Start Assign Priority Nets ...
[10/03 14:09:19    347s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:09:19    347s] Existing Priority Nets 0 (0.0%)
[10/03 14:09:19    347s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:09:19    347s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=4041.6M
[10/03 14:09:19    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=4041.6M
[10/03 14:09:19    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4041.6M, EPOCH TIME: 1696313359.333111
[10/03 14:09:19    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4043.1M, EPOCH TIME: 1696313359.348258
[10/03 14:09:19    347s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:19    347s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2369.9M, totSessionCpu=0:05:47 **
[10/03 14:09:19    347s] **INFO: flowCheckPoint #25 GlobalDetailRoute
[10/03 14:09:19    347s] -routeWithEco false                       # bool, default=false
[10/03 14:09:19    347s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:09:19    347s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:09:19    347s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:09:19    347s] Existing Dirty Nets : 0
[10/03 14:09:19    347s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:09:19    347s] Reset Dirty Nets : 0
[10/03 14:09:19    347s] *** EcoRoute #4 [begin] : totSession cpu/real = 0:05:47.5/0:05:15.1 (1.1), mem = 3766.0M
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] globalDetailRoute
[10/03 14:09:19    347s] 
[10/03 14:09:19    347s] #Start globalDetailRoute on Tue Oct  3 14:09:19 2023
[10/03 14:09:19    347s] #
[10/03 14:09:19    347s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:09:19    347s] ### Time Record (Pre Callback) is installed.
[10/03 14:09:19    347s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 3793.059M)
[10/03 14:09:19    347s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:09:19    347s] ### Time Record (DB Import) is installed.
[10/03 14:09:19    347s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:09:19    347s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:09:19    347s] ### Net info: total nets: 7264
[10/03 14:09:19    347s] ### Net info: dirty nets: 0
[10/03 14:09:19    347s] ### Net info: marked as disconnected nets: 0
[10/03 14:09:19    347s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:09:19    347s] #num needed restored net=0
[10/03 14:09:19    347s] #need_extraction net=0 (total=7264)
[10/03 14:09:19    347s] ### Net info: fully routed nets: 7198
[10/03 14:09:19    347s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:09:19    347s] ### Net info: unrouted nets: 0
[10/03 14:09:19    347s] ### Net info: re-extraction nets: 0
[10/03 14:09:19    347s] ### Net info: ignored nets: 0
[10/03 14:09:19    347s] ### Net info: skip routing nets: 0
[10/03 14:09:19    347s] ### import design signature (100): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:09:19    347s] ### Time Record (DB Import) is uninstalled.
[10/03 14:09:19    347s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:09:19    347s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:09:19    347s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:09:19    347s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:09:19    347s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:09:19    347s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:09:19    347s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:09:19    347s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:09:19    347s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:09:19    347s] #
[10/03 14:09:19    347s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:09:19    347s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:19    347s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:09:19    347s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:09:19    347s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:09:19    347s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:09:19    347s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:09:19    347s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:09:19    347s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:09:19    347s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:09:19    347s] #
[10/03 14:09:19    347s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:19    347s] ### Time Record (Global Routing) is installed.
[10/03 14:09:19    347s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:09:19    347s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:09:19    347s] #Total number of routable nets = 7198.
[10/03 14:09:19    347s] #Total number of nets in the design = 7264.
[10/03 14:09:19    347s] #7198 routable nets have routed wires.
[10/03 14:09:19    347s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:09:19    347s] #No nets have been global routed.
[10/03 14:09:19    347s] #Using multithreading with 8 threads.
[10/03 14:09:19    347s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:19    347s] #Start routing data preparation on Tue Oct  3 14:09:19 2023
[10/03 14:09:19    347s] #
[10/03 14:09:19    347s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:09:19    347s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:09:19    347s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:09:19    347s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:09:19    347s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:09:19    348s] #Build and mark too close pins for the same net.
[10/03 14:09:19    348s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:09:19    348s] #Initial pin access analysis.
[10/03 14:09:19    348s] #Detail pin access analysis.
[10/03 14:09:19    348s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:09:19    348s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:09:19    348s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:09:19    348s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:09:19    348s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:19    348s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:19    348s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:19    348s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:09:19    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2374.09 (MB), peak = 2847.71 (MB)
[10/03 14:09:19    348s] #Regenerating Ggrids automatically.
[10/03 14:09:19    348s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:09:19    348s] #Using automatically generated G-grids.
[10/03 14:09:19    348s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:09:19    348s] #Done routing data preparation.
[10/03 14:09:19    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.75 (MB), peak = 2847.71 (MB)
[10/03 14:09:19    348s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #Finished routing data preparation on Tue Oct  3 14:09:19 2023
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #Cpu time = 00:00:00
[10/03 14:09:19    348s] #Elapsed time = 00:00:00
[10/03 14:09:19    348s] #Increased memory = 6.98 (MB)
[10/03 14:09:19    348s] #Total memory = 2376.75 (MB)
[10/03 14:09:19    348s] #Peak memory = 2847.71 (MB)
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:19    348s] ### Time Record (Global Routing) is installed.
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #Start global routing on Tue Oct  3 14:09:19 2023
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #Start global routing initialization on Tue Oct  3 14:09:19 2023
[10/03 14:09:19    348s] #
[10/03 14:09:19    348s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:09:19    348s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:09:19    348s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:19    348s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:19    348s] ### track-assign external-init starts on Tue Oct  3 14:09:19 2023 with memory = 2376.75 (MB), peak = 2847.71 (MB)
[10/03 14:09:19    348s] ### Time Record (Track Assignment) is installed.
[10/03 14:09:19    348s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:09:19    348s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.8 GB --2.34 [8]--
[10/03 14:09:20    348s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:09:20    348s] #Cpu time = 00:00:01
[10/03 14:09:20    348s] #Elapsed time = 00:00:00
[10/03 14:09:20    348s] #Increased memory = 7.17 (MB)
[10/03 14:09:20    348s] #Total memory = 2376.75 (MB)
[10/03 14:09:20    348s] #Peak memory = 2847.71 (MB)
[10/03 14:09:20    348s] #Using multithreading with 8 threads.
[10/03 14:09:20    348s] ### Time Record (Detail Routing) is installed.
[10/03 14:09:20    348s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] #Start Detail Routing..
[10/03 14:09:20    348s] #start initial detail routing ...
[10/03 14:09:20    348s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:09:20    348s] ### Routing stats:
[10/03 14:09:20    348s] #   number of violations = 0
[10/03 14:09:20    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.88 (MB), peak = 2847.71 (MB)
[10/03 14:09:20    348s] #Complete Detail Routing.
[10/03 14:09:20    348s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:20    348s] #Total wire length = 104062 um.
[10/03 14:09:20    348s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:20    348s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:20    348s] #Total number of vias = 56978
[10/03 14:09:20    348s] #Up-Via Summary (total 56978):
[10/03 14:09:20    348s] #           
[10/03 14:09:20    348s] #-----------------------
[10/03 14:09:20    348s] # metal1          25313
[10/03 14:09:20    348s] # metal2          20887
[10/03 14:09:20    348s] # metal3           7589
[10/03 14:09:20    348s] # metal4           1959
[10/03 14:09:20    348s] # metal5           1230
[10/03 14:09:20    348s] #-----------------------
[10/03 14:09:20    348s] #                 56978 
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] #Total number of DRC violations = 0
[10/03 14:09:20    348s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:09:20    348s] #Cpu time = 00:00:00
[10/03 14:09:20    348s] #Elapsed time = 00:00:00
[10/03 14:09:20    348s] #Increased memory = 0.12 (MB)
[10/03 14:09:20    348s] #Total memory = 2376.88 (MB)
[10/03 14:09:20    348s] #Peak memory = 2847.71 (MB)
[10/03 14:09:20    348s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:09:20    348s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] #Start Post Route wire spreading..
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] #Start data preparation for wire spreading...
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] #Data preparation is done on Tue Oct  3 14:09:20 2023
[10/03 14:09:20    348s] #
[10/03 14:09:20    348s] ### track-assign engine-init starts on Tue Oct  3 14:09:20 2023 with memory = 2376.88 (MB), peak = 2847.71 (MB)
[10/03 14:09:20    349s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.8 GB --1.23 [8]--
[10/03 14:09:20    349s] #
[10/03 14:09:20    349s] #Start Post Route Wire Spread.
[10/03 14:09:20    349s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:09:20    349s] #Complete Post Route Wire Spread.
[10/03 14:09:20    349s] #
[10/03 14:09:20    349s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:20    349s] #Total wire length = 104062 um.
[10/03 14:09:20    349s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:20    349s] #Total number of vias = 56978
[10/03 14:09:20    349s] #Up-Via Summary (total 56978):
[10/03 14:09:20    349s] #           
[10/03 14:09:20    349s] #-----------------------
[10/03 14:09:20    349s] # metal1          25313
[10/03 14:09:20    349s] # metal2          20887
[10/03 14:09:20    349s] # metal3           7589
[10/03 14:09:20    349s] # metal4           1959
[10/03 14:09:20    349s] # metal5           1230
[10/03 14:09:20    349s] #-----------------------
[10/03 14:09:20    349s] #                 56978 
[10/03 14:09:20    349s] #
[10/03 14:09:20    349s] #   number of violations = 0
[10/03 14:09:20    349s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2366.08 (MB), peak = 2847.71 (MB)
[10/03 14:09:20    349s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:09:20    349s] #Total number of DRC violations = 0
[10/03 14:09:20    349s] #Post Route wire spread is done.
[10/03 14:09:20    349s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:09:20    349s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:20    349s] #Total wire length = 104062 um.
[10/03 14:09:20    349s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:20    349s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:20    349s] #Total number of vias = 56978
[10/03 14:09:20    349s] #Up-Via Summary (total 56978):
[10/03 14:09:20    349s] #           
[10/03 14:09:20    349s] #-----------------------
[10/03 14:09:20    349s] # metal1          25313
[10/03 14:09:20    349s] # metal2          20887
[10/03 14:09:20    349s] # metal3           7589
[10/03 14:09:20    349s] # metal4           1959
[10/03 14:09:20    349s] # metal5           1230
[10/03 14:09:20    349s] #-----------------------
[10/03 14:09:20    349s] #                 56978 
[10/03 14:09:20    349s] #
[10/03 14:09:20    349s] #detailRoute Statistics:
[10/03 14:09:20    349s] #Cpu time = 00:00:01
[10/03 14:09:20    349s] #Elapsed time = 00:00:01
[10/03 14:09:20    349s] #Increased memory = -10.67 (MB)
[10/03 14:09:20    349s] #Total memory = 2366.08 (MB)
[10/03 14:09:20    349s] #Peak memory = 2847.71 (MB)
[10/03 14:09:20    349s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:09:20    349s] ### global_detail_route design signature (113): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:09:20    349s] ### Time Record (DB Export) is installed.
[10/03 14:09:20    349s] ### export design design signature (114): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:09:20    350s] #	no debugging net set
[10/03 14:09:20    350s] ### Time Record (DB Export) is uninstalled.
[10/03 14:09:20    350s] ### Time Record (Post Callback) is installed.
[10/03 14:09:20    350s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:09:20    350s] #
[10/03 14:09:20    350s] #globalDetailRoute statistics:
[10/03 14:09:20    350s] #Cpu time = 00:00:03
[10/03 14:09:20    350s] #Elapsed time = 00:00:01
[10/03 14:09:20    350s] #Increased memory = -7.17 (MB)
[10/03 14:09:20    350s] #Total memory = 2362.68 (MB)
[10/03 14:09:20    350s] #Peak memory = 2847.71 (MB)
[10/03 14:09:20    350s] #Number of warnings = 1
[10/03 14:09:20    350s] #Total number of warnings = 7
[10/03 14:09:20    350s] #Number of fails = 0
[10/03 14:09:20    350s] #Total number of fails = 0
[10/03 14:09:20    350s] #Complete globalDetailRoute on Tue Oct  3 14:09:20 2023
[10/03 14:09:20    350s] #
[10/03 14:09:20    350s] ### import design signature (115): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:09:20    350s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:09:20    350s] ### 
[10/03 14:09:20    350s] ###   Scalability Statistics
[10/03 14:09:20    350s] ### 
[10/03 14:09:20    350s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:20    350s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:09:20    350s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:20    350s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:09:20    350s] ###   Entire Command                |        00:00:03|        00:00:01|             2.1|
[10/03 14:09:20    350s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:20    350s] ### 
[10/03 14:09:20    350s] *** EcoRoute #4 [finish] : cpu/real = 0:00:02.7/0:00:01.3 (2.1), totSession cpu/real = 0:05:50.2/0:05:16.4 (1.1), mem = 3742.2M
[10/03 14:09:20    350s] 
[10/03 14:09:20    350s] =============================================================================================
[10/03 14:09:20    350s]  Step TAT Report for EcoRoute #4                                                21.13-s100_1
[10/03 14:09:20    350s] =============================================================================================
[10/03 14:09:20    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:20    350s] ---------------------------------------------------------------------------------------------
[10/03 14:09:20    350s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:20    350s] [ DetailRoute            ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.4    4.3
[10/03 14:09:20    350s] [ MISC                   ]          0:00:01.2  (  93.6 % )     0:00:01.2 /  0:00:02.4    2.0
[10/03 14:09:20    350s] ---------------------------------------------------------------------------------------------
[10/03 14:09:20    350s]  EcoRoute #4 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.7    2.1
[10/03 14:09:20    350s] ---------------------------------------------------------------------------------------------
[10/03 14:09:20    350s] 
[10/03 14:09:20    350s] **optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2356.2M, totSessionCpu=0:05:50 **
[10/03 14:09:20    350s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:09:20    350s] **INFO: flowCheckPoint #26 PostEcoSummary
[10/03 14:09:20    350s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:09:20    350s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:09:20    350s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:09:20    350s] RC Extraction called in multi-corner(1) mode.
[10/03 14:09:20    350s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:09:20    350s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:09:20    350s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:09:20    350s] * Layer Id             : 1 - M1
[10/03 14:09:20    350s]       Thickness        : 0.13
[10/03 14:09:20    350s]       Min Width        : 0.07
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] * Layer Id             : 2 - M2
[10/03 14:09:20    350s]       Thickness        : 0.14
[10/03 14:09:20    350s]       Min Width        : 0.07
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] * Layer Id             : 3 - M3
[10/03 14:09:20    350s]       Thickness        : 0.14
[10/03 14:09:20    350s]       Min Width        : 0.07
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] * Layer Id             : 4 - M4
[10/03 14:09:20    350s]       Thickness        : 0.28
[10/03 14:09:20    350s]       Min Width        : 0.14
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] * Layer Id             : 5 - M5
[10/03 14:09:20    350s]       Thickness        : 0.28
[10/03 14:09:20    350s]       Min Width        : 0.14
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] * Layer Id             : 6 - M6
[10/03 14:09:20    350s]       Thickness        : 0.28
[10/03 14:09:20    350s]       Min Width        : 0.14
[10/03 14:09:20    350s]       Layer Dielectric : 4.1
[10/03 14:09:20    350s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:09:20    350s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:09:20    350s]       RC Corner Indexes            0   
[10/03 14:09:20    350s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:09:20    350s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:09:20    350s] Resistance Scaling Factor    : 1.00000 
[10/03 14:09:20    350s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:09:20    350s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:09:20    350s] Shrink Factor                : 1.00000
[10/03 14:09:20    350s] 
[10/03 14:09:20    350s] Trim Metal Layers:
[10/03 14:09:20    350s] LayerId::1 widthSet size::1
[10/03 14:09:20    350s] LayerId::2 widthSet size::1
[10/03 14:09:20    350s] LayerId::3 widthSet size::1
[10/03 14:09:20    350s] LayerId::4 widthSet size::1
[10/03 14:09:20    350s] LayerId::5 widthSet size::1
[10/03 14:09:20    350s] LayerId::6 widthSet size::1
[10/03 14:09:20    350s] eee: pegSigSF::1.070000
[10/03 14:09:20    350s] Initializing multi-corner resistance tables ...
[10/03 14:09:20    350s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:20    350s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:20    350s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:20    350s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:20    350s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:20    350s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:20    350s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:20    350s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3742.2M)
[10/03 14:09:20    350s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:09:21    350s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 80.0025% (CPU Time= 0:00:00.4  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3786.2M)
[10/03 14:09:21    350s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3790.2M)
[10/03 14:09:21    350s] Number of Extracted Resistors     : 136783
[10/03 14:09:21    350s] Number of Extracted Ground Cap.   : 143971
[10/03 14:09:21    350s] Number of Extracted Coupling Cap. : 269860
[10/03 14:09:21    350s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3766.949M)
[10/03 14:09:21    350s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:09:21    350s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3766.9M)
[10/03 14:09:21    350s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:09:22    351s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3770.949M)
[10/03 14:09:22    351s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3770.949M)
[10/03 14:09:22    351s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3770.949M)
[10/03 14:09:22    351s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:09:22    351s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3770.949M)
[10/03 14:09:22    351s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=3770.949M)
[10/03 14:09:22    351s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3770.949M)
[10/03 14:09:22    351s] **optDesign ... cpu = 0:00:26, real = 0:00:13, mem = 2240.4M, totSessionCpu=0:05:52 **
[10/03 14:09:22    351s] Starting delay calculation for Setup views
[10/03 14:09:22    351s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:22    351s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:09:22    351s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:09:23    352s] #################################################################################
[10/03 14:09:23    352s] # Design Stage: PostRoute
[10/03 14:09:23    352s] # Design Name: top
[10/03 14:09:23    352s] # Design Mode: 45nm
[10/03 14:09:23    352s] # Analysis Mode: MMMC OCV 
[10/03 14:09:23    352s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:23    352s] # Signoff Settings: SI On 
[10/03 14:09:23    352s] #################################################################################
[10/03 14:09:23    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 3733.2M, InitMEM = 3733.2M)
[10/03 14:09:23    352s] Setting infinite Tws ...
[10/03 14:09:23    352s] First Iteration Infinite Tw... 
[10/03 14:09:23    352s] Calculate early delays in OCV mode...
[10/03 14:09:23    352s] Calculate late delays in OCV mode...
[10/03 14:09:23    352s] Start delay calculation (fullDC) (8 T). (MEM=3733.15)
[10/03 14:09:23    352s] 
[10/03 14:09:23    352s] Trim Metal Layers:
[10/03 14:09:23    352s] LayerId::1 widthSet size::1
[10/03 14:09:23    352s] LayerId::2 widthSet size::1
[10/03 14:09:23    352s] LayerId::3 widthSet size::1
[10/03 14:09:23    352s] LayerId::4 widthSet size::1
[10/03 14:09:23    352s] LayerId::5 widthSet size::1
[10/03 14:09:23    352s] LayerId::6 widthSet size::1
[10/03 14:09:23    352s] eee: pegSigSF::1.070000
[10/03 14:09:23    352s] Initializing multi-corner resistance tables ...
[10/03 14:09:23    352s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:23    352s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:23    352s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:23    352s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:23    352s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:23    352s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:23    352s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:23    352s] End AAE Lib Interpolated Model. (MEM=3744.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:23    352s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3744.762M)
[10/03 14:09:23    352s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3746.8M)
[10/03 14:09:23    352s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:09:23    356s] Total number of fetched objects 7470
[10/03 14:09:23    356s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:09:23    356s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:23    356s] End delay calculation. (MEM=4067.2 CPU=0:00:03.1 REAL=0:00:00.0)
[10/03 14:09:23    356s] End delay calculation (fullDC). (MEM=4067.2 CPU=0:00:03.4 REAL=0:00:00.0)
[10/03 14:09:23    356s] *** CDM Built up (cpu=0:00:04.0  real=0:00:00.0  mem= 4067.2M) ***
[10/03 14:09:24    356s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4067.2M)
[10/03 14:09:24    356s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:09:24    356s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4067.2M)
[10/03 14:09:24    356s] Starting SI iteration 2
[10/03 14:09:24    356s] Calculate early delays in OCV mode...
[10/03 14:09:24    356s] Calculate late delays in OCV mode...
[10/03 14:09:24    356s] Start delay calculation (fullDC) (8 T). (MEM=3737.32)
[10/03 14:09:24    356s] End AAE Lib Interpolated Model. (MEM=3737.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:24    357s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:24    357s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:24    357s] Total number of fetched objects 7470
[10/03 14:09:24    357s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:09:24    357s] End delay calculation. (MEM=4093.89 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:09:24    357s] End delay calculation (fullDC). (MEM=4093.89 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:09:24    357s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4093.9M) ***
[10/03 14:09:24    358s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:02.0 totSessionCpu=0:05:58 mem=4091.9M)
[10/03 14:09:24    358s] End AAE Lib Interpolated Model. (MEM=4091.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:24    358s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4091.9M, EPOCH TIME: 1696313364.652319
[10/03 14:09:24    358s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:4123.9M, EPOCH TIME: 1696313364.664821
[10/03 14:09:24    358s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2380.7M, totSessionCpu=0:05:59 **
[10/03 14:09:24    358s] Executing marking Critical Nets1
[10/03 14:09:24    358s] **INFO: flowCheckPoint #27 OptimizationRecovery
[10/03 14:09:24    358s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:09:24    358s] *** Check timing (0:00:00.0)
[10/03 14:09:24    358s] VT info 0 0
[10/03 14:09:24    358s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:09:24    358s] Running postRoute recovery in postEcoRoute mode
[10/03 14:09:24    358s] **optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2380.7M, totSessionCpu=0:05:59 **
[10/03 14:09:24    358s]   Timing/DRV Snapshot: (TGT)
[10/03 14:09:24    358s]      Weighted WNS: -0.010
[10/03 14:09:24    358s]       All  PG WNS: -0.010
[10/03 14:09:24    358s]       High PG WNS: -0.010
[10/03 14:09:24    358s]       All  PG TNS: -0.026
[10/03 14:09:24    358s]       High PG TNS: -0.026
[10/03 14:09:24    358s]       Low  PG TNS: 0.000
[10/03 14:09:24    358s]          Tran DRV: 1 (1)
[10/03 14:09:24    358s]           Cap DRV: 0 (0)
[10/03 14:09:24    358s]        Fanout DRV: 0 (0)
[10/03 14:09:24    358s]            Glitch: 0 (0)
[10/03 14:09:24    358s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] Checking setup slack degradation ...
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] Recovery Manager:
[10/03 14:09:24    358s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:09:24    358s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:09:24    358s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:09:24    358s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] Checking DRV degradation...
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] Recovery Manager:
[10/03 14:09:24    358s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:09:24    358s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:24    358s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:24    358s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:09:24    358s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3782.20M, totSessionCpu=0:05:59).
[10/03 14:09:24    358s] **optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2380.8M, totSessionCpu=0:05:59 **
[10/03 14:09:24    358s] 
[10/03 14:09:24    358s] Latch borrow mode reset to max_borrow
[10/03 14:09:24    359s] **INFO: flowCheckPoint #28 FinalSummary
[10/03 14:09:24    359s] Reported timing to dir ./timingReports
[10/03 14:09:24    359s] **optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2378.4M, totSessionCpu=0:05:59 **
[10/03 14:09:24    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3751.7M, EPOCH TIME: 1696313364.962491
[10/03 14:09:24    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3783.7M, EPOCH TIME: 1696313364.974229
[10/03 14:09:28    360s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2378.6M, totSessionCpu=0:06:00 **
[10/03 14:09:28    360s]  ReSet Options after AAE Based Opt flow 
[10/03 14:09:28    360s] *** Finished optDesign ***
[10/03 14:09:28    360s] 
[10/03 14:09:28    360s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.4 real=0:00:19.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.4 real=0:00:04.2)
[10/03 14:09:28    360s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.1 real=0:00:02.9)
[10/03 14:09:28    360s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.8)
[10/03 14:09:28    360s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:09:28    360s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.7 real=0:00:01.3)
[10/03 14:09:28    360s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.8 real=0:00:01.9)
[10/03 14:09:28    360s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:28    360s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.5 real=0:00:00.2)
[10/03 14:09:28    360s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:28    360s] Deleting Lib Analyzer.
[10/03 14:09:28    360s] Info: Destroy the CCOpt slew target map.
[10/03 14:09:28    360s] clean pInstBBox. size 0
[10/03 14:09:28    360s] All LLGs are deleted
[10/03 14:09:28    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3783.5M, EPOCH TIME: 1696313368.308552
[10/03 14:09:28    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3783.5M, EPOCH TIME: 1696313368.308654
[10/03 14:09:28    360s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:09:28    360s] *** optDesign #4 [finish] : cpu/real = 0:00:33.5/0:00:18.7 (1.8), totSession cpu/real = 0:06:00.1/0:05:23.9 (1.1), mem = 3783.5M
[10/03 14:09:28    360s] 
[10/03 14:09:28    360s] =============================================================================================
[10/03 14:09:28    360s]  Final TAT Report for optDesign #4                                              21.13-s100_1
[10/03 14:09:28    360s] =============================================================================================
[10/03 14:09:28    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:28    360s] ---------------------------------------------------------------------------------------------
[10/03 14:09:28    360s] [ InitOpt                ]      1   0:00:00.6  (   3.5 % )     0:00:00.7 /  0:00:01.3    1.8
[10/03 14:09:28    360s] [ WnsOpt                 ]      1   0:00:01.8  (   9.5 % )     0:00:01.9 /  0:00:04.2    2.3
[10/03 14:09:28    360s] [ TnsOpt                 ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:01.1    1.5
[10/03 14:09:28    360s] [ DrvOpt                 ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:09:28    360s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:28    360s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:28    360s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:28    360s] [ BuildHoldData          ]      1   0:00:00.6  (   3.5 % )     0:00:02.8 /  0:00:09.7    3.5
[10/03 14:09:28    360s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.8 % )     0:00:03.8 /  0:00:02.1    0.5
[10/03 14:09:28    360s] [ DrvReport              ]      9   0:00:03.4  (  18.5 % )     0:00:03.4 /  0:00:01.8    0.5
[10/03 14:09:28    360s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:28    360s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:28    360s] [ EcoRoute               ]      1   0:00:01.3  (   6.9 % )     0:00:01.3 /  0:00:02.7    2.1
[10/03 14:09:28    360s] [ ExtractRC              ]      2   0:00:04.1  (  22.2 % )     0:00:04.1 /  0:00:03.3    0.8
[10/03 14:09:28    360s] [ TimingUpdate           ]     12   0:00:00.5  (   2.6 % )     0:00:03.9 /  0:00:15.2    3.9
[10/03 14:09:28    360s] [ FullDelayCalc          ]      3   0:00:03.4  (  18.2 % )     0:00:03.4 /  0:00:13.2    3.9
[10/03 14:09:28    360s] [ TimingReport           ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.4    2.1
[10/03 14:09:28    360s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[10/03 14:09:28    360s] [ MISC                   ]          0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    0.8
[10/03 14:09:28    360s] ---------------------------------------------------------------------------------------------
[10/03 14:09:28    360s]  optDesign #4 TOTAL                 0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:33.5    1.8
[10/03 14:09:28    360s] ---------------------------------------------------------------------------------------------
[10/03 14:09:28    360s] 
[10/03 14:09:28    360s] 
[10/03 14:09:28    360s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:28    360s] 
[10/03 14:09:28    360s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:34    362s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:09:36    362s] <CMD> optDesign -postRoute
[10/03 14:09:36    362s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2367.8M, totSessionCpu=0:06:03 **
[10/03 14:09:36    362s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:09:36    362s] GigaOpt running with 8 threads.
[10/03 14:09:36    362s] **INFO: User settings:
[10/03 14:09:36    362s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:09:36    362s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:09:36    362s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:09:36    362s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:09:36    362s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:09:36    362s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:09:36    362s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:09:36    362s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:09:36    362s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:09:36    362s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:09:36    362s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:09:36    362s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:09:36    362s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:09:36    362s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:09:36    362s] setDesignMode -process                                          45
[10/03 14:09:36    362s] setExtractRCMode -basic                                         true
[10/03 14:09:36    362s] setExtractRCMode -coupled                                       true
[10/03 14:09:36    362s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:09:36    362s] setExtractRCMode -engine                                        postRoute
[10/03 14:09:36    362s] setExtractRCMode -extended                                      false
[10/03 14:09:36    362s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:09:36    362s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:09:36    362s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:09:36    362s] setExtractRCMode -total_c_th                                    5
[10/03 14:09:36    362s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:09:36    362s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:09:36    362s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:09:36    362s] setDelayCalMode -engine                                         aae
[10/03 14:09:36    362s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:09:36    362s] setDelayCalMode -SIAware                                        true
[10/03 14:09:36    362s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:09:36    362s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:09:36    362s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:09:36    362s] setOptMode -deleteInst                                          true
[10/03 14:09:36    362s] setOptMode -drcMargin                                           0
[10/03 14:09:36    362s] setOptMode -setupTargetSlack                                    0
[10/03 14:09:36    362s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:09:36    362s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:09:36    362s] setPlaceMode -place_detail_check_route                          false
[10/03 14:09:36    362s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:09:36    362s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:09:36    362s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:09:36    362s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:09:36    362s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:09:36    362s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:09:36    362s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:09:36    362s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:09:36    362s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:09:36    362s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:09:36    362s] setPlaceMode -powerDriven                                       false
[10/03 14:09:36    362s] setPlaceMode -timingDriven                                      true
[10/03 14:09:36    362s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:09:36    362s] setAnalysisMode -checkType                                      setup
[10/03 14:09:36    362s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:09:36    362s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:09:36    362s] setAnalysisMode -virtualIPO                                     false
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:09:36    362s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:09:36    362s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:36    362s] Summary for sequential cells identification: 
[10/03 14:09:36    362s]   Identified SBFF number: 16
[10/03 14:09:36    362s]   Identified MBFF number: 0
[10/03 14:09:36    362s]   Identified SB Latch number: 0
[10/03 14:09:36    362s]   Identified MB Latch number: 0
[10/03 14:09:36    362s]   Not identified SBFF number: 0
[10/03 14:09:36    362s]   Not identified MBFF number: 0
[10/03 14:09:36    362s]   Not identified SB Latch number: 0
[10/03 14:09:36    362s]   Not identified MB Latch number: 0
[10/03 14:09:36    362s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:36    362s]  Visiting view : generic_view
[10/03 14:09:36    362s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:36    362s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:36    362s]  Visiting view : generic_view
[10/03 14:09:36    362s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:36    362s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:36    362s] TLC MultiMap info (StdDelay):
[10/03 14:09:36    362s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:36    362s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:36    362s]  Setting StdDelay to: 33.1ps
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:36    362s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:09:36    362s] *** optDesign #5 [begin] : totSession cpu/real = 0:06:02.9/0:05:32.5 (1.1), mem = 3782.6M
[10/03 14:09:36    362s] *** InitOpt #5 [begin] : totSession cpu/real = 0:06:02.9/0:05:32.5 (1.1), mem = 3782.6M
[10/03 14:09:36    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:3782.6M, EPOCH TIME: 1696313376.946699
[10/03 14:09:36    362s] z: 2, totalTracks: 1
[10/03 14:09:36    362s] z: 4, totalTracks: 1
[10/03 14:09:36    362s] z: 6, totalTracks: 1
[10/03 14:09:36    362s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:36    362s] All LLGs are deleted
[10/03 14:09:36    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3782.6M, EPOCH TIME: 1696313376.952184
[10/03 14:09:36    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3782.6M, EPOCH TIME: 1696313376.952293
[10/03 14:09:36    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3782.6M, EPOCH TIME: 1696313376.954775
[10/03 14:09:36    362s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3910.6M, EPOCH TIME: 1696313376.958177
[10/03 14:09:36    362s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:09:36    362s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3910.6M, EPOCH TIME: 1696313376.961449
[10/03 14:09:36    362s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:3912.1M, EPOCH TIME: 1696313376.966451
[10/03 14:09:36    362s] Fast DP-INIT is on for default
[10/03 14:09:36    362s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:09:36    362s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3912.1M, EPOCH TIME: 1696313376.968076
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:36    362s] OPERPROF:     Starting CMU at level 3, MEM:3912.1M, EPOCH TIME: 1696313376.969720
[10/03 14:09:36    362s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.004, MEM:3912.1M, EPOCH TIME: 1696313376.973773
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:09:36    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:3784.1M, EPOCH TIME: 1696313376.975582
[10/03 14:09:36    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3784.1M, EPOCH TIME: 1696313376.975651
[10/03 14:09:36    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3784.1M, EPOCH TIME: 1696313376.978178
[10/03 14:09:36    362s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3784.1MB).
[10/03 14:09:36    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:3784.1M, EPOCH TIME: 1696313376.981408
[10/03 14:09:36    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3784.1M, EPOCH TIME: 1696313376.981470
[10/03 14:09:36    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.012, MEM:3782.1M, EPOCH TIME: 1696313376.993052
[10/03 14:09:36    362s] 
[10/03 14:09:36    362s] Creating Lib Analyzer ...
[10/03 14:09:37    362s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:37    362s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:37    362s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:37    362s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:37    362s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:37    362s] 
[10/03 14:09:37    363s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:37    363s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:03 mem=3788.1M
[10/03 14:09:37    363s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:03 mem=3788.1M
[10/03 14:09:37    363s] Creating Lib Analyzer, finished. 
[10/03 14:09:37    363s] Effort level <high> specified for reg2reg path_group
[10/03 14:09:37    363s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2385.5M, totSessionCpu=0:06:04 **
[10/03 14:09:37    363s] Existing Dirty Nets : 0
[10/03 14:09:37    363s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:09:37    363s] #Taking db snapshot
[10/03 14:09:37    363s] #Taking db snapshot ... done
[10/03 14:09:37    363s] OPERPROF: Starting checkPlace at level 1, MEM:3758.1M, EPOCH TIME: 1696313377.551720
[10/03 14:09:37    363s] z: 2, totalTracks: 1
[10/03 14:09:37    363s] z: 4, totalTracks: 1
[10/03 14:09:37    363s] z: 6, totalTracks: 1
[10/03 14:09:37    363s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:37    363s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3758.1M, EPOCH TIME: 1696313377.556785
[10/03 14:09:37    363s] 
[10/03 14:09:37    363s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:37    363s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3790.1M, EPOCH TIME: 1696313377.567881
[10/03 14:09:37    363s] Begin checking placement ... (start mem=3758.1M, init mem=3790.1M)
[10/03 14:09:37    363s] Begin checking exclusive groups violation ...
[10/03 14:09:37    363s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:09:37    363s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] Running CheckPlace using 8 threads!...
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] ...checkPlace MT is done!
[10/03 14:09:37    364s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3790.1M, EPOCH TIME: 1696313377.615637
[10/03 14:09:37    364s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:3790.1M, EPOCH TIME: 1696313377.622234
[10/03 14:09:37    364s] *info: Placed = 13248         
[10/03 14:09:37    364s] *info: Unplaced = 0           
[10/03 14:09:37    364s] Placement Density:100.00%(11523/11523)
[10/03 14:09:37    364s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:09:37    364s] All LLGs are deleted
[10/03 14:09:37    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3790.1M, EPOCH TIME: 1696313377.625048
[10/03 14:09:37    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:3790.1M, EPOCH TIME: 1696313377.628627
[10/03 14:09:37    364s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3790.1M)
[10/03 14:09:37    364s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.078, MEM:3790.1M, EPOCH TIME: 1696313377.629379
[10/03 14:09:37    364s]  Initial DC engine is -> aae
[10/03 14:09:37    364s]  
[10/03 14:09:37    364s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:09:37    364s]  
[10/03 14:09:37    364s]  
[10/03 14:09:37    364s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:09:37    364s]  
[10/03 14:09:37    364s] Reset EOS DB
[10/03 14:09:37    364s] Ignoring AAE DB Resetting ...
[10/03 14:09:37    364s]  Set Options for AAE Based Opt flow 
[10/03 14:09:37    364s] *** optDesign -postRoute ***
[10/03 14:09:37    364s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:09:37    364s] Setup Target Slack: user slack 0
[10/03 14:09:37    364s] Hold Target Slack: user slack 0
[10/03 14:09:37    364s] All LLGs are deleted
[10/03 14:09:37    364s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3790.1M, EPOCH TIME: 1696313377.640476
[10/03 14:09:37    364s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3790.1M, EPOCH TIME: 1696313377.640568
[10/03 14:09:37    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3790.1M, EPOCH TIME: 1696313377.642781
[10/03 14:09:37    364s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3886.1M, EPOCH TIME: 1696313377.645500
[10/03 14:09:37    364s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3886.1M, EPOCH TIME: 1696313377.648653
[10/03 14:09:37    364s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:3918.1M, EPOCH TIME: 1696313377.655245
[10/03 14:09:37    364s] Fast DP-INIT is on for default
[10/03 14:09:37    364s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3918.1M, EPOCH TIME: 1696313377.656743
[10/03 14:09:37    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:3790.1M, EPOCH TIME: 1696313377.660134
[10/03 14:09:37    364s] Multi-VT timing optimization disabled based on library information.
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:37    364s] Deleting Lib Analyzer.
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:37    364s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:37    364s] Summary for sequential cells identification: 
[10/03 14:09:37    364s]   Identified SBFF number: 16
[10/03 14:09:37    364s]   Identified MBFF number: 0
[10/03 14:09:37    364s]   Identified SB Latch number: 0
[10/03 14:09:37    364s]   Identified MB Latch number: 0
[10/03 14:09:37    364s]   Not identified SBFF number: 0
[10/03 14:09:37    364s]   Not identified MBFF number: 0
[10/03 14:09:37    364s]   Not identified SB Latch number: 0
[10/03 14:09:37    364s]   Not identified MB Latch number: 0
[10/03 14:09:37    364s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:37    364s]  Visiting view : generic_view
[10/03 14:09:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:37    364s]  Visiting view : generic_view
[10/03 14:09:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:37    364s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:37    364s] TLC MultiMap info (StdDelay):
[10/03 14:09:37    364s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:37    364s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:37    364s]  Setting StdDelay to: 33.1ps
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] TimeStamp Deleting Cell Server End ...
[10/03 14:09:37    364s] *** InitOpt #5 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.9), totSession cpu/real = 0:06:04.3/0:05:33.3 (1.1), mem = 3790.1M
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] =============================================================================================
[10/03 14:09:37    364s]  Step TAT Report for InitOpt #5                                                 21.13-s100_1
[10/03 14:09:37    364s] =============================================================================================
[10/03 14:09:37    364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:37    364s] ---------------------------------------------------------------------------------------------
[10/03 14:09:37    364s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:37    364s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.9 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:09:37    364s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:37    364s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:37    364s] [ CheckPlace             ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:37    364s] [ MISC                   ]          0:00:00.5  (  61.1 % )     0:00:00.5 /  0:00:00.9    2.0
[10/03 14:09:37    364s] ---------------------------------------------------------------------------------------------
[10/03 14:09:37    364s]  InitOpt #5 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.4    1.9
[10/03 14:09:37    364s] ---------------------------------------------------------------------------------------------
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:09:37    364s] **INFO: flowCheckPoint #29 InitialSummary
[10/03 14:09:37    364s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3790.082M)
[10/03 14:09:37    364s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:09:37    364s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:09:37    364s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:09:37    364s] RC Extraction called in multi-corner(1) mode.
[10/03 14:09:37    364s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:09:37    364s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:09:37    364s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:09:37    364s] * Layer Id             : 1 - M1
[10/03 14:09:37    364s]       Thickness        : 0.13
[10/03 14:09:37    364s]       Min Width        : 0.07
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] * Layer Id             : 2 - M2
[10/03 14:09:37    364s]       Thickness        : 0.14
[10/03 14:09:37    364s]       Min Width        : 0.07
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] * Layer Id             : 3 - M3
[10/03 14:09:37    364s]       Thickness        : 0.14
[10/03 14:09:37    364s]       Min Width        : 0.07
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] * Layer Id             : 4 - M4
[10/03 14:09:37    364s]       Thickness        : 0.28
[10/03 14:09:37    364s]       Min Width        : 0.14
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] * Layer Id             : 5 - M5
[10/03 14:09:37    364s]       Thickness        : 0.28
[10/03 14:09:37    364s]       Min Width        : 0.14
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] * Layer Id             : 6 - M6
[10/03 14:09:37    364s]       Thickness        : 0.28
[10/03 14:09:37    364s]       Min Width        : 0.14
[10/03 14:09:37    364s]       Layer Dielectric : 4.1
[10/03 14:09:37    364s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:09:37    364s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:09:37    364s]       RC Corner Indexes            0   
[10/03 14:09:37    364s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:09:37    364s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:09:37    364s] Resistance Scaling Factor    : 1.00000 
[10/03 14:09:37    364s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:09:37    364s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:09:37    364s] Shrink Factor                : 1.00000
[10/03 14:09:37    364s] 
[10/03 14:09:37    364s] Trim Metal Layers:
[10/03 14:09:37    364s] LayerId::1 widthSet size::1
[10/03 14:09:37    364s] LayerId::2 widthSet size::1
[10/03 14:09:37    364s] LayerId::3 widthSet size::1
[10/03 14:09:37    364s] LayerId::4 widthSet size::1
[10/03 14:09:37    364s] LayerId::5 widthSet size::1
[10/03 14:09:37    364s] LayerId::6 widthSet size::1
[10/03 14:09:37    364s] eee: pegSigSF::1.070000
[10/03 14:09:37    364s] Initializing multi-corner resistance tables ...
[10/03 14:09:37    364s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:37    364s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:37    364s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:37    364s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:37    364s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:37    364s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:37    364s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:37    364s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3790.1M)
[10/03 14:09:37    364s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:09:37    364s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3842.1M)
[10/03 14:09:38    364s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3842.1M)
[10/03 14:09:38    365s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3846.1M)
[10/03 14:09:38    365s] Number of Extracted Resistors     : 136783
[10/03 14:09:38    365s] Number of Extracted Ground Cap.   : 143971
[10/03 14:09:38    365s] Number of Extracted Coupling Cap. : 269860
[10/03 14:09:38    365s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3814.090M)
[10/03 14:09:38    365s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:09:38    365s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3814.1M)
[10/03 14:09:38    365s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:09:38    365s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3814.090M)
[10/03 14:09:39    365s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3814.090M)
[10/03 14:09:39    365s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3814.090M)
[10/03 14:09:39    365s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:09:39    365s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3814.090M)
[10/03 14:09:39    365s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=3814.090M)
[10/03 14:09:39    365s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3814.090M)
[10/03 14:09:39    365s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3796.363M)
[10/03 14:09:39    365s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3796.4M)
[10/03 14:09:39    365s] 
[10/03 14:09:39    365s] Trim Metal Layers:
[10/03 14:09:39    366s] LayerId::1 widthSet size::1
[10/03 14:09:39    366s] LayerId::2 widthSet size::1
[10/03 14:09:39    366s] LayerId::3 widthSet size::1
[10/03 14:09:39    366s] LayerId::4 widthSet size::1
[10/03 14:09:39    366s] LayerId::5 widthSet size::1
[10/03 14:09:39    366s] LayerId::6 widthSet size::1
[10/03 14:09:39    366s] eee: pegSigSF::1.070000
[10/03 14:09:39    366s] Initializing multi-corner resistance tables ...
[10/03 14:09:39    366s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:39    366s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:39    366s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:39    366s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:39    366s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:39    366s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:39    366s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:39    366s] *** BuildHoldData #5 [begin] : totSession cpu/real = 0:06:06.0/0:05:35.5 (1.1), mem = 3825.0M
[10/03 14:09:39    366s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:09:39    366s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:09:40    366s] Starting delay calculation for Hold views
[10/03 14:09:40    366s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:40    366s] #################################################################################
[10/03 14:09:40    366s] # Design Stage: PostRoute
[10/03 14:09:40    366s] # Design Name: top
[10/03 14:09:40    366s] # Design Mode: 45nm
[10/03 14:09:40    366s] # Analysis Mode: MMMC OCV 
[10/03 14:09:40    366s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:40    366s] # Signoff Settings: SI Off 
[10/03 14:09:40    366s] #################################################################################
[10/03 14:09:40    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 3823.0M, InitMEM = 3823.0M)
[10/03 14:09:40    366s] Calculate late delays in OCV mode...
[10/03 14:09:40    366s] Calculate early delays in OCV mode...
[10/03 14:09:40    366s] Start delay calculation (fullDC) (8 T). (MEM=3822.98)
[10/03 14:09:40    366s] End AAE Lib Interpolated Model. (MEM=3842.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:40    368s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:40    368s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:40    368s] Total number of fetched objects 7470
[10/03 14:09:40    368s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:40    368s] End delay calculation. (MEM=4152.1 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:09:40    368s] End delay calculation (fullDC). (MEM=4152.1 CPU=0:00:01.9 REAL=0:00:00.0)
[10/03 14:09:40    368s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 4152.1M) ***
[10/03 14:09:40    368s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:06:09 mem=4152.1M)
[10/03 14:09:40    368s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:06:09 mem=4152.1M ***
[10/03 14:09:40    369s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:09:40    369s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:09:41    369s] Starting delay calculation for Setup views
[10/03 14:09:41    369s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:41    369s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:09:41    369s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:09:41    369s] #################################################################################
[10/03 14:09:41    369s] # Design Stage: PostRoute
[10/03 14:09:41    369s] # Design Name: top
[10/03 14:09:41    369s] # Design Mode: 45nm
[10/03 14:09:41    369s] # Analysis Mode: MMMC OCV 
[10/03 14:09:41    369s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:41    369s] # Signoff Settings: SI On 
[10/03 14:09:41    369s] #################################################################################
[10/03 14:09:41    369s] Topological Sorting (REAL = 0:00:00.0, MEM = 4162.9M, InitMEM = 4162.9M)
[10/03 14:09:41    370s] Setting infinite Tws ...
[10/03 14:09:41    370s] First Iteration Infinite Tw... 
[10/03 14:09:41    370s] Calculate early delays in OCV mode...
[10/03 14:09:41    370s] Calculate late delays in OCV mode...
[10/03 14:09:41    370s] Start delay calculation (fullDC) (8 T). (MEM=4162.9)
[10/03 14:09:41    370s] End AAE Lib Interpolated Model. (MEM=4174.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:42    373s] Total number of fetched objects 7470
[10/03 14:09:42    373s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:09:42    373s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:42    373s] End delay calculation. (MEM=4143.98 CPU=0:00:03.0 REAL=0:00:01.0)
[10/03 14:09:42    373s] End delay calculation (fullDC). (MEM=4143.98 CPU=0:00:03.3 REAL=0:00:01.0)
[10/03 14:09:42    373s] *** CDM Built up (cpu=0:00:03.5  real=0:00:01.0  mem= 4144.0M) ***
[10/03 14:09:42    373s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4144.0M)
[10/03 14:09:42    373s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:09:42    373s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4144.0M)
[10/03 14:09:42    373s] 
[10/03 14:09:42    373s] Executing IPO callback for view pruning ..
[10/03 14:09:42    373s] Starting SI iteration 2
[10/03 14:09:42    373s] Calculate early delays in OCV mode...
[10/03 14:09:42    373s] Calculate late delays in OCV mode...
[10/03 14:09:42    373s] Start delay calculation (fullDC) (8 T). (MEM=3809.1)
[10/03 14:09:42    373s] End AAE Lib Interpolated Model. (MEM=3809.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:42    374s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:42    374s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:42    374s] Total number of fetched objects 7470
[10/03 14:09:42    374s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:09:42    374s] End delay calculation. (MEM=4166.68 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:09:42    374s] End delay calculation (fullDC). (MEM=4166.68 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:09:42    374s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4166.7M) ***
[10/03 14:09:42    375s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:06:15 mem=4164.7M)
[10/03 14:09:42    375s] End AAE Lib Interpolated Model. (MEM=4164.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:42    375s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4164.7M, EPOCH TIME: 1696313382.918888
[10/03 14:09:42    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:4196.7M, EPOCH TIME: 1696313382.931790
[10/03 14:09:43    375s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #5 [finish] : cpu/real = 0:00:09.6/0:00:03.2 (3.0), totSession cpu/real = 0:06:15.6/0:05:38.6 (1.1), mem = 4195.2M
[10/03 14:09:43    375s] 
[10/03 14:09:43    375s] =============================================================================================
[10/03 14:09:43    375s]  Step TAT Report for BuildHoldData #5                                           21.13-s100_1
[10/03 14:09:43    375s] =============================================================================================
[10/03 14:09:43    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:43    375s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    375s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    375s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.3    2.1
[10/03 14:09:43    375s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:43    375s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    2.3
[10/03 14:09:43    375s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    375s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    375s] [ TimingUpdate           ]      3   0:00:00.2  (   5.3 % )     0:00:02.3 /  0:00:07.9    3.4
[10/03 14:09:43    375s] [ FullDelayCalc          ]      2   0:00:02.2  (  68.9 % )     0:00:02.2 /  0:00:07.3    3.4
[10/03 14:09:43    375s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    2.0
[10/03 14:09:43    375s] [ MISC                   ]          0:00:00.6  (  19.6 % )     0:00:00.6 /  0:00:01.3    2.1
[10/03 14:09:43    375s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    375s]  BuildHoldData #5 TOTAL             0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:09.6    3.0
[10/03 14:09:43    375s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    375s] 
[10/03 14:09:43    375s] **optDesign ... cpu = 0:00:13, real = 0:00:07, mem = 2424.5M, totSessionCpu=0:06:16 **
[10/03 14:09:43    375s] OPTC: m1 20.0 20.0
[10/03 14:09:43    375s] Setting latch borrow mode to budget during optimization.
[10/03 14:09:43    375s] **INFO: flowCheckPoint #30 OptimizationPass1
[10/03 14:09:43    375s] Glitch fixing enabled
[10/03 14:09:43    376s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:43    376s] **INFO: Start fixing DRV (Mem = 3824.68M) ...
[10/03 14:09:43    376s] Begin: GigaOpt DRV Optimization
[10/03 14:09:43    376s] Glitch fixing enabled
[10/03 14:09:43    376s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:09:43    376s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:06:16.0/0:05:38.7 (1.1), mem = 3824.7M
[10/03 14:09:43    376s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:43    376s] End AAE Lib Interpolated Model. (MEM=3824.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:43    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.12
[10/03 14:09:43    376s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:43    376s] ### Creating PhyDesignMc. totSessionCpu=0:06:16 mem=3824.7M
[10/03 14:09:43    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:3824.7M, EPOCH TIME: 1696313383.153723
[10/03 14:09:43    376s] z: 2, totalTracks: 1
[10/03 14:09:43    376s] z: 4, totalTracks: 1
[10/03 14:09:43    376s] z: 6, totalTracks: 1
[10/03 14:09:43    376s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:43    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3824.7M, EPOCH TIME: 1696313383.160135
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:43    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3856.7M, EPOCH TIME: 1696313383.173045
[10/03 14:09:43    376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3856.7M, EPOCH TIME: 1696313383.173120
[10/03 14:09:43    376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3856.7M, EPOCH TIME: 1696313383.176146
[10/03 14:09:43    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3856.7MB).
[10/03 14:09:43    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:3856.7M, EPOCH TIME: 1696313383.178095
[10/03 14:09:43    376s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:43    376s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:16 mem=3856.7M
[10/03 14:09:43    376s] #optDebug: Start CG creation (mem=3856.7M)
[10/03 14:09:43    376s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:09:43    376s] (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgPrt (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgEgp (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgPbk (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgNrb(cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgObs (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgCon (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s]  ...processing cgPdm (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3967.6M)
[10/03 14:09:43    376s] ### Creating RouteCongInterface, started
[10/03 14:09:43    376s] ### Creating LA Mngr. totSessionCpu=0:06:16 mem=3967.6M
[10/03 14:09:43    376s] ### Creating LA Mngr, finished. totSessionCpu=0:06:16 mem=3967.6M
[10/03 14:09:43    376s] ### Creating RouteCongInterface, finished
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] Creating Lib Analyzer ...
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:09:43    376s] Summary for sequential cells identification: 
[10/03 14:09:43    376s]   Identified SBFF number: 16
[10/03 14:09:43    376s]   Identified MBFF number: 0
[10/03 14:09:43    376s]   Identified SB Latch number: 0
[10/03 14:09:43    376s]   Identified MB Latch number: 0
[10/03 14:09:43    376s]   Not identified SBFF number: 0
[10/03 14:09:43    376s]   Not identified MBFF number: 0
[10/03 14:09:43    376s]   Not identified SB Latch number: 0
[10/03 14:09:43    376s]   Not identified MB Latch number: 0
[10/03 14:09:43    376s]   Number of sequential cells which are not FFs: 13
[10/03 14:09:43    376s]  Visiting view : generic_view
[10/03 14:09:43    376s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:43    376s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:43    376s]  Visiting view : generic_view
[10/03 14:09:43    376s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:09:43    376s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:09:43    376s] TLC MultiMap info (StdDelay):
[10/03 14:09:43    376s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:09:43    376s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:09:43    376s]  Setting StdDelay to: 33.1ps
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:09:43    376s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:43    376s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:43    376s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:43    376s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:43    376s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:43    376s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:17 mem=3967.6M
[10/03 14:09:43    376s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:17 mem=3967.6M
[10/03 14:09:43    376s] Creating Lib Analyzer, finished. 
[10/03 14:09:43    376s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:09:43    376s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4309.2M, EPOCH TIME: 1696313383.645348
[10/03 14:09:43    376s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4309.2M, EPOCH TIME: 1696313383.645566
[10/03 14:09:43    376s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:43    376s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:43    376s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:43    376s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:09:43    376s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:43    376s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:09:43    376s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:43    376s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:09:43    376s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:09:43    376s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:09:43    376s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:09:43    376s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:09:43    376s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:09:43    376s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:09:43    376s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4343.8M|
[10/03 14:09:43    376s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] ###############################################################################
[10/03 14:09:43    376s] #
[10/03 14:09:43    376s] #  Large fanout net report:  
[10/03 14:09:43    376s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:09:43    376s] #     - current density: 100.00
[10/03 14:09:43    376s] #
[10/03 14:09:43    376s] #  List of high fanout nets:
[10/03 14:09:43    376s] #
[10/03 14:09:43    376s] ###############################################################################
[10/03 14:09:43    376s] Bottom Preferred Layer:
[10/03 14:09:43    376s]     None
[10/03 14:09:43    376s] Via Pillar Rule:
[10/03 14:09:43    376s]     None
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] =======================================================================
[10/03 14:09:43    376s]                 Reasons for remaining drv violations
[10/03 14:09:43    376s] =======================================================================
[10/03 14:09:43    376s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] MultiBuffering failure reasons
[10/03 14:09:43    376s] ------------------------------------------------
[10/03 14:09:43    376s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4343.8M) ***
[10/03 14:09:43    376s] 
[10/03 14:09:43    376s] Begin: glitch net info
[10/03 14:09:43    376s] glitch slack range: number of glitch nets
[10/03 14:09:43    376s] glitch slack < -0.32 : 0
[10/03 14:09:43    376s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:09:43    376s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:09:43    376s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:09:43    376s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:09:43    376s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:09:43    376s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:09:43    376s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:09:43    376s] -0.04 < glitch slack : 0
[10/03 14:09:43    376s] End: glitch net info
[10/03 14:09:43    376s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:43    376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4134.3M, EPOCH TIME: 1696313383.905892
[10/03 14:09:43    377s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:3939.1M, EPOCH TIME: 1696313383.923604
[10/03 14:09:43    377s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:43    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.12
[10/03 14:09:43    377s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:06:17.0/0:05:39.5 (1.1), mem = 3939.1M
[10/03 14:09:43    377s] 
[10/03 14:09:43    377s] =============================================================================================
[10/03 14:09:43    377s]  Step TAT Report for DrvOpt #5                                                  21.13-s100_1
[10/03 14:09:43    377s] =============================================================================================
[10/03 14:09:43    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:43    377s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    377s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:09:43    377s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    377s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:43    377s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    377s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:09:43    377s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/03 14:09:43    377s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:09:43    377s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:09:43    377s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    377s] [ OptEval                ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:43    377s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    377s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:09:43    377s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    6.5
[10/03 14:09:43    377s] [ DrvComputeSummary      ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.0    0.8
[10/03 14:09:43    377s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:43    377s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.2
[10/03 14:09:43    377s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    377s]  DrvOpt #5 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:09:43    377s] ---------------------------------------------------------------------------------------------
[10/03 14:09:43    377s] 
[10/03 14:09:43    377s] drv optimizer changes nothing and skips refinePlace
[10/03 14:09:43    377s] End: GigaOpt DRV Optimization
[10/03 14:09:43    377s] **optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2499.3M, totSessionCpu=0:06:17 **
[10/03 14:09:43    377s] *info:
[10/03 14:09:43    377s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3939.09M).
[10/03 14:09:43    377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3939.1M, EPOCH TIME: 1696313383.933595
[10/03 14:09:43    377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:3931.8M, EPOCH TIME: 1696313383.948173
[10/03 14:09:44    377s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3939.1M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 2495.5M, totSessionCpu=0:06:17 **
[10/03 14:09:44    377s]   DRV Snapshot: (REF)
[10/03 14:09:44    377s]          Tran DRV: 1 (1)
[10/03 14:09:44    377s]           Cap DRV: 0 (0)
[10/03 14:09:44    377s]        Fanout DRV: 0 (0)
[10/03 14:09:44    377s]            Glitch: 0 (0)
[10/03 14:09:44    377s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:09:44    377s] *** Check timing (0:00:00.0)
[10/03 14:09:44    377s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:44    377s] Deleting Lib Analyzer.
[10/03 14:09:44    377s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:09:44    377s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:09:44    377s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:44    377s] End AAE Lib Interpolated Model. (MEM=4104.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:44    377s] *** WnsOpt #5 [begin] : totSession cpu/real = 0:06:17.5/0:05:39.7 (1.1), mem = 4104.1M
[10/03 14:09:44    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.13
[10/03 14:09:44    377s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:44    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:17 mem=4104.1M
[10/03 14:09:44    377s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:44    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:4104.1M, EPOCH TIME: 1696313384.124137
[10/03 14:09:44    377s] z: 2, totalTracks: 1
[10/03 14:09:44    377s] z: 4, totalTracks: 1
[10/03 14:09:44    377s] z: 6, totalTracks: 1
[10/03 14:09:44    377s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:44    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4104.1M, EPOCH TIME: 1696313384.130362
[10/03 14:09:44    377s] 
[10/03 14:09:44    377s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:44    377s] 
[10/03 14:09:44    377s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:44    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4105.6M, EPOCH TIME: 1696313384.142326
[10/03 14:09:44    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4105.6M, EPOCH TIME: 1696313384.142400
[10/03 14:09:44    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4105.6M, EPOCH TIME: 1696313384.144260
[10/03 14:09:44    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4105.6MB).
[10/03 14:09:44    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:4105.6M, EPOCH TIME: 1696313384.146179
[10/03 14:09:44    377s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:44    377s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=4105.6M
[10/03 14:09:44    377s] ### Creating RouteCongInterface, started
[10/03 14:09:44    377s] ### Creating RouteCongInterface, finished
[10/03 14:09:44    377s] 
[10/03 14:09:44    377s] Creating Lib Analyzer ...
[10/03 14:09:44    377s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:44    377s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:44    377s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:44    377s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:44    377s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:44    377s] 
[10/03 14:09:44    377s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:44    377s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:18 mem=4105.6M
[10/03 14:09:44    377s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:18 mem=4105.6M
[10/03 14:09:44    377s] Creating Lib Analyzer, finished. 
[10/03 14:09:44    378s] *info: 19 clock nets excluded
[10/03 14:09:44    378s] *info: 64 no-driver nets excluded.
[10/03 14:09:44    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.8
[10/03 14:09:44    378s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:09:44    378s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:44    378s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:44    378s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:44    378s] Optimizer WNS Pass 0
[10/03 14:09:44    378s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:44    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4370.8M, EPOCH TIME: 1696313384.831470
[10/03 14:09:44    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4370.8M, EPOCH TIME: 1696313384.831662
[10/03 14:09:44    378s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:09:44    378s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:09:44    378s] Active Path Group: reg2reg  
[10/03 14:09:44    378s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:44    378s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:44    378s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:44    378s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4370.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:45    380s] Starting generalSmallTnsOpt
[10/03 14:09:45    380s] Ending generalSmallTnsOpt End
[10/03 14:09:45    380s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:45    380s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:45    380s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:45    380s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:45    380s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:45    380s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:45    381s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:45    381s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:45    381s] 
[10/03 14:09:45    381s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4818.8M) ***
[10/03 14:09:45    381s] 
[10/03 14:09:45    381s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4818.8M) ***
[10/03 14:09:45    381s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:45    381s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:45    381s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:09:45    381s] Re Calculate Delays on 0 Nets
[10/03 14:09:45    381s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:45    381s] Bottom Preferred Layer:
[10/03 14:09:45    381s]     None
[10/03 14:09:45    381s] Via Pillar Rule:
[10/03 14:09:45    381s]     None
[10/03 14:09:45    381s] 
[10/03 14:09:45    381s] *** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4818.8M) ***
[10/03 14:09:45    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.8
[10/03 14:09:45    381s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:45    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4609.3M, EPOCH TIME: 1696313385.919636
[10/03 14:09:45    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.050, MEM:4003.1M, EPOCH TIME: 1696313385.969652
[10/03 14:09:45    381s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:45    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.13
[10/03 14:09:45    381s] *** WnsOpt #5 [finish] : cpu/real = 0:00:04.1/0:00:01.8 (2.2), totSession cpu/real = 0:06:21.6/0:05:41.6 (1.1), mem = 4003.1M
[10/03 14:09:45    381s] 
[10/03 14:09:45    381s] =============================================================================================
[10/03 14:09:45    381s]  Step TAT Report for WnsOpt #5                                                  21.13-s100_1
[10/03 14:09:45    381s] =============================================================================================
[10/03 14:09:45    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:45    381s] ---------------------------------------------------------------------------------------------
[10/03 14:09:45    381s] [ SkewClock              ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:45    381s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:09:45    381s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:45    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:09:45    381s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:09:45    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ TransformInit          ]      1   0:00:00.3  (  13.5 % )     0:00:00.5 /  0:00:00.4    1.0
[10/03 14:09:45    381s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:09:45    381s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:01.0 /  0:00:03.1    3.1
[10/03 14:09:45    381s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:09:45    381s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.7 % )     0:00:00.9 /  0:00:02.9    3.4
[10/03 14:09:45    381s] [ OptGetWeight           ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ OptEval                ]      6   0:00:00.7  (  39.9 % )     0:00:00.7 /  0:00:02.6    3.5
[10/03 14:09:45    381s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.2    2.5
[10/03 14:09:45    381s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:45    381s] [ MISC                   ]          0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:09:45    381s] ---------------------------------------------------------------------------------------------
[10/03 14:09:45    381s]  WnsOpt #5 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:04.1    2.2
[10/03 14:09:45    381s] ---------------------------------------------------------------------------------------------
[10/03 14:09:45    381s] 
[10/03 14:09:45    381s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:09:45    381s] End: GigaOpt Optimization in WNS mode
[10/03 14:09:45    381s] Skipping post route harden opt
[10/03 14:09:45    381s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:09:45    381s] Deleting Lib Analyzer.
[10/03 14:09:45    381s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:09:45    381s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:09:45    381s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:09:45    381s] End AAE Lib Interpolated Model. (MEM=4003.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:45    381s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:06:21.6/0:05:41.6 (1.1), mem = 4003.1M
[10/03 14:09:45    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.14
[10/03 14:09:45    381s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:09:45    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=4003.1M
[10/03 14:09:45    381s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:45    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:4003.1M, EPOCH TIME: 1696313385.996023
[10/03 14:09:45    381s] z: 2, totalTracks: 1
[10/03 14:09:45    381s] z: 4, totalTracks: 1
[10/03 14:09:45    381s] z: 6, totalTracks: 1
[10/03 14:09:45    381s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:09:46    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4003.1M, EPOCH TIME: 1696313386.002502
[10/03 14:09:46    381s] 
[10/03 14:09:46    381s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:09:46    381s] 
[10/03 14:09:46    381s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:09:46    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:3995.8M, EPOCH TIME: 1696313386.018582
[10/03 14:09:46    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3995.8M, EPOCH TIME: 1696313386.018659
[10/03 14:09:46    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3995.8M, EPOCH TIME: 1696313386.021282
[10/03 14:09:46    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3995.8MB).
[10/03 14:09:46    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.027, MEM:3995.8M, EPOCH TIME: 1696313386.023251
[10/03 14:09:46    381s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:09:46    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=3995.8M
[10/03 14:09:46    381s] ### Creating RouteCongInterface, started
[10/03 14:09:46    381s] ### Creating RouteCongInterface, finished
[10/03 14:09:46    381s] 
[10/03 14:09:46    381s] Creating Lib Analyzer ...
[10/03 14:09:46    381s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:09:46    381s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:09:46    381s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:09:46    381s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:09:46    381s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:09:46    381s] 
[10/03 14:09:46    381s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:09:46    382s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:22 mem=3997.8M
[10/03 14:09:46    382s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:22 mem=3997.8M
[10/03 14:09:46    382s] Creating Lib Analyzer, finished. 
[10/03 14:09:46    382s] *info: 19 clock nets excluded
[10/03 14:09:46    382s] *info: 64 no-driver nets excluded.
[10/03 14:09:46    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.9
[10/03 14:09:46    382s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:09:46    382s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:09:46    382s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:09:46    382s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:09:46    382s] Optimizer TNS Opt
[10/03 14:09:46    382s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:46    382s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4377.5M, EPOCH TIME: 1696313386.522004
[10/03 14:09:46    382s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4377.5M, EPOCH TIME: 1696313386.522207
[10/03 14:09:46    382s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:09:46    382s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:09:46    382s] Active Path Group: reg2reg  
[10/03 14:09:46    382s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:46    382s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:09:46    382s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:46    382s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4377.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:46    382s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4512.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:09:46    382s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4512.7M) ***
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4512.7M) ***
[10/03 14:09:46    382s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:46    382s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:09:46    382s] Re Calculate Delays on 0 Nets
[10/03 14:09:46    382s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:09:46    382s] Bottom Preferred Layer:
[10/03 14:09:46    382s]     None
[10/03 14:09:46    382s] Via Pillar Rule:
[10/03 14:09:46    382s]     None
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4512.7M) ***
[10/03 14:09:46    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.9
[10/03 14:09:46    382s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:09:46    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4303.2M, EPOCH TIME: 1696313386.721901
[10/03 14:09:46    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:4019.0M, EPOCH TIME: 1696313386.742313
[10/03 14:09:46    382s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:09:46    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.14
[10/03 14:09:46    382s] *** TnsOpt #4 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.5), totSession cpu/real = 0:06:22.8/0:05:42.3 (1.1), mem = 4019.0M
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] =============================================================================================
[10/03 14:09:46    382s]  Step TAT Report for TnsOpt #4                                                  21.13-s100_1
[10/03 14:09:46    382s] =============================================================================================
[10/03 14:09:46    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:46    382s] ---------------------------------------------------------------------------------------------
[10/03 14:09:46    382s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:09:46    382s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:46    382s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.2    2.1
[10/03 14:09:46    382s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.7
[10/03 14:09:46    382s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ TransformInit          ]      1   0:00:00.2  (  23.9 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:09:46    382s] [ OptimizationStep       ]      1   0:00:00.0  (   3.2 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:09:46    382s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:46    382s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ OptEval                ]      2   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.2    3.2
[10/03 14:09:46    382s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:46    382s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:09:46    382s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:09:46    382s] ---------------------------------------------------------------------------------------------
[10/03 14:09:46    382s]  TnsOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.5
[10/03 14:09:46    382s] ---------------------------------------------------------------------------------------------
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:09:46    382s] End: GigaOpt Optimization in TNS mode
[10/03 14:09:46    382s]   Timing Snapshot: (REF)
[10/03 14:09:46    382s]      Weighted WNS: -0.010
[10/03 14:09:46    382s]       All  PG WNS: -0.010
[10/03 14:09:46    382s]       High PG WNS: -0.010
[10/03 14:09:46    382s]       All  PG TNS: -0.026
[10/03 14:09:46    382s]       High PG TNS: -0.026
[10/03 14:09:46    382s]       Low  PG TNS: 0.000
[10/03 14:09:46    382s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:09:46    382s] 
[10/03 14:09:46    382s] **INFO: flowCheckPoint #31 OptimizationPreEco
[10/03 14:09:46    382s] Running postRoute recovery in preEcoRoute mode
[10/03 14:09:46    382s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2540.3M, totSessionCpu=0:06:23 **
[10/03 14:09:46    383s]   DRV Snapshot: (TGT)
[10/03 14:09:46    383s]          Tran DRV: 1 (1)
[10/03 14:09:46    383s]           Cap DRV: 0 (0)
[10/03 14:09:46    383s]        Fanout DRV: 0 (0)
[10/03 14:09:46    383s]            Glitch: 0 (0)
[10/03 14:09:46    383s] Checking DRV degradation...
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] Recovery Manager:
[10/03 14:09:46    383s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:09:46    383s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:46    383s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:46    383s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:09:46    383s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4008.94M, totSessionCpu=0:06:23).
[10/03 14:09:46    383s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2539.2M, totSessionCpu=0:06:23 **
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s]   DRV Snapshot: (REF)
[10/03 14:09:46    383s]          Tran DRV: 1 (1)
[10/03 14:09:46    383s]           Cap DRV: 0 (0)
[10/03 14:09:46    383s]        Fanout DRV: 0 (0)
[10/03 14:09:46    383s]            Glitch: 0 (0)
[10/03 14:09:46    383s] Skipping post route harden opt
[10/03 14:09:46    383s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:09:46    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=4180.6M
[10/03 14:09:46    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=4180.6M
[10/03 14:09:46    383s] Default Rule : ""
[10/03 14:09:46    383s] Non Default Rules :
[10/03 14:09:46    383s] Worst Slack : -0.010 ns
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] Start Layer Assignment ...
[10/03 14:09:46    383s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] Select 0 cadidates out of 7264.
[10/03 14:09:46    383s] No critical nets selected. Skipped !
[10/03 14:09:46    383s] GigaOpt: setting up router preferences
[10/03 14:09:46    383s] GigaOpt: 0 nets assigned router directives
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] Start Assign Priority Nets ...
[10/03 14:09:46    383s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:09:46    383s] Existing Priority Nets 0 (0.0%)
[10/03 14:09:46    383s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] Set Prefer Layer Routing Effort ...
[10/03 14:09:46    383s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:09:46    383s] 
[10/03 14:09:46    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=4180.6M
[10/03 14:09:46    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=4180.6M
[10/03 14:09:46    383s] #optDebug: Start CG creation (mem=4180.6M)
[10/03 14:09:46    383s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:09:47    383s] (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgPrt (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgEgp (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgPbk (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgNrb(cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgObs (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgCon (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s]  ...processing cgPdm (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4224.4M)
[10/03 14:09:47    383s] Default Rule : ""
[10/03 14:09:47    383s] Non Default Rules :
[10/03 14:09:47    383s] Worst Slack : -0.010 ns
[10/03 14:09:47    383s] 
[10/03 14:09:47    383s] Start Layer Assignment ...
[10/03 14:09:47    383s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:09:47    383s] 
[10/03 14:09:47    383s] Select 0 cadidates out of 7264.
[10/03 14:09:47    383s] No critical nets selected. Skipped !
[10/03 14:09:47    383s] GigaOpt: setting up router preferences
[10/03 14:09:47    383s] GigaOpt: 0 nets assigned router directives
[10/03 14:09:47    383s] 
[10/03 14:09:47    383s] Start Assign Priority Nets ...
[10/03 14:09:47    383s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:09:47    383s] Existing Priority Nets 0 (0.0%)
[10/03 14:09:47    383s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:09:47    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=4224.4M
[10/03 14:09:47    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=4224.4M
[10/03 14:09:47    383s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4224.4M, EPOCH TIME: 1696313387.095188
[10/03 14:09:47    383s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4225.9M, EPOCH TIME: 1696313387.109823
[10/03 14:09:47    383s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:09:47    383s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2481.5M, totSessionCpu=0:06:24 **
[10/03 14:09:47    383s] **INFO: flowCheckPoint #32 GlobalDetailRoute
[10/03 14:09:47    383s] -routeWithEco false                       # bool, default=false
[10/03 14:09:47    383s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:09:47    383s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:09:47    383s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:09:47    383s] Existing Dirty Nets : 0
[10/03 14:09:47    383s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:09:47    383s] Reset Dirty Nets : 0
[10/03 14:09:47    383s] *** EcoRoute #5 [begin] : totSession cpu/real = 0:06:23.6/0:05:42.8 (1.1), mem = 3947.9M
[10/03 14:09:47    383s] 
[10/03 14:09:47    383s] globalDetailRoute
[10/03 14:09:47    383s] 
[10/03 14:09:47    383s] #Start globalDetailRoute on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    383s] #
[10/03 14:09:47    383s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:09:47    383s] ### Time Record (Pre Callback) is installed.
[10/03 14:09:47    383s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 3976.879M)
[10/03 14:09:47    383s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:09:47    383s] ### Time Record (DB Import) is installed.
[10/03 14:09:47    383s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:09:47    383s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:09:47    383s] ### Net info: total nets: 7264
[10/03 14:09:47    383s] ### Net info: dirty nets: 0
[10/03 14:09:47    383s] ### Net info: marked as disconnected nets: 0
[10/03 14:09:47    383s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:09:47    383s] #num needed restored net=0
[10/03 14:09:47    383s] #need_extraction net=0 (total=7264)
[10/03 14:09:47    384s] ### Net info: fully routed nets: 7198
[10/03 14:09:47    384s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:09:47    384s] ### Net info: unrouted nets: 0
[10/03 14:09:47    384s] ### Net info: re-extraction nets: 0
[10/03 14:09:47    384s] ### Net info: ignored nets: 0
[10/03 14:09:47    384s] ### Net info: skip routing nets: 0
[10/03 14:09:47    384s] ### import design signature (116): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:09:47    384s] ### Time Record (DB Import) is uninstalled.
[10/03 14:09:47    384s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:09:47    384s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:09:47    384s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:09:47    384s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:09:47    384s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:09:47    384s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:09:47    384s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:09:47    384s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:09:47    384s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:47    384s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:09:47    384s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:09:47    384s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:09:47    384s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:09:47    384s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:09:47    384s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:09:47    384s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:09:47    384s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:47    384s] ### Time Record (Global Routing) is installed.
[10/03 14:09:47    384s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:09:47    384s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:09:47    384s] #Total number of routable nets = 7198.
[10/03 14:09:47    384s] #Total number of nets in the design = 7264.
[10/03 14:09:47    384s] #7198 routable nets have routed wires.
[10/03 14:09:47    384s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:09:47    384s] #No nets have been global routed.
[10/03 14:09:47    384s] #Using multithreading with 8 threads.
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:47    384s] #Start routing data preparation on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:09:47    384s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:09:47    384s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:09:47    384s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:09:47    384s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:09:47    384s] #Build and mark too close pins for the same net.
[10/03 14:09:47    384s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:09:47    384s] #Initial pin access analysis.
[10/03 14:09:47    384s] #Detail pin access analysis.
[10/03 14:09:47    384s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:09:47    384s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:09:47    384s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:09:47    384s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:09:47    384s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:47    384s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:47    384s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:09:47    384s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:09:47    384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.16 (MB), peak = 2966.87 (MB)
[10/03 14:09:47    384s] #Regenerating Ggrids automatically.
[10/03 14:09:47    384s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:09:47    384s] #Using automatically generated G-grids.
[10/03 14:09:47    384s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:09:47    384s] #Done routing data preparation.
[10/03 14:09:47    384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2966.87 (MB)
[10/03 14:09:47    384s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Finished routing data preparation on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Cpu time = 00:00:00
[10/03 14:09:47    384s] #Elapsed time = 00:00:00
[10/03 14:09:47    384s] #Increased memory = 6.88 (MB)
[10/03 14:09:47    384s] #Total memory = 2487.84 (MB)
[10/03 14:09:47    384s] #Peak memory = 2966.87 (MB)
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:47    384s] ### Time Record (Global Routing) is installed.
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Start global routing on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Start global routing initialization on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:09:47    384s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is installed.
[10/03 14:09:47    384s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:09:47    384s] ### track-assign external-init starts on Tue Oct  3 14:09:47 2023 with memory = 2487.95 (MB), peak = 2966.87 (MB)
[10/03 14:09:47    384s] ### Time Record (Track Assignment) is installed.
[10/03 14:09:47    384s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:09:47    384s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.9 GB --2.14 [8]--
[10/03 14:09:47    384s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:09:47    384s] #Cpu time = 00:00:01
[10/03 14:09:47    384s] #Elapsed time = 00:00:00
[10/03 14:09:47    384s] #Increased memory = 7.05 (MB)
[10/03 14:09:47    384s] #Total memory = 2487.95 (MB)
[10/03 14:09:47    384s] #Peak memory = 2966.87 (MB)
[10/03 14:09:47    384s] #Using multithreading with 8 threads.
[10/03 14:09:47    384s] ### Time Record (Detail Routing) is installed.
[10/03 14:09:47    384s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Start Detail Routing..
[10/03 14:09:47    384s] #start initial detail routing ...
[10/03 14:09:47    384s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:09:47    384s] ### Routing stats:
[10/03 14:09:47    384s] #   number of violations = 0
[10/03 14:09:47    384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.23 (MB), peak = 2966.87 (MB)
[10/03 14:09:47    384s] #Complete Detail Routing.
[10/03 14:09:47    384s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:47    384s] #Total wire length = 104062 um.
[10/03 14:09:47    384s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:47    384s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:47    384s] #Total number of vias = 56978
[10/03 14:09:47    384s] #Up-Via Summary (total 56978):
[10/03 14:09:47    384s] #           
[10/03 14:09:47    384s] #-----------------------
[10/03 14:09:47    384s] # metal1          25313
[10/03 14:09:47    384s] # metal2          20887
[10/03 14:09:47    384s] # metal3           7589
[10/03 14:09:47    384s] # metal4           1959
[10/03 14:09:47    384s] # metal5           1230
[10/03 14:09:47    384s] #-----------------------
[10/03 14:09:47    384s] #                 56978 
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Total number of DRC violations = 0
[10/03 14:09:47    384s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:09:47    384s] #Cpu time = 00:00:00
[10/03 14:09:47    384s] #Elapsed time = 00:00:00
[10/03 14:09:47    384s] #Increased memory = 0.28 (MB)
[10/03 14:09:47    384s] #Total memory = 2488.23 (MB)
[10/03 14:09:47    384s] #Peak memory = 2966.87 (MB)
[10/03 14:09:47    384s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:09:47    384s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Start Post Route wire spreading..
[10/03 14:09:47    384s] #
[10/03 14:09:47    384s] #Start data preparation for wire spreading...
[10/03 14:09:47    385s] #
[10/03 14:09:47    385s] #Data preparation is done on Tue Oct  3 14:09:47 2023
[10/03 14:09:47    385s] #
[10/03 14:09:47    385s] ### track-assign engine-init starts on Tue Oct  3 14:09:47 2023 with memory = 2488.23 (MB), peak = 2966.87 (MB)
[10/03 14:09:47    385s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.9 GB --1.18 [8]--
[10/03 14:09:47    385s] #
[10/03 14:09:47    385s] #Start Post Route Wire Spread.
[10/03 14:09:48    385s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:09:48    385s] #Complete Post Route Wire Spread.
[10/03 14:09:48    385s] #
[10/03 14:09:48    385s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:48    385s] #Total wire length = 104062 um.
[10/03 14:09:48    385s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:48    385s] #Total number of vias = 56978
[10/03 14:09:48    385s] #Up-Via Summary (total 56978):
[10/03 14:09:48    385s] #           
[10/03 14:09:48    385s] #-----------------------
[10/03 14:09:48    385s] # metal1          25313
[10/03 14:09:48    385s] # metal2          20887
[10/03 14:09:48    385s] # metal3           7589
[10/03 14:09:48    385s] # metal4           1959
[10/03 14:09:48    385s] # metal5           1230
[10/03 14:09:48    385s] #-----------------------
[10/03 14:09:48    385s] #                 56978 
[10/03 14:09:48    385s] #
[10/03 14:09:48    385s] #   number of violations = 0
[10/03 14:09:48    385s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2479.78 (MB), peak = 2966.87 (MB)
[10/03 14:09:48    385s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:09:48    385s] #Total number of DRC violations = 0
[10/03 14:09:48    385s] #Post Route wire spread is done.
[10/03 14:09:48    385s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:09:48    385s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:09:48    385s] #Total wire length = 104062 um.
[10/03 14:09:48    385s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:09:48    385s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:09:48    385s] #Total number of vias = 56978
[10/03 14:09:48    385s] #Up-Via Summary (total 56978):
[10/03 14:09:48    385s] #           
[10/03 14:09:48    385s] #-----------------------
[10/03 14:09:48    385s] # metal1          25313
[10/03 14:09:48    385s] # metal2          20887
[10/03 14:09:48    385s] # metal3           7589
[10/03 14:09:48    385s] # metal4           1959
[10/03 14:09:48    385s] # metal5           1230
[10/03 14:09:48    385s] #-----------------------
[10/03 14:09:48    385s] #                 56978 
[10/03 14:09:48    385s] #
[10/03 14:09:48    385s] #detailRoute Statistics:
[10/03 14:09:48    385s] #Cpu time = 00:00:01
[10/03 14:09:48    385s] #Elapsed time = 00:00:01
[10/03 14:09:48    385s] #Increased memory = -8.18 (MB)
[10/03 14:09:48    385s] #Total memory = 2479.78 (MB)
[10/03 14:09:48    385s] #Peak memory = 2966.87 (MB)
[10/03 14:09:48    385s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:09:48    385s] ### global_detail_route design signature (129): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:09:48    385s] ### Time Record (DB Export) is installed.
[10/03 14:09:48    385s] ### export design design signature (130): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:09:48    386s] #	no debugging net set
[10/03 14:09:48    386s] ### Time Record (DB Export) is uninstalled.
[10/03 14:09:48    386s] ### Time Record (Post Callback) is installed.
[10/03 14:09:48    386s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:09:48    386s] #
[10/03 14:09:48    386s] #globalDetailRoute statistics:
[10/03 14:09:48    386s] #Cpu time = 00:00:02
[10/03 14:09:48    386s] #Elapsed time = 00:00:01
[10/03 14:09:48    386s] #Increased memory = -5.39 (MB)
[10/03 14:09:48    386s] #Total memory = 2476.12 (MB)
[10/03 14:09:48    386s] #Peak memory = 2966.87 (MB)
[10/03 14:09:48    386s] #Number of warnings = 1
[10/03 14:09:48    386s] #Total number of warnings = 8
[10/03 14:09:48    386s] #Number of fails = 0
[10/03 14:09:48    386s] #Total number of fails = 0
[10/03 14:09:48    386s] #Complete globalDetailRoute on Tue Oct  3 14:09:48 2023
[10/03 14:09:48    386s] #
[10/03 14:09:48    386s] ### import design signature (131): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:09:48    386s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:09:48    386s] ### 
[10/03 14:09:48    386s] ###   Scalability Statistics
[10/03 14:09:48    386s] ### 
[10/03 14:09:48    386s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:48    386s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:09:48    386s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:48    386s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:09:48    386s] ###   Entire Command                |        00:00:02|        00:00:01|             2.1|
[10/03 14:09:48    386s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:09:48    386s] ### 
[10/03 14:09:48    386s] *** EcoRoute #5 [finish] : cpu/real = 0:00:02.5/0:00:01.2 (2.1), totSession cpu/real = 0:06:26.1/0:05:44.0 (1.1), mem = 3937.0M
[10/03 14:09:48    386s] 
[10/03 14:09:48    386s] =============================================================================================
[10/03 14:09:48    386s]  Step TAT Report for EcoRoute #5                                                21.13-s100_1
[10/03 14:09:48    386s] =============================================================================================
[10/03 14:09:48    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:48    386s] ---------------------------------------------------------------------------------------------
[10/03 14:09:48    386s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:48    386s] [ DetailRoute            ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.3    4.3
[10/03 14:09:48    386s] [ MISC                   ]          0:00:01.1  (  94.5 % )     0:00:01.1 /  0:00:02.2    2.0
[10/03 14:09:48    386s] ---------------------------------------------------------------------------------------------
[10/03 14:09:48    386s]  EcoRoute #5 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:02.5    2.1
[10/03 14:09:48    386s] ---------------------------------------------------------------------------------------------
[10/03 14:09:48    386s] 
[10/03 14:09:48    386s] **optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2469.3M, totSessionCpu=0:06:26 **
[10/03 14:09:48    386s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:09:48    386s] **INFO: flowCheckPoint #33 PostEcoSummary
[10/03 14:09:48    386s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:09:48    386s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:09:48    386s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:09:48    386s] RC Extraction called in multi-corner(1) mode.
[10/03 14:09:48    386s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:09:48    386s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:09:48    386s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:09:48    386s] * Layer Id             : 1 - M1
[10/03 14:09:48    386s]       Thickness        : 0.13
[10/03 14:09:48    386s]       Min Width        : 0.07
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] * Layer Id             : 2 - M2
[10/03 14:09:48    386s]       Thickness        : 0.14
[10/03 14:09:48    386s]       Min Width        : 0.07
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] * Layer Id             : 3 - M3
[10/03 14:09:48    386s]       Thickness        : 0.14
[10/03 14:09:48    386s]       Min Width        : 0.07
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] * Layer Id             : 4 - M4
[10/03 14:09:48    386s]       Thickness        : 0.28
[10/03 14:09:48    386s]       Min Width        : 0.14
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] * Layer Id             : 5 - M5
[10/03 14:09:48    386s]       Thickness        : 0.28
[10/03 14:09:48    386s]       Min Width        : 0.14
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] * Layer Id             : 6 - M6
[10/03 14:09:48    386s]       Thickness        : 0.28
[10/03 14:09:48    386s]       Min Width        : 0.14
[10/03 14:09:48    386s]       Layer Dielectric : 4.1
[10/03 14:09:48    386s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:09:48    386s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:09:48    386s]       RC Corner Indexes            0   
[10/03 14:09:48    386s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:09:48    386s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:09:48    386s] Resistance Scaling Factor    : 1.00000 
[10/03 14:09:48    386s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:09:48    386s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:09:48    386s] Shrink Factor                : 1.00000
[10/03 14:09:48    386s] 
[10/03 14:09:48    386s] Trim Metal Layers:
[10/03 14:09:48    386s] LayerId::1 widthSet size::1
[10/03 14:09:48    386s] LayerId::2 widthSet size::1
[10/03 14:09:48    386s] LayerId::3 widthSet size::1
[10/03 14:09:48    386s] LayerId::4 widthSet size::1
[10/03 14:09:48    386s] LayerId::5 widthSet size::1
[10/03 14:09:48    386s] LayerId::6 widthSet size::1
[10/03 14:09:48    386s] eee: pegSigSF::1.070000
[10/03 14:09:48    386s] Initializing multi-corner resistance tables ...
[10/03 14:09:48    386s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:48    386s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:48    386s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:48    386s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:48    386s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:48    386s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:48    386s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:48    386s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3937.0M)
[10/03 14:09:48    386s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:09:48    386s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3973.1M)
[10/03 14:09:48    386s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3973.1M)
[10/03 14:09:49    386s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3973.0M)
[10/03 14:09:49    386s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 3977.0M)
[10/03 14:09:49    386s] Number of Extracted Resistors     : 136783
[10/03 14:09:49    386s] Number of Extracted Ground Cap.   : 143971
[10/03 14:09:49    386s] Number of Extracted Coupling Cap. : 269860
[10/03 14:09:49    386s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3961.031M)
[10/03 14:09:49    386s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:09:49    386s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3961.0M)
[10/03 14:09:49    386s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:09:49    387s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3957.770M)
[10/03 14:09:49    387s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3957.770M)
[10/03 14:09:49    387s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3957.770M)
[10/03 14:09:49    387s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:09:50    387s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3957.770M)
[10/03 14:09:50    387s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3957.770M)
[10/03 14:09:50    387s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3957.770M)
[10/03 14:09:50    387s] **optDesign ... cpu = 0:00:25, real = 0:00:14, mem = 2348.9M, totSessionCpu=0:06:28 **
[10/03 14:09:50    387s] Starting delay calculation for Setup views
[10/03 14:09:50    387s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:09:50    387s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:09:50    387s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:09:50    388s] #################################################################################
[10/03 14:09:50    388s] # Design Stage: PostRoute
[10/03 14:09:50    388s] # Design Name: top
[10/03 14:09:50    388s] # Design Mode: 45nm
[10/03 14:09:50    388s] # Analysis Mode: MMMC OCV 
[10/03 14:09:50    388s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:09:50    388s] # Signoff Settings: SI On 
[10/03 14:09:50    388s] #################################################################################
[10/03 14:09:51    388s] Topological Sorting (REAL = 0:00:00.0, MEM = 3906.4M, InitMEM = 3906.4M)
[10/03 14:09:51    388s] Setting infinite Tws ...
[10/03 14:09:51    388s] First Iteration Infinite Tw... 
[10/03 14:09:51    388s] Calculate early delays in OCV mode...
[10/03 14:09:51    388s] Calculate late delays in OCV mode...
[10/03 14:09:51    388s] Start delay calculation (fullDC) (8 T). (MEM=3906.44)
[10/03 14:09:51    388s] 
[10/03 14:09:51    388s] Trim Metal Layers:
[10/03 14:09:51    388s] LayerId::1 widthSet size::1
[10/03 14:09:51    388s] LayerId::2 widthSet size::1
[10/03 14:09:51    388s] LayerId::3 widthSet size::1
[10/03 14:09:51    388s] LayerId::4 widthSet size::1
[10/03 14:09:51    388s] LayerId::5 widthSet size::1
[10/03 14:09:51    388s] LayerId::6 widthSet size::1
[10/03 14:09:51    388s] eee: pegSigSF::1.070000
[10/03 14:09:51    388s] Initializing multi-corner resistance tables ...
[10/03 14:09:51    388s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:09:51    388s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:09:51    388s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:09:51    388s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:09:51    388s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:09:51    388s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:09:51    388s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:09:51    388s] End AAE Lib Interpolated Model. (MEM=3918.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:51    388s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3918.051M)
[10/03 14:09:51    388s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3920.1M)
[10/03 14:09:51    388s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:09:51    392s] Total number of fetched objects 7470
[10/03 14:09:51    392s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:09:51    392s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:09:51    392s] End delay calculation. (MEM=4250.52 CPU=0:00:03.3 REAL=0:00:00.0)
[10/03 14:09:51    392s] End delay calculation (fullDC). (MEM=4250.52 CPU=0:00:03.5 REAL=0:00:00.0)
[10/03 14:09:51    392s] *** CDM Built up (cpu=0:00:04.1  real=0:00:01.0  mem= 4250.5M) ***
[10/03 14:09:51    392s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4250.5M)
[10/03 14:09:51    392s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:09:51    392s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4250.5M)
[10/03 14:09:51    392s] Starting SI iteration 2
[10/03 14:09:51    392s] Calculate early delays in OCV mode...
[10/03 14:09:51    392s] Calculate late delays in OCV mode...
[10/03 14:09:51    392s] Start delay calculation (fullDC) (8 T). (MEM=3909.64)
[10/03 14:09:51    392s] End AAE Lib Interpolated Model. (MEM=3909.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:52    393s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:09:52    393s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:09:52    393s] Total number of fetched objects 7470
[10/03 14:09:52    393s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:09:52    393s] End delay calculation. (MEM=4261.14 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:09:52    393s] End delay calculation (fullDC). (MEM=4261.14 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:09:52    393s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4261.1M) ***
[10/03 14:09:52    394s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:02.0 totSessionCpu=0:06:34 mem=4259.1M)
[10/03 14:09:52    394s] End AAE Lib Interpolated Model. (MEM=4259.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:09:52    394s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4259.1M, EPOCH TIME: 1696313392.405302
[10/03 14:09:52    394s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:4291.1M, EPOCH TIME: 1696313392.417615
[10/03 14:09:52    394s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.1M, totSessionCpu=0:06:35 **
[10/03 14:09:52    394s] Executing marking Critical Nets1
[10/03 14:09:52    394s] **INFO: flowCheckPoint #34 OptimizationRecovery
[10/03 14:09:52    394s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:09:52    394s] *** Check timing (0:00:00.0)
[10/03 14:09:52    394s] VT info 0 0
[10/03 14:09:52    394s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:09:52    394s] Running postRoute recovery in postEcoRoute mode
[10/03 14:09:52    394s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.1M, totSessionCpu=0:06:35 **
[10/03 14:09:52    394s]   Timing/DRV Snapshot: (TGT)
[10/03 14:09:52    394s]      Weighted WNS: -0.010
[10/03 14:09:52    394s]       All  PG WNS: -0.010
[10/03 14:09:52    394s]       High PG WNS: -0.010
[10/03 14:09:52    394s]       All  PG TNS: -0.026
[10/03 14:09:52    394s]       High PG TNS: -0.026
[10/03 14:09:52    394s]       Low  PG TNS: 0.000
[10/03 14:09:52    394s]          Tran DRV: 1 (1)
[10/03 14:09:52    394s]           Cap DRV: 0 (0)
[10/03 14:09:52    394s]        Fanout DRV: 0 (0)
[10/03 14:09:52    394s]            Glitch: 0 (0)
[10/03 14:09:52    394s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] Checking setup slack degradation ...
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] Recovery Manager:
[10/03 14:09:52    394s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:09:52    394s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:09:52    394s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:09:52    394s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] Checking DRV degradation...
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] Recovery Manager:
[10/03 14:09:52    394s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:09:52    394s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:52    394s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:52    394s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:09:52    394s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3954.45M, totSessionCpu=0:06:35).
[10/03 14:09:52    394s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.2M, totSessionCpu=0:06:35 **
[10/03 14:09:52    394s] 
[10/03 14:09:52    394s] Latch borrow mode reset to max_borrow
[10/03 14:09:52    395s] **INFO: flowCheckPoint #35 FinalSummary
[10/03 14:09:52    395s] Reported timing to dir ./timingReports
[10/03 14:09:52    395s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2481.8M, totSessionCpu=0:06:35 **
[10/03 14:09:52    395s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3923.9M, EPOCH TIME: 1696313392.699839
[10/03 14:09:52    395s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:3955.9M, EPOCH TIME: 1696313392.714128
[10/03 14:09:55    395s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:19, mem = 2481.2M, totSessionCpu=0:06:36 **
[10/03 14:09:55    395s]  ReSet Options after AAE Based Opt flow 
[10/03 14:09:55    395s] *** Finished optDesign ***
[10/03 14:09:55    395s] 
[10/03 14:09:55    395s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.0 real=0:00:19.1)
[10/03 14:09:55    395s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:55    395s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:04.4)
[10/03 14:09:55    395s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.9 real=0:00:03.3)
[10/03 14:09:55    395s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:55    395s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:55    395s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:09:55    395s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.7 real=0:00:02.8)
[10/03 14:09:55    395s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[10/03 14:09:55    395s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.5 real=0:00:01.2)
[10/03 14:09:55    395s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.7 real=0:00:01.9)
[10/03 14:09:55    395s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:55    395s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:09:55    395s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:09:55    395s] Deleting Lib Analyzer.
[10/03 14:09:55    395s] Info: Destroy the CCOpt slew target map.
[10/03 14:09:55    395s] clean pInstBBox. size 0
[10/03 14:09:55    395s] All LLGs are deleted
[10/03 14:09:55    395s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3953.7M, EPOCH TIME: 1696313395.632882
[10/03 14:09:55    395s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3953.7M, EPOCH TIME: 1696313395.632999
[10/03 14:09:55    395s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:09:55    395s] *** optDesign #5 [finish] : cpu/real = 0:00:33.1/0:00:18.7 (1.8), totSession cpu/real = 0:06:36.0/0:05:51.2 (1.1), mem = 3953.7M
[10/03 14:09:55    395s] 
[10/03 14:09:55    395s] =============================================================================================
[10/03 14:09:55    395s]  Final TAT Report for optDesign #5                                              21.13-s100_1
[10/03 14:09:55    395s] =============================================================================================
[10/03 14:09:55    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:09:55    395s] ---------------------------------------------------------------------------------------------
[10/03 14:09:55    395s] [ InitOpt                ]      1   0:00:00.7  (   3.5 % )     0:00:00.7 /  0:00:01.4    1.9
[10/03 14:09:55    395s] [ WnsOpt                 ]      1   0:00:01.8  (   9.4 % )     0:00:01.8 /  0:00:04.1    2.2
[10/03 14:09:55    395s] [ TnsOpt                 ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:01.2    1.5
[10/03 14:09:55    395s] [ DrvOpt                 ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:09:55    395s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:55    395s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:09:55    395s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[10/03 14:09:55    395s] [ BuildHoldData          ]      1   0:00:00.7  (   3.6 % )     0:00:03.2 /  0:00:09.6    3.0
[10/03 14:09:55    395s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.8 % )     0:00:03.4 /  0:00:01.9    0.6
[10/03 14:09:55    395s] [ DrvReport              ]      9   0:00:03.0  (  16.2 % )     0:00:03.0 /  0:00:01.7    0.6
[10/03 14:09:55    395s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:09:55    395s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:09:55    395s] [ EcoRoute               ]      1   0:00:01.2  (   6.3 % )     0:00:01.2 /  0:00:02.5    2.1
[10/03 14:09:55    395s] [ ExtractRC              ]      2   0:00:04.3  (  23.2 % )     0:00:04.3 /  0:00:03.4    0.8
[10/03 14:09:55    395s] [ TimingUpdate           ]     12   0:00:00.5  (   2.5 % )     0:00:04.2 /  0:00:15.1    3.6
[10/03 14:09:55    395s] [ FullDelayCalc          ]      3   0:00:03.8  (  20.1 % )     0:00:03.8 /  0:00:13.3    3.5
[10/03 14:09:55    395s] [ TimingReport           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:09:55    395s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:09:55    395s] [ MISC                   ]          0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.1
[10/03 14:09:55    395s] ---------------------------------------------------------------------------------------------
[10/03 14:09:55    395s]  optDesign #5 TOTAL                 0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:33.1    1.8
[10/03 14:09:55    395s] ---------------------------------------------------------------------------------------------
[10/03 14:09:55    395s] 
[10/03 14:09:55    395s] 
[10/03 14:09:55    395s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:09:55    395s] 
[10/03 14:09:55    395s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:07    398s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:10:10    399s] <CMD> optDesign -postRoute
[10/03 14:10:10    399s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2474.3M, totSessionCpu=0:06:39 **
[10/03 14:10:10    399s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:10:10    399s] GigaOpt running with 8 threads.
[10/03 14:10:10    399s] **INFO: User settings:
[10/03 14:10:10    399s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:10:10    399s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:10:10    399s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:10:10    399s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:10:10    399s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:10:10    399s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:10:10    399s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:10:10    399s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:10:10    399s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:10:10    399s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:10:10    399s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:10:10    399s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:10:10    399s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:10:10    399s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:10:10    399s] setDesignMode -process                                          45
[10/03 14:10:10    399s] setExtractRCMode -basic                                         true
[10/03 14:10:10    399s] setExtractRCMode -coupled                                       true
[10/03 14:10:10    399s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:10:10    399s] setExtractRCMode -engine                                        postRoute
[10/03 14:10:10    399s] setExtractRCMode -extended                                      false
[10/03 14:10:10    399s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:10:10    399s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:10:10    399s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:10:10    399s] setExtractRCMode -total_c_th                                    5
[10/03 14:10:10    399s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:10:10    399s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:10:10    399s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:10:10    399s] setDelayCalMode -engine                                         aae
[10/03 14:10:10    399s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:10:10    399s] setDelayCalMode -SIAware                                        true
[10/03 14:10:10    399s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:10:10    399s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:10:10    399s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:10:10    399s] setOptMode -deleteInst                                          true
[10/03 14:10:10    399s] setOptMode -drcMargin                                           0
[10/03 14:10:10    399s] setOptMode -setupTargetSlack                                    0
[10/03 14:10:10    399s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:10:10    399s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:10:10    399s] setPlaceMode -place_detail_check_route                          false
[10/03 14:10:10    399s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:10:10    399s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:10:10    399s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:10:10    399s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:10:10    399s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:10:10    399s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:10:10    399s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:10:10    399s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:10:10    399s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:10:10    399s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:10:10    399s] setPlaceMode -powerDriven                                       false
[10/03 14:10:10    399s] setPlaceMode -timingDriven                                      true
[10/03 14:10:10    399s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:10:10    399s] setAnalysisMode -checkType                                      setup
[10/03 14:10:10    399s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:10:10    399s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:10:10    399s] setAnalysisMode -virtualIPO                                     false
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:10:10    399s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:10:10    399s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:10    399s] Summary for sequential cells identification: 
[10/03 14:10:10    399s]   Identified SBFF number: 16
[10/03 14:10:10    399s]   Identified MBFF number: 0
[10/03 14:10:10    399s]   Identified SB Latch number: 0
[10/03 14:10:10    399s]   Identified MB Latch number: 0
[10/03 14:10:10    399s]   Not identified SBFF number: 0
[10/03 14:10:10    399s]   Not identified MBFF number: 0
[10/03 14:10:10    399s]   Not identified SB Latch number: 0
[10/03 14:10:10    399s]   Not identified MB Latch number: 0
[10/03 14:10:10    399s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:10    399s]  Visiting view : generic_view
[10/03 14:10:10    399s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:10    399s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:10    399s]  Visiting view : generic_view
[10/03 14:10:10    399s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:10    399s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:10    399s] TLC MultiMap info (StdDelay):
[10/03 14:10:10    399s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:10    399s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:10    399s]  Setting StdDelay to: 33.1ps
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:10    399s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:10:10    399s] *** optDesign #6 [begin] : totSession cpu/real = 0:06:39.6/0:06:05.8 (1.1), mem = 3952.8M
[10/03 14:10:10    399s] *** InitOpt #6 [begin] : totSession cpu/real = 0:06:39.6/0:06:05.8 (1.1), mem = 3952.8M
[10/03 14:10:10    399s] OPERPROF: Starting DPlace-Init at level 1, MEM:3952.8M, EPOCH TIME: 1696313410.246957
[10/03 14:10:10    399s] z: 2, totalTracks: 1
[10/03 14:10:10    399s] z: 4, totalTracks: 1
[10/03 14:10:10    399s] z: 6, totalTracks: 1
[10/03 14:10:10    399s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:10    399s] All LLGs are deleted
[10/03 14:10:10    399s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3952.8M, EPOCH TIME: 1696313410.252915
[10/03 14:10:10    399s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3952.8M, EPOCH TIME: 1696313410.253023
[10/03 14:10:10    399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3952.8M, EPOCH TIME: 1696313410.255597
[10/03 14:10:10    399s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4080.9M, EPOCH TIME: 1696313410.259089
[10/03 14:10:10    399s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:10:10    399s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4080.9M, EPOCH TIME: 1696313410.262352
[10/03 14:10:10    399s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.005, MEM:4082.4M, EPOCH TIME: 1696313410.267592
[10/03 14:10:10    399s] Fast DP-INIT is on for default
[10/03 14:10:10    399s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:10:10    399s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:4082.4M, EPOCH TIME: 1696313410.269185
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:10    399s] OPERPROF:     Starting CMU at level 3, MEM:4082.4M, EPOCH TIME: 1696313410.270759
[10/03 14:10:10    399s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:4082.3M, EPOCH TIME: 1696313410.275117
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:10:10    399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:3954.3M, EPOCH TIME: 1696313410.276828
[10/03 14:10:10    399s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3954.3M, EPOCH TIME: 1696313410.276895
[10/03 14:10:10    399s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3954.3M, EPOCH TIME: 1696313410.279206
[10/03 14:10:10    399s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3954.3MB).
[10/03 14:10:10    399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:3954.3M, EPOCH TIME: 1696313410.282321
[10/03 14:10:10    399s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3954.3M, EPOCH TIME: 1696313410.282379
[10/03 14:10:10    399s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.015, MEM:3952.3M, EPOCH TIME: 1696313410.297304
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] Creating Lib Analyzer ...
[10/03 14:10:10    399s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:10    399s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:10    399s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:10    399s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:10    399s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:10    399s] 
[10/03 14:10:10    399s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:10    399s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:40 mem=3958.3M
[10/03 14:10:10    399s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:40 mem=3958.3M
[10/03 14:10:10    399s] Creating Lib Analyzer, finished. 
[10/03 14:10:10    399s] Effort level <high> specified for reg2reg path_group
[10/03 14:10:10    400s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2490.7M, totSessionCpu=0:06:41 **
[10/03 14:10:10    400s] Existing Dirty Nets : 0
[10/03 14:10:10    400s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:10:10    400s] #Taking db snapshot
[10/03 14:10:10    400s] #Taking db snapshot ... done
[10/03 14:10:10    400s] OPERPROF: Starting checkPlace at level 1, MEM:3928.3M, EPOCH TIME: 1696313410.875089
[10/03 14:10:10    400s] z: 2, totalTracks: 1
[10/03 14:10:10    400s] z: 4, totalTracks: 1
[10/03 14:10:10    400s] z: 6, totalTracks: 1
[10/03 14:10:10    400s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:10    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3928.3M, EPOCH TIME: 1696313410.880447
[10/03 14:10:10    400s] 
[10/03 14:10:10    400s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:10    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3960.3M, EPOCH TIME: 1696313410.893125
[10/03 14:10:10    400s] Begin checking placement ... (start mem=3928.3M, init mem=3960.3M)
[10/03 14:10:10    400s] Begin checking exclusive groups violation ...
[10/03 14:10:10    400s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:10:10    400s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:10:10    400s] 
[10/03 14:10:10    400s] Running CheckPlace using 8 threads!...
[10/03 14:10:10    400s] 
[10/03 14:10:10    400s] ...checkPlace MT is done!
[10/03 14:10:10    400s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3960.3M, EPOCH TIME: 1696313410.943304
[10/03 14:10:10    400s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:3960.3M, EPOCH TIME: 1696313410.950164
[10/03 14:10:10    400s] *info: Placed = 13248         
[10/03 14:10:10    400s] *info: Unplaced = 0           
[10/03 14:10:10    400s] Placement Density:100.00%(11523/11523)
[10/03 14:10:10    400s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:10:10    400s] All LLGs are deleted
[10/03 14:10:10    400s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3960.3M, EPOCH TIME: 1696313410.952716
[10/03 14:10:10    400s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:3960.3M, EPOCH TIME: 1696313410.956311
[10/03 14:10:10    400s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3960.3M)
[10/03 14:10:10    400s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.082, MEM:3960.3M, EPOCH TIME: 1696313410.957179
[10/03 14:10:10    400s]  Initial DC engine is -> aae
[10/03 14:10:10    400s]  
[10/03 14:10:10    400s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:10:10    400s]  
[10/03 14:10:10    400s]  
[10/03 14:10:10    400s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:10:10    400s]  
[10/03 14:10:10    400s] Reset EOS DB
[10/03 14:10:10    400s] Ignoring AAE DB Resetting ...
[10/03 14:10:10    400s]  Set Options for AAE Based Opt flow 
[10/03 14:10:10    400s] *** optDesign -postRoute ***
[10/03 14:10:10    400s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:10:10    400s] Setup Target Slack: user slack 0
[10/03 14:10:10    400s] Hold Target Slack: user slack 0
[10/03 14:10:10    401s] All LLGs are deleted
[10/03 14:10:10    401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3960.3M, EPOCH TIME: 1696313410.976025
[10/03 14:10:10    401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3960.3M, EPOCH TIME: 1696313410.976222
[10/03 14:10:10    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3960.3M, EPOCH TIME: 1696313410.980198
[10/03 14:10:10    401s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4056.4M, EPOCH TIME: 1696313410.983520
[10/03 14:10:10    401s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4056.4M, EPOCH TIME: 1696313410.986712
[10/03 14:10:10    401s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:4088.4M, EPOCH TIME: 1696313410.991790
[10/03 14:10:10    401s] Fast DP-INIT is on for default
[10/03 14:10:10    401s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:4088.4M, EPOCH TIME: 1696313410.993292
[10/03 14:10:10    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:3960.3M, EPOCH TIME: 1696313410.996634
[10/03 14:10:10    401s] Multi-VT timing optimization disabled based on library information.
[10/03 14:10:10    401s] 
[10/03 14:10:10    401s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:10:11    401s] Deleting Lib Analyzer.
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:11    401s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:11    401s] Summary for sequential cells identification: 
[10/03 14:10:11    401s]   Identified SBFF number: 16
[10/03 14:10:11    401s]   Identified MBFF number: 0
[10/03 14:10:11    401s]   Identified SB Latch number: 0
[10/03 14:10:11    401s]   Identified MB Latch number: 0
[10/03 14:10:11    401s]   Not identified SBFF number: 0
[10/03 14:10:11    401s]   Not identified MBFF number: 0
[10/03 14:10:11    401s]   Not identified SB Latch number: 0
[10/03 14:10:11    401s]   Not identified MB Latch number: 0
[10/03 14:10:11    401s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:11    401s]  Visiting view : generic_view
[10/03 14:10:11    401s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:11    401s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:11    401s]  Visiting view : generic_view
[10/03 14:10:11    401s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:11    401s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:11    401s] TLC MultiMap info (StdDelay):
[10/03 14:10:11    401s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:11    401s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:11    401s]  Setting StdDelay to: 33.1ps
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:11    401s] *** InitOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:06:41.1/0:06:06.6 (1.1), mem = 3960.3M
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] =============================================================================================
[10/03 14:10:11    401s]  Step TAT Report for InitOpt #6                                                 21.13-s100_1
[10/03 14:10:11    401s] =============================================================================================
[10/03 14:10:11    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:11    401s] ---------------------------------------------------------------------------------------------
[10/03 14:10:11    401s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:11    401s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:11    401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:11    401s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:11    401s] [ CheckPlace             ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:10:11    401s] [ MISC                   ]          0:00:00.5  (  62.4 % )     0:00:00.5 /  0:00:01.0    2.0
[10/03 14:10:11    401s] ---------------------------------------------------------------------------------------------
[10/03 14:10:11    401s]  InitOpt #6 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:10:11    401s] ---------------------------------------------------------------------------------------------
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:10:11    401s] **INFO: flowCheckPoint #36 InitialSummary
[10/03 14:10:11    401s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3960.332M)
[10/03 14:10:11    401s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:10:11    401s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:10:11    401s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:10:11    401s] RC Extraction called in multi-corner(1) mode.
[10/03 14:10:11    401s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:10:11    401s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:10:11    401s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:10:11    401s] * Layer Id             : 1 - M1
[10/03 14:10:11    401s]       Thickness        : 0.13
[10/03 14:10:11    401s]       Min Width        : 0.07
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] * Layer Id             : 2 - M2
[10/03 14:10:11    401s]       Thickness        : 0.14
[10/03 14:10:11    401s]       Min Width        : 0.07
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] * Layer Id             : 3 - M3
[10/03 14:10:11    401s]       Thickness        : 0.14
[10/03 14:10:11    401s]       Min Width        : 0.07
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] * Layer Id             : 4 - M4
[10/03 14:10:11    401s]       Thickness        : 0.28
[10/03 14:10:11    401s]       Min Width        : 0.14
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] * Layer Id             : 5 - M5
[10/03 14:10:11    401s]       Thickness        : 0.28
[10/03 14:10:11    401s]       Min Width        : 0.14
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] * Layer Id             : 6 - M6
[10/03 14:10:11    401s]       Thickness        : 0.28
[10/03 14:10:11    401s]       Min Width        : 0.14
[10/03 14:10:11    401s]       Layer Dielectric : 4.1
[10/03 14:10:11    401s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:10:11    401s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:10:11    401s]       RC Corner Indexes            0   
[10/03 14:10:11    401s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:10:11    401s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:10:11    401s] Resistance Scaling Factor    : 1.00000 
[10/03 14:10:11    401s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:10:11    401s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:10:11    401s] Shrink Factor                : 1.00000
[10/03 14:10:11    401s] 
[10/03 14:10:11    401s] Trim Metal Layers:
[10/03 14:10:11    401s] LayerId::1 widthSet size::1
[10/03 14:10:11    401s] LayerId::2 widthSet size::1
[10/03 14:10:11    401s] LayerId::3 widthSet size::1
[10/03 14:10:11    401s] LayerId::4 widthSet size::1
[10/03 14:10:11    401s] LayerId::5 widthSet size::1
[10/03 14:10:11    401s] LayerId::6 widthSet size::1
[10/03 14:10:11    401s] eee: pegSigSF::1.070000
[10/03 14:10:11    401s] Initializing multi-corner resistance tables ...
[10/03 14:10:11    401s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:11    401s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:11    401s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:11    401s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:11    401s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:11    401s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:11    401s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:11    401s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3960.3M)
[10/03 14:10:11    401s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:10:11    401s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 4012.4M)
[10/03 14:10:11    401s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4016.4M)
[10/03 14:10:11    401s] Number of Extracted Resistors     : 136783
[10/03 14:10:11    401s] Number of Extracted Ground Cap.   : 143971
[10/03 14:10:11    401s] Number of Extracted Coupling Cap. : 269860
[10/03 14:10:11    401s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3984.340M)
[10/03 14:10:11    401s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:10:11    401s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3984.3M)
[10/03 14:10:11    401s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:10:12    401s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 3984.340M)
[10/03 14:10:12    402s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3984.340M)
[10/03 14:10:12    402s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3984.340M)
[10/03 14:10:12    402s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:10:13    402s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 3984.340M)
[10/03 14:10:13    402s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3984.340M)
[10/03 14:10:13    402s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3984.340M)
[10/03 14:10:13    402s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 3966.613M)
[10/03 14:10:13    402s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3966.6M)
[10/03 14:10:13    402s] 
[10/03 14:10:13    402s] Trim Metal Layers:
[10/03 14:10:13    402s] LayerId::1 widthSet size::1
[10/03 14:10:13    402s] LayerId::2 widthSet size::1
[10/03 14:10:13    402s] LayerId::3 widthSet size::1
[10/03 14:10:13    402s] LayerId::4 widthSet size::1
[10/03 14:10:13    402s] LayerId::5 widthSet size::1
[10/03 14:10:13    402s] LayerId::6 widthSet size::1
[10/03 14:10:13    402s] eee: pegSigSF::1.070000
[10/03 14:10:13    402s] Initializing multi-corner resistance tables ...
[10/03 14:10:13    402s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:13    402s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:13    402s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:13    402s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:13    402s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:13    402s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:13    402s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:13    402s] *** BuildHoldData #6 [begin] : totSession cpu/real = 0:06:42.8/0:06:08.8 (1.1), mem = 3995.2M
[10/03 14:10:13    402s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:10:13    402s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:10:13    403s] Starting delay calculation for Hold views
[10/03 14:10:13    403s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:10:13    403s] #################################################################################
[10/03 14:10:13    403s] # Design Stage: PostRoute
[10/03 14:10:13    403s] # Design Name: top
[10/03 14:10:13    403s] # Design Mode: 45nm
[10/03 14:10:13    403s] # Analysis Mode: MMMC OCV 
[10/03 14:10:13    403s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:10:13    403s] # Signoff Settings: SI Off 
[10/03 14:10:13    403s] #################################################################################
[10/03 14:10:13    403s] Topological Sorting (REAL = 0:00:00.0, MEM = 3993.2M, InitMEM = 3993.2M)
[10/03 14:10:13    403s] Calculate late delays in OCV mode...
[10/03 14:10:13    403s] Calculate early delays in OCV mode...
[10/03 14:10:13    403s] Start delay calculation (fullDC) (8 T). (MEM=3993.23)
[10/03 14:10:13    403s] End AAE Lib Interpolated Model. (MEM=4012.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:13    405s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:10:13    405s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:10:13    405s] Total number of fetched objects 7470
[10/03 14:10:13    405s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:10:13    405s] End delay calculation. (MEM=4307.79 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:10:13    405s] End delay calculation (fullDC). (MEM=4307.79 CPU=0:00:01.8 REAL=0:00:00.0)
[10/03 14:10:13    405s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 4307.8M) ***
[10/03 14:10:13    405s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:06:46 mem=4307.8M)
[10/03 14:10:13    405s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:00.0 totSessionCpu=0:06:46 mem=4307.8M ***
[10/03 14:10:14    405s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:10:14    405s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:10:14    406s] Starting delay calculation for Setup views
[10/03 14:10:14    406s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:10:14    406s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:10:14    406s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:10:14    406s] #################################################################################
[10/03 14:10:14    406s] # Design Stage: PostRoute
[10/03 14:10:14    406s] # Design Name: top
[10/03 14:10:14    406s] # Design Mode: 45nm
[10/03 14:10:14    406s] # Analysis Mode: MMMC OCV 
[10/03 14:10:14    406s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:10:14    406s] # Signoff Settings: SI On 
[10/03 14:10:14    406s] #################################################################################
[10/03 14:10:14    406s] Topological Sorting (REAL = 0:00:00.0, MEM = 4318.6M, InitMEM = 4318.6M)
[10/03 14:10:14    406s] Setting infinite Tws ...
[10/03 14:10:14    406s] First Iteration Infinite Tw... 
[10/03 14:10:14    406s] Calculate early delays in OCV mode...
[10/03 14:10:14    406s] Calculate late delays in OCV mode...
[10/03 14:10:14    406s] Start delay calculation (fullDC) (8 T). (MEM=4318.6)
[10/03 14:10:14    406s] End AAE Lib Interpolated Model. (MEM=4330.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:15    410s] Total number of fetched objects 7470
[10/03 14:10:15    410s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:10:15    410s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:10:15    410s] End delay calculation. (MEM=4313.25 CPU=0:00:03.0 REAL=0:00:01.0)
[10/03 14:10:15    410s] End delay calculation (fullDC). (MEM=4313.25 CPU=0:00:03.2 REAL=0:00:01.0)
[10/03 14:10:15    410s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 4313.2M) ***
[10/03 14:10:15    410s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4313.2M)
[10/03 14:10:15    410s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:10:15    410s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4313.2M)
[10/03 14:10:15    410s] 
[10/03 14:10:15    410s] Executing IPO callback for view pruning ..
[10/03 14:10:15    410s] Starting SI iteration 2
[10/03 14:10:15    410s] Calculate early delays in OCV mode...
[10/03 14:10:15    410s] Calculate late delays in OCV mode...
[10/03 14:10:15    410s] Start delay calculation (fullDC) (8 T). (MEM=3979.36)
[10/03 14:10:15    410s] End AAE Lib Interpolated Model. (MEM=3979.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:15    411s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:10:15    411s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:10:15    411s] Total number of fetched objects 7470
[10/03 14:10:15    411s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:10:15    411s] End delay calculation. (MEM=4336.86 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:10:15    411s] End delay calculation (fullDC). (MEM=4336.86 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:10:15    411s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4336.9M) ***
[10/03 14:10:15    412s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:06:52 mem=4334.9M)
[10/03 14:10:15    412s] End AAE Lib Interpolated Model. (MEM=4334.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:15    412s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4334.9M, EPOCH TIME: 1696313415.812514
[10/03 14:10:15    412s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:4366.9M, EPOCH TIME: 1696313415.824894
[10/03 14:10:15    412s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #6 [finish] : cpu/real = 0:00:09.6/0:00:02.7 (3.5), totSession cpu/real = 0:06:52.4/0:06:11.5 (1.1), mem = 4365.4M
[10/03 14:10:15    412s] 
[10/03 14:10:15    412s] =============================================================================================
[10/03 14:10:15    412s]  Step TAT Report for BuildHoldData #6                                           21.13-s100_1
[10/03 14:10:15    412s] =============================================================================================
[10/03 14:10:15    412s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:15    412s] ---------------------------------------------------------------------------------------------
[10/03 14:10:15    412s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:15    412s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.5
[10/03 14:10:15    412s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    3.3
[10/03 14:10:15    412s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    2.7
[10/03 14:10:15    412s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:15    412s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:15    412s] [ TimingUpdate           ]      3   0:00:00.2  (   6.2 % )     0:00:01.9 /  0:00:07.8    4.1
[10/03 14:10:15    412s] [ FullDelayCalc          ]      2   0:00:01.8  (  63.9 % )     0:00:01.8 /  0:00:07.2    4.1
[10/03 14:10:15    412s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.8
[10/03 14:10:15    412s] [ MISC                   ]          0:00:00.6  (  22.5 % )     0:00:00.6 /  0:00:01.3    2.1
[10/03 14:10:15    412s] ---------------------------------------------------------------------------------------------
[10/03 14:10:15    412s]  BuildHoldData #6 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:09.6    3.5
[10/03 14:10:15    412s] ---------------------------------------------------------------------------------------------
[10/03 14:10:15    412s] 
[10/03 14:10:15    412s] **optDesign ... cpu = 0:00:13, real = 0:00:05, mem = 2525.3M, totSessionCpu=0:06:52 **
[10/03 14:10:15    412s] OPTC: m1 20.0 20.0
[10/03 14:10:15    412s] Setting latch borrow mode to budget during optimization.
[10/03 14:10:16    412s] **INFO: flowCheckPoint #37 OptimizationPass1
[10/03 14:10:16    412s] Glitch fixing enabled
[10/03 14:10:16    412s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:10:16    412s] **INFO: Start fixing DRV (Mem = 3996.86M) ...
[10/03 14:10:16    412s] Begin: GigaOpt DRV Optimization
[10/03 14:10:16    412s] Glitch fixing enabled
[10/03 14:10:16    412s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:10:16    412s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:06:52.7/0:06:11.6 (1.1), mem = 3996.9M
[10/03 14:10:16    412s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:10:16    412s] End AAE Lib Interpolated Model. (MEM=3996.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:16    412s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.15
[10/03 14:10:16    412s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:10:16    412s] ### Creating PhyDesignMc. totSessionCpu=0:06:53 mem=3996.9M
[10/03 14:10:16    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:3996.9M, EPOCH TIME: 1696313416.040579
[10/03 14:10:16    412s] z: 2, totalTracks: 1
[10/03 14:10:16    412s] z: 4, totalTracks: 1
[10/03 14:10:16    412s] z: 6, totalTracks: 1
[10/03 14:10:16    412s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:16    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3996.9M, EPOCH TIME: 1696313416.046989
[10/03 14:10:16    412s] 
[10/03 14:10:16    412s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:16    412s] 
[10/03 14:10:16    412s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:10:16    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:4028.9M, EPOCH TIME: 1696313416.060193
[10/03 14:10:16    412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4028.9M, EPOCH TIME: 1696313416.060270
[10/03 14:10:16    412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:4028.9M, EPOCH TIME: 1696313416.062962
[10/03 14:10:16    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4028.9MB).
[10/03 14:10:16    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:4028.9M, EPOCH TIME: 1696313416.064771
[10/03 14:10:16    412s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:10:16    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=4028.9M
[10/03 14:10:16    412s] #optDebug: Start CG creation (mem=4028.9M)
[10/03 14:10:16    412s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:10:16    413s] (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgPrt (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgEgp (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgPbk (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgNrb(cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgObs (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgCon (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s]  ...processing cgPdm (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4139.8M)
[10/03 14:10:16    413s] ### Creating RouteCongInterface, started
[10/03 14:10:16    413s] ### Creating LA Mngr. totSessionCpu=0:06:53 mem=4139.8M
[10/03 14:10:16    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:53 mem=4139.8M
[10/03 14:10:16    413s] ### Creating RouteCongInterface, finished
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] Creating Lib Analyzer ...
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:16    413s] Summary for sequential cells identification: 
[10/03 14:10:16    413s]   Identified SBFF number: 16
[10/03 14:10:16    413s]   Identified MBFF number: 0
[10/03 14:10:16    413s]   Identified SB Latch number: 0
[10/03 14:10:16    413s]   Identified MB Latch number: 0
[10/03 14:10:16    413s]   Not identified SBFF number: 0
[10/03 14:10:16    413s]   Not identified MBFF number: 0
[10/03 14:10:16    413s]   Not identified SB Latch number: 0
[10/03 14:10:16    413s]   Not identified MB Latch number: 0
[10/03 14:10:16    413s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:16    413s]  Visiting view : generic_view
[10/03 14:10:16    413s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:16    413s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:16    413s]  Visiting view : generic_view
[10/03 14:10:16    413s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:16    413s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:16    413s] TLC MultiMap info (StdDelay):
[10/03 14:10:16    413s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:16    413s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:16    413s]  Setting StdDelay to: 33.1ps
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:16    413s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:16    413s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:16    413s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:16    413s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:16    413s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:16    413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:53 mem=4139.8M
[10/03 14:10:16    413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:53 mem=4139.8M
[10/03 14:10:16    413s] Creating Lib Analyzer, finished. 
[10/03 14:10:16    413s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:10:16    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4481.3M, EPOCH TIME: 1696313416.532325
[10/03 14:10:16    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4481.3M, EPOCH TIME: 1696313416.532561
[10/03 14:10:16    413s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:10:16    413s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:10:16    413s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:16    413s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:10:16    413s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:16    413s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:10:16    413s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:16    413s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:10:16    413s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:10:16    413s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:10:16    413s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:10:16    413s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:10:16    413s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:10:16    413s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:10:16    413s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4518.0M|
[10/03 14:10:16    413s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] ###############################################################################
[10/03 14:10:16    413s] #
[10/03 14:10:16    413s] #  Large fanout net report:  
[10/03 14:10:16    413s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:10:16    413s] #     - current density: 100.00
[10/03 14:10:16    413s] #
[10/03 14:10:16    413s] #  List of high fanout nets:
[10/03 14:10:16    413s] #
[10/03 14:10:16    413s] ###############################################################################
[10/03 14:10:16    413s] Bottom Preferred Layer:
[10/03 14:10:16    413s]     None
[10/03 14:10:16    413s] Via Pillar Rule:
[10/03 14:10:16    413s]     None
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] =======================================================================
[10/03 14:10:16    413s]                 Reasons for remaining drv violations
[10/03 14:10:16    413s] =======================================================================
[10/03 14:10:16    413s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] MultiBuffering failure reasons
[10/03 14:10:16    413s] ------------------------------------------------
[10/03 14:10:16    413s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4518.0M) ***
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] Begin: glitch net info
[10/03 14:10:16    413s] glitch slack range: number of glitch nets
[10/03 14:10:16    413s] glitch slack < -0.32 : 0
[10/03 14:10:16    413s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:10:16    413s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:10:16    413s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:10:16    413s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:10:16    413s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:10:16    413s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:10:16    413s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:10:16    413s] -0.04 < glitch slack : 0
[10/03 14:10:16    413s] End: glitch net info
[10/03 14:10:16    413s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:10:16    413s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4308.5M, EPOCH TIME: 1696313416.792295
[10/03 14:10:16    413s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.017, MEM:4118.3M, EPOCH TIME: 1696313416.809528
[10/03 14:10:16    413s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:10:16    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.15
[10/03 14:10:16    413s] *** DrvOpt #6 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:06:53.8/0:06:12.4 (1.1), mem = 4118.3M
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] =============================================================================================
[10/03 14:10:16    413s]  Step TAT Report for DrvOpt #6                                                  21.13-s100_1
[10/03 14:10:16    413s] =============================================================================================
[10/03 14:10:16    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:16    413s] ---------------------------------------------------------------------------------------------
[10/03 14:10:16    413s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:10:16    413s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:16    413s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.5 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:10:16    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:16    413s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:10:16    413s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/03 14:10:16    413s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:16    413s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:10:16    413s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:16    413s] [ OptEval                ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:10:16    413s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:16    413s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.8
[10/03 14:10:16    413s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    6.3
[10/03 14:10:16    413s] [ DrvComputeSummary      ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:10:16    413s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:16    413s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.1
[10/03 14:10:16    413s] ---------------------------------------------------------------------------------------------
[10/03 14:10:16    413s]  DrvOpt #6 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:10:16    413s] ---------------------------------------------------------------------------------------------
[10/03 14:10:16    413s] 
[10/03 14:10:16    413s] drv optimizer changes nothing and skips refinePlace
[10/03 14:10:16    413s] End: GigaOpt DRV Optimization
[10/03 14:10:16    413s] **optDesign ... cpu = 0:00:14, real = 0:00:06, mem = 2593.4M, totSessionCpu=0:06:54 **
[10/03 14:10:16    413s] *info:
[10/03 14:10:16    413s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4118.28M).
[10/03 14:10:16    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4118.3M, EPOCH TIME: 1696313416.818978
[10/03 14:10:16    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4111.0M, EPOCH TIME: 1696313416.833665
[10/03 14:10:16    414s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=4118.3M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:06, mem = 2593.2M, totSessionCpu=0:06:54 **
[10/03 14:10:16    414s]   DRV Snapshot: (REF)
[10/03 14:10:16    414s]          Tran DRV: 1 (1)
[10/03 14:10:16    414s]           Cap DRV: 0 (0)
[10/03 14:10:16    414s]        Fanout DRV: 0 (0)
[10/03 14:10:16    414s]            Glitch: 0 (0)
[10/03 14:10:16    414s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:10:16    414s] *** Check timing (0:00:00.0)
[10/03 14:10:16    414s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:10:16    414s] Deleting Lib Analyzer.
[10/03 14:10:16    414s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:10:16    414s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:10:17    414s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:10:17    414s] End AAE Lib Interpolated Model. (MEM=4283.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:17    414s] *** WnsOpt #6 [begin] : totSession cpu/real = 0:06:54.2/0:06:12.6 (1.1), mem = 4283.3M
[10/03 14:10:17    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.16
[10/03 14:10:17    414s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:10:17    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=4283.3M
[10/03 14:10:17    414s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:10:17    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:4283.3M, EPOCH TIME: 1696313417.011567
[10/03 14:10:17    414s] z: 2, totalTracks: 1
[10/03 14:10:17    414s] z: 4, totalTracks: 1
[10/03 14:10:17    414s] z: 6, totalTracks: 1
[10/03 14:10:17    414s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:17    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4283.3M, EPOCH TIME: 1696313417.017922
[10/03 14:10:17    414s] 
[10/03 14:10:17    414s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:17    414s] 
[10/03 14:10:17    414s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:10:17    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:4284.8M, EPOCH TIME: 1696313417.030022
[10/03 14:10:17    414s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4284.8M, EPOCH TIME: 1696313417.030097
[10/03 14:10:17    414s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4284.8M, EPOCH TIME: 1696313417.032099
[10/03 14:10:17    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4284.8MB).
[10/03 14:10:17    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:4284.8M, EPOCH TIME: 1696313417.034074
[10/03 14:10:17    414s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:10:17    414s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=4284.8M
[10/03 14:10:17    414s] ### Creating RouteCongInterface, started
[10/03 14:10:17    414s] ### Creating RouteCongInterface, finished
[10/03 14:10:17    414s] 
[10/03 14:10:17    414s] Creating Lib Analyzer ...
[10/03 14:10:17    414s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:17    414s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:17    414s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:17    414s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:17    414s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:17    414s] 
[10/03 14:10:17    414s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:17    414s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:55 mem=4284.8M
[10/03 14:10:17    414s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:55 mem=4284.8M
[10/03 14:10:17    414s] Creating Lib Analyzer, finished. 
[10/03 14:10:17    414s] *info: 19 clock nets excluded
[10/03 14:10:17    414s] *info: 64 no-driver nets excluded.
[10/03 14:10:17    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.10
[10/03 14:10:17    414s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:10:17    415s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:10:17    415s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:10:17    415s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:10:17    415s] Optimizer WNS Pass 0
[10/03 14:10:17    415s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:17    415s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4531.9M, EPOCH TIME: 1696313417.717370
[10/03 14:10:17    415s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4531.9M, EPOCH TIME: 1696313417.717589
[10/03 14:10:17    415s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:10:17    415s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:10:17    415s] Active Path Group: reg2reg  
[10/03 14:10:17    415s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:17    415s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:10:17    415s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:17    415s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4533.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:18    417s] Starting generalSmallTnsOpt
[10/03 14:10:18    417s] Ending generalSmallTnsOpt End
[10/03 14:10:18    417s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4987.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:18    417s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:18    417s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:18    417s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:10:18    417s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:18    417s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4987.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:18    418s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5026.0M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:18    418s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5026.0M) ***
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:01.0 mem=5026.0M) ***
[10/03 14:10:18    418s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:18    418s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:10:18    418s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:10:18    418s] Re Calculate Delays on 0 Nets
[10/03 14:10:18    418s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:18    418s] Bottom Preferred Layer:
[10/03 14:10:18    418s]     None
[10/03 14:10:18    418s] Via Pillar Rule:
[10/03 14:10:18    418s]     None
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] *** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=5026.0M) ***
[10/03 14:10:18    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.10
[10/03 14:10:18    418s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:10:18    418s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4816.5M, EPOCH TIME: 1696313418.820732
[10/03 14:10:18    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.053, MEM:4182.3M, EPOCH TIME: 1696313418.873303
[10/03 14:10:18    418s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:10:18    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.16
[10/03 14:10:18    418s] *** WnsOpt #6 [finish] : cpu/real = 0:00:04.3/0:00:01.9 (2.3), totSession cpu/real = 0:06:58.5/0:06:14.5 (1.1), mem = 4182.3M
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] =============================================================================================
[10/03 14:10:18    418s]  Step TAT Report for WnsOpt #6                                                  21.13-s100_1
[10/03 14:10:18    418s] =============================================================================================
[10/03 14:10:18    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:18    418s] ---------------------------------------------------------------------------------------------
[10/03 14:10:18    418s] [ SkewClock              ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:18    418s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:10:18    418s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:18    418s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:10:18    418s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:10:18    418s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ TransformInit          ]      1   0:00:00.2  (  13.3 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:10:18    418s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:18    418s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:01.0 /  0:00:03.2    3.1
[10/03 14:10:18    418s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:10:18    418s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.8 % )     0:00:00.9 /  0:00:03.0    3.5
[10/03 14:10:18    418s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ OptEval                ]      6   0:00:00.7  (  39.4 % )     0:00:00.7 /  0:00:02.7    3.7
[10/03 14:10:18    418s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:10:18    418s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:18    418s] [ MISC                   ]          0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:10:18    418s] ---------------------------------------------------------------------------------------------
[10/03 14:10:18    418s]  WnsOpt #6 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.3    2.3
[10/03 14:10:18    418s] ---------------------------------------------------------------------------------------------
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:10:18    418s] End: GigaOpt Optimization in WNS mode
[10/03 14:10:18    418s] Skipping post route harden opt
[10/03 14:10:18    418s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:10:18    418s] Deleting Lib Analyzer.
[10/03 14:10:18    418s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:10:18    418s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:10:18    418s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:10:18    418s] End AAE Lib Interpolated Model. (MEM=4182.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:18    418s] *** TnsOpt #5 [begin] : totSession cpu/real = 0:06:58.5/0:06:14.5 (1.1), mem = 4182.3M
[10/03 14:10:18    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.17
[10/03 14:10:18    418s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:10:18    418s] ### Creating PhyDesignMc. totSessionCpu=0:06:59 mem=4182.3M
[10/03 14:10:18    418s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:10:18    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:4182.3M, EPOCH TIME: 1696313418.901815
[10/03 14:10:18    418s] z: 2, totalTracks: 1
[10/03 14:10:18    418s] z: 4, totalTracks: 1
[10/03 14:10:18    418s] z: 6, totalTracks: 1
[10/03 14:10:18    418s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:18    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4182.3M, EPOCH TIME: 1696313418.908212
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:10:18    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:4175.0M, EPOCH TIME: 1696313418.923096
[10/03 14:10:18    418s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4175.0M, EPOCH TIME: 1696313418.923173
[10/03 14:10:18    418s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:4175.0M, EPOCH TIME: 1696313418.925090
[10/03 14:10:18    418s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4175.0MB).
[10/03 14:10:18    418s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:4175.0M, EPOCH TIME: 1696313418.927020
[10/03 14:10:18    418s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:10:18    418s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:59 mem=4175.0M
[10/03 14:10:18    418s] ### Creating RouteCongInterface, started
[10/03 14:10:18    418s] ### Creating RouteCongInterface, finished
[10/03 14:10:18    418s] 
[10/03 14:10:18    418s] Creating Lib Analyzer ...
[10/03 14:10:19    418s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:19    418s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:19    418s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:19    418s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:19    418s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:19    418s] 
[10/03 14:10:19    418s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:19    418s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:59 mem=4177.0M
[10/03 14:10:19    418s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:59 mem=4177.0M
[10/03 14:10:19    418s] Creating Lib Analyzer, finished. 
[10/03 14:10:19    419s] *info: 19 clock nets excluded
[10/03 14:10:19    419s] *info: 64 no-driver nets excluded.
[10/03 14:10:19    419s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.11
[10/03 14:10:19    419s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:10:19    419s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:10:19    419s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:10:19    419s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:10:19    419s] Optimizer TNS Opt
[10/03 14:10:19    419s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:19    419s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4556.7M, EPOCH TIME: 1696313419.421219
[10/03 14:10:19    419s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4556.7M, EPOCH TIME: 1696313419.421447
[10/03 14:10:19    419s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:10:19    419s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:10:19    419s] Active Path Group: reg2reg  
[10/03 14:10:19    419s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:19    419s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:10:19    419s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:19    419s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4556.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:19    419s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4687.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:19    419s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4687.9M) ***
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4687.9M) ***
[10/03 14:10:19    419s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:19    419s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:10:19    419s] Re Calculate Delays on 0 Nets
[10/03 14:10:19    419s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:19    419s] Bottom Preferred Layer:
[10/03 14:10:19    419s]     None
[10/03 14:10:19    419s] Via Pillar Rule:
[10/03 14:10:19    419s]     None
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4687.9M) ***
[10/03 14:10:19    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.11
[10/03 14:10:19    419s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:10:19    419s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4478.4M, EPOCH TIME: 1696313419.632710
[10/03 14:10:19    419s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:4196.2M, EPOCH TIME: 1696313419.651918
[10/03 14:10:19    419s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:10:19    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.17
[10/03 14:10:19    419s] *** TnsOpt #5 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.5), totSession cpu/real = 0:06:59.6/0:06:15.3 (1.1), mem = 4196.2M
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] =============================================================================================
[10/03 14:10:19    419s]  Step TAT Report for TnsOpt #5                                                  21.13-s100_1
[10/03 14:10:19    419s] =============================================================================================
[10/03 14:10:19    419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:19    419s] ---------------------------------------------------------------------------------------------
[10/03 14:10:19    419s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.7
[10/03 14:10:19    419s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:19    419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:10:19    419s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:10:19    419s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ TransformInit          ]      1   0:00:00.2  (  23.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:10:19    419s] [ OptimizationStep       ]      1   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:10:19    419s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:10:19    419s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ OptEval                ]      2   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:10:19    419s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:19    419s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[10/03 14:10:19    419s] [ MISC                   ]          0:00:00.1  (  14.6 % )     0:00:00.1 /  0:00:00.3    2.5
[10/03 14:10:19    419s] ---------------------------------------------------------------------------------------------
[10/03 14:10:19    419s]  TnsOpt #5 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.1    1.5
[10/03 14:10:19    419s] ---------------------------------------------------------------------------------------------
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:10:19    419s] End: GigaOpt Optimization in TNS mode
[10/03 14:10:19    419s]   Timing Snapshot: (REF)
[10/03 14:10:19    419s]      Weighted WNS: -0.010
[10/03 14:10:19    419s]       All  PG WNS: -0.010
[10/03 14:10:19    419s]       High PG WNS: -0.010
[10/03 14:10:19    419s]       All  PG TNS: -0.026
[10/03 14:10:19    419s]       High PG TNS: -0.026
[10/03 14:10:19    419s]       Low  PG TNS: 0.000
[10/03 14:10:19    419s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] **INFO: flowCheckPoint #38 OptimizationPreEco
[10/03 14:10:19    419s] Running postRoute recovery in preEcoRoute mode
[10/03 14:10:19    419s] **optDesign ... cpu = 0:00:20, real = 0:00:09, mem = 2642.9M, totSessionCpu=0:07:00 **
[10/03 14:10:19    419s]   DRV Snapshot: (TGT)
[10/03 14:10:19    419s]          Tran DRV: 1 (1)
[10/03 14:10:19    419s]           Cap DRV: 0 (0)
[10/03 14:10:19    419s]        Fanout DRV: 0 (0)
[10/03 14:10:19    419s]            Glitch: 0 (0)
[10/03 14:10:19    419s] Checking DRV degradation...
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] Recovery Manager:
[10/03 14:10:19    419s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:10:19    419s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:10:19    419s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:10:19    419s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:10:19    419s] 
[10/03 14:10:19    419s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:10:19    419s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4186.15M, totSessionCpu=0:07:00).
[10/03 14:10:19    419s] **optDesign ... cpu = 0:00:21, real = 0:00:09, mem = 2641.7M, totSessionCpu=0:07:00 **
[10/03 14:10:19    419s] 
[10/03 14:10:19    420s]   DRV Snapshot: (REF)
[10/03 14:10:19    420s]          Tran DRV: 1 (1)
[10/03 14:10:19    420s]           Cap DRV: 0 (0)
[10/03 14:10:19    420s]        Fanout DRV: 0 (0)
[10/03 14:10:19    420s]            Glitch: 0 (0)
[10/03 14:10:19    420s] Skipping post route harden opt
[10/03 14:10:19    420s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:10:19    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=4357.9M
[10/03 14:10:19    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=4357.9M
[10/03 14:10:19    420s] Default Rule : ""
[10/03 14:10:19    420s] Non Default Rules :
[10/03 14:10:19    420s] Worst Slack : -0.010 ns
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Start Layer Assignment ...
[10/03 14:10:19    420s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Select 0 cadidates out of 7264.
[10/03 14:10:19    420s] No critical nets selected. Skipped !
[10/03 14:10:19    420s] GigaOpt: setting up router preferences
[10/03 14:10:19    420s] GigaOpt: 0 nets assigned router directives
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Start Assign Priority Nets ...
[10/03 14:10:19    420s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:10:19    420s] Existing Priority Nets 0 (0.0%)
[10/03 14:10:19    420s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Set Prefer Layer Routing Effort ...
[10/03 14:10:19    420s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=4357.9M
[10/03 14:10:19    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=4357.9M
[10/03 14:10:19    420s] #optDebug: Start CG creation (mem=4357.9M)
[10/03 14:10:19    420s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:10:19    420s] (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgPrt (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgEgp (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgPbk (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgNrb(cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgObs (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgCon (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s]  ...processing cgPdm (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4401.6M)
[10/03 14:10:19    420s] Default Rule : ""
[10/03 14:10:19    420s] Non Default Rules :
[10/03 14:10:19    420s] Worst Slack : -0.010 ns
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Start Layer Assignment ...
[10/03 14:10:19    420s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Select 0 cadidates out of 7264.
[10/03 14:10:19    420s] No critical nets selected. Skipped !
[10/03 14:10:19    420s] GigaOpt: setting up router preferences
[10/03 14:10:19    420s] GigaOpt: 0 nets assigned router directives
[10/03 14:10:19    420s] 
[10/03 14:10:19    420s] Start Assign Priority Nets ...
[10/03 14:10:19    420s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:10:19    420s] Existing Priority Nets 0 (0.0%)
[10/03 14:10:19    420s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:10:19    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=4401.6M
[10/03 14:10:19    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=4401.6M
[10/03 14:10:19    420s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4401.6M, EPOCH TIME: 1696313419.992548
[10/03 14:10:20    420s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4403.1M, EPOCH TIME: 1696313420.007397
[10/03 14:10:20    420s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:10:20    420s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2584.6M, totSessionCpu=0:07:00 **
[10/03 14:10:20    420s] **INFO: flowCheckPoint #39 GlobalDetailRoute
[10/03 14:10:20    420s] -routeWithEco false                       # bool, default=false
[10/03 14:10:20    420s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:10:20    420s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:10:20    420s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:10:20    420s] Existing Dirty Nets : 0
[10/03 14:10:20    420s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:10:20    420s] Reset Dirty Nets : 0
[10/03 14:10:20    420s] *** EcoRoute #6 [begin] : totSession cpu/real = 0:07:00.5/0:06:15.7 (1.1), mem = 4124.1M
[10/03 14:10:20    420s] 
[10/03 14:10:20    420s] globalDetailRoute
[10/03 14:10:20    420s] 
[10/03 14:10:20    420s] #Start globalDetailRoute on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    420s] #
[10/03 14:10:20    420s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:10:20    420s] ### Time Record (Pre Callback) is installed.
[10/03 14:10:20    420s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 4151.090M)
[10/03 14:10:20    420s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:10:20    420s] ### Time Record (DB Import) is installed.
[10/03 14:10:20    420s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:10:20    420s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:10:20    420s] ### Net info: total nets: 7264
[10/03 14:10:20    420s] ### Net info: dirty nets: 0
[10/03 14:10:20    420s] ### Net info: marked as disconnected nets: 0
[10/03 14:10:20    420s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:10:20    420s] #num needed restored net=0
[10/03 14:10:20    420s] #need_extraction net=0 (total=7264)
[10/03 14:10:20    420s] ### Net info: fully routed nets: 7198
[10/03 14:10:20    420s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:10:20    420s] ### Net info: unrouted nets: 0
[10/03 14:10:20    420s] ### Net info: re-extraction nets: 0
[10/03 14:10:20    420s] ### Net info: ignored nets: 0
[10/03 14:10:20    420s] ### Net info: skip routing nets: 0
[10/03 14:10:20    420s] ### import design signature (132): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:10:20    420s] ### Time Record (DB Import) is uninstalled.
[10/03 14:10:20    420s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:10:20    420s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:10:20    420s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:10:20    420s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:10:20    420s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:10:20    420s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:10:20    420s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:10:20    420s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:10:20    420s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:10:20    420s] #
[10/03 14:10:20    420s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:10:20    420s] ### Time Record (Data Preparation) is installed.
[10/03 14:10:20    420s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:10:20    420s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:10:20    420s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:10:20    420s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:10:20    420s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:10:20    420s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:10:20    420s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:10:20    420s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:10:20    420s] #
[10/03 14:10:20    420s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:10:20    420s] ### Time Record (Global Routing) is installed.
[10/03 14:10:20    420s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:10:20    421s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:10:20    421s] #Total number of routable nets = 7198.
[10/03 14:10:20    421s] #Total number of nets in the design = 7264.
[10/03 14:10:20    421s] #7198 routable nets have routed wires.
[10/03 14:10:20    421s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:10:20    421s] #No nets have been global routed.
[10/03 14:10:20    421s] #Using multithreading with 8 threads.
[10/03 14:10:20    421s] ### Time Record (Data Preparation) is installed.
[10/03 14:10:20    421s] #Start routing data preparation on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:10:20    421s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:10:20    421s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:10:20    421s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:10:20    421s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:10:20    421s] #Build and mark too close pins for the same net.
[10/03 14:10:20    421s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:10:20    421s] #Initial pin access analysis.
[10/03 14:10:20    421s] #Detail pin access analysis.
[10/03 14:10:20    421s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:10:20    421s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:10:20    421s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:10:20    421s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:10:20    421s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:10:20    421s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:10:20    421s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:10:20    421s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:10:20    421s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2589.73 (MB), peak = 3085.70 (MB)
[10/03 14:10:20    421s] #Regenerating Ggrids automatically.
[10/03 14:10:20    421s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:10:20    421s] #Using automatically generated G-grids.
[10/03 14:10:20    421s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:10:20    421s] #Done routing data preparation.
[10/03 14:10:20    421s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2592.42 (MB), peak = 3085.70 (MB)
[10/03 14:10:20    421s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Finished routing data preparation on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Cpu time = 00:00:00
[10/03 14:10:20    421s] #Elapsed time = 00:00:00
[10/03 14:10:20    421s] #Increased memory = 6.83 (MB)
[10/03 14:10:20    421s] #Total memory = 2592.42 (MB)
[10/03 14:10:20    421s] #Peak memory = 3085.70 (MB)
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:10:20    421s] ### Time Record (Global Routing) is installed.
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Start global routing on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Start global routing initialization on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:10:20    421s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:10:20    421s] ### Time Record (Data Preparation) is installed.
[10/03 14:10:20    421s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:10:20    421s] ### track-assign external-init starts on Tue Oct  3 14:10:20 2023 with memory = 2592.41 (MB), peak = 3085.70 (MB)
[10/03 14:10:20    421s] ### Time Record (Track Assignment) is installed.
[10/03 14:10:20    421s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:10:20    421s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.0 GB --2.18 [8]--
[10/03 14:10:20    421s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:10:20    421s] #Cpu time = 00:00:01
[10/03 14:10:20    421s] #Elapsed time = 00:00:00
[10/03 14:10:20    421s] #Increased memory = 6.94 (MB)
[10/03 14:10:20    421s] #Total memory = 2592.41 (MB)
[10/03 14:10:20    421s] #Peak memory = 3085.70 (MB)
[10/03 14:10:20    421s] #Using multithreading with 8 threads.
[10/03 14:10:20    421s] ### Time Record (Detail Routing) is installed.
[10/03 14:10:20    421s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Start Detail Routing..
[10/03 14:10:20    421s] #start initial detail routing ...
[10/03 14:10:20    421s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:10:20    421s] ### Routing stats:
[10/03 14:10:20    421s] #   number of violations = 0
[10/03 14:10:20    421s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2592.91 (MB), peak = 3085.70 (MB)
[10/03 14:10:20    421s] #Complete Detail Routing.
[10/03 14:10:20    421s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:10:20    421s] #Total wire length = 104062 um.
[10/03 14:10:20    421s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:10:20    421s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:10:20    421s] #Total number of vias = 56978
[10/03 14:10:20    421s] #Up-Via Summary (total 56978):
[10/03 14:10:20    421s] #           
[10/03 14:10:20    421s] #-----------------------
[10/03 14:10:20    421s] # metal1          25313
[10/03 14:10:20    421s] # metal2          20887
[10/03 14:10:20    421s] # metal3           7589
[10/03 14:10:20    421s] # metal4           1959
[10/03 14:10:20    421s] # metal5           1230
[10/03 14:10:20    421s] #-----------------------
[10/03 14:10:20    421s] #                 56978 
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Total number of DRC violations = 0
[10/03 14:10:20    421s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:10:20    421s] #Cpu time = 00:00:00
[10/03 14:10:20    421s] #Elapsed time = 00:00:00
[10/03 14:10:20    421s] #Increased memory = 0.50 (MB)
[10/03 14:10:20    421s] #Total memory = 2592.91 (MB)
[10/03 14:10:20    421s] #Peak memory = 3085.70 (MB)
[10/03 14:10:20    421s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:10:20    421s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Start Post Route wire spreading..
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Start data preparation for wire spreading...
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] #Data preparation is done on Tue Oct  3 14:10:20 2023
[10/03 14:10:20    421s] #
[10/03 14:10:20    421s] ### track-assign engine-init starts on Tue Oct  3 14:10:20 2023 with memory = 2592.91 (MB), peak = 3085.70 (MB)
[10/03 14:10:20    422s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.0 GB --1.23 [8]--
[10/03 14:10:20    422s] #
[10/03 14:10:20    422s] #Start Post Route Wire Spread.
[10/03 14:10:21    422s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:10:21    422s] #Complete Post Route Wire Spread.
[10/03 14:10:21    422s] #
[10/03 14:10:21    422s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:10:21    422s] #Total wire length = 104062 um.
[10/03 14:10:21    422s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:10:21    422s] #Total number of vias = 56978
[10/03 14:10:21    422s] #Up-Via Summary (total 56978):
[10/03 14:10:21    422s] #           
[10/03 14:10:21    422s] #-----------------------
[10/03 14:10:21    422s] # metal1          25313
[10/03 14:10:21    422s] # metal2          20887
[10/03 14:10:21    422s] # metal3           7589
[10/03 14:10:21    422s] # metal4           1959
[10/03 14:10:21    422s] # metal5           1230
[10/03 14:10:21    422s] #-----------------------
[10/03 14:10:21    422s] #                 56978 
[10/03 14:10:21    422s] #
[10/03 14:10:21    422s] #   number of violations = 0
[10/03 14:10:21    422s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2584.02 (MB), peak = 3085.70 (MB)
[10/03 14:10:21    422s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:10:21    422s] #Total number of DRC violations = 0
[10/03 14:10:21    422s] #Post Route wire spread is done.
[10/03 14:10:21    422s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:10:21    422s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:10:21    422s] #Total wire length = 104062 um.
[10/03 14:10:21    422s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:10:21    422s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:10:21    422s] #Total number of vias = 56978
[10/03 14:10:21    422s] #Up-Via Summary (total 56978):
[10/03 14:10:21    422s] #           
[10/03 14:10:21    422s] #-----------------------
[10/03 14:10:21    422s] # metal1          25313
[10/03 14:10:21    422s] # metal2          20887
[10/03 14:10:21    422s] # metal3           7589
[10/03 14:10:21    422s] # metal4           1959
[10/03 14:10:21    422s] # metal5           1230
[10/03 14:10:21    422s] #-----------------------
[10/03 14:10:21    422s] #                 56978 
[10/03 14:10:21    422s] #
[10/03 14:10:21    422s] #detailRoute Statistics:
[10/03 14:10:21    422s] #Cpu time = 00:00:01
[10/03 14:10:21    422s] #Elapsed time = 00:00:01
[10/03 14:10:21    422s] #Increased memory = -8.38 (MB)
[10/03 14:10:21    422s] #Total memory = 2584.02 (MB)
[10/03 14:10:21    422s] #Peak memory = 3085.70 (MB)
[10/03 14:10:21    422s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:10:21    422s] ### global_detail_route design signature (145): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:10:21    422s] ### Time Record (DB Export) is installed.
[10/03 14:10:21    422s] ### export design design signature (146): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:10:21    423s] #	no debugging net set
[10/03 14:10:21    423s] ### Time Record (DB Export) is uninstalled.
[10/03 14:10:21    423s] ### Time Record (Post Callback) is installed.
[10/03 14:10:21    423s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:10:21    423s] #
[10/03 14:10:21    423s] #globalDetailRoute statistics:
[10/03 14:10:21    423s] #Cpu time = 00:00:03
[10/03 14:10:21    423s] #Elapsed time = 00:00:01
[10/03 14:10:21    423s] #Increased memory = -4.30 (MB)
[10/03 14:10:21    423s] #Total memory = 2580.25 (MB)
[10/03 14:10:21    423s] #Peak memory = 3085.70 (MB)
[10/03 14:10:21    423s] #Number of warnings = 1
[10/03 14:10:21    423s] #Total number of warnings = 9
[10/03 14:10:21    423s] #Number of fails = 0
[10/03 14:10:21    423s] #Total number of fails = 0
[10/03 14:10:21    423s] #Complete globalDetailRoute on Tue Oct  3 14:10:21 2023
[10/03 14:10:21    423s] #
[10/03 14:10:21    423s] ### import design signature (147): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:10:21    423s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:10:21    423s] ### 
[10/03 14:10:21    423s] ###   Scalability Statistics
[10/03 14:10:21    423s] ### 
[10/03 14:10:21    423s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:10:21    423s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:10:21    423s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:10:21    423s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:10:21    423s] ###   Entire Command                |        00:00:03|        00:00:01|             2.1|
[10/03 14:10:21    423s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:10:21    423s] ### 
[10/03 14:10:21    423s] *** EcoRoute #6 [finish] : cpu/real = 0:00:02.7/0:00:01.3 (2.1), totSession cpu/real = 0:07:03.2/0:06:17.0 (1.1), mem = 4101.2M
[10/03 14:10:21    423s] 
[10/03 14:10:21    423s] =============================================================================================
[10/03 14:10:21    423s]  Step TAT Report for EcoRoute #6                                                21.13-s100_1
[10/03 14:10:21    423s] =============================================================================================
[10/03 14:10:21    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:21    423s] ---------------------------------------------------------------------------------------------
[10/03 14:10:21    423s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:21    423s] [ DetailRoute            ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.3    4.0
[10/03 14:10:21    423s] [ MISC                   ]          0:00:01.2  (  93.7 % )     0:00:01.2 /  0:00:02.3    2.0
[10/03 14:10:21    423s] ---------------------------------------------------------------------------------------------
[10/03 14:10:21    423s]  EcoRoute #6 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.7    2.1
[10/03 14:10:21    423s] ---------------------------------------------------------------------------------------------
[10/03 14:10:21    423s] 
[10/03 14:10:21    423s] **optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2570.9M, totSessionCpu=0:07:03 **
[10/03 14:10:21    423s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:10:21    423s] **INFO: flowCheckPoint #40 PostEcoSummary
[10/03 14:10:21    423s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:10:21    423s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:10:21    423s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:10:21    423s] RC Extraction called in multi-corner(1) mode.
[10/03 14:10:21    423s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:10:21    423s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:10:21    423s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:10:21    423s] * Layer Id             : 1 - M1
[10/03 14:10:21    423s]       Thickness        : 0.13
[10/03 14:10:21    423s]       Min Width        : 0.07
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] * Layer Id             : 2 - M2
[10/03 14:10:21    423s]       Thickness        : 0.14
[10/03 14:10:21    423s]       Min Width        : 0.07
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] * Layer Id             : 3 - M3
[10/03 14:10:21    423s]       Thickness        : 0.14
[10/03 14:10:21    423s]       Min Width        : 0.07
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] * Layer Id             : 4 - M4
[10/03 14:10:21    423s]       Thickness        : 0.28
[10/03 14:10:21    423s]       Min Width        : 0.14
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] * Layer Id             : 5 - M5
[10/03 14:10:21    423s]       Thickness        : 0.28
[10/03 14:10:21    423s]       Min Width        : 0.14
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] * Layer Id             : 6 - M6
[10/03 14:10:21    423s]       Thickness        : 0.28
[10/03 14:10:21    423s]       Min Width        : 0.14
[10/03 14:10:21    423s]       Layer Dielectric : 4.1
[10/03 14:10:21    423s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:10:21    423s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:10:21    423s]       RC Corner Indexes            0   
[10/03 14:10:21    423s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:10:21    423s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:10:21    423s] Resistance Scaling Factor    : 1.00000 
[10/03 14:10:21    423s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:10:21    423s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:10:21    423s] Shrink Factor                : 1.00000
[10/03 14:10:21    423s] 
[10/03 14:10:21    423s] Trim Metal Layers:
[10/03 14:10:21    423s] LayerId::1 widthSet size::1
[10/03 14:10:21    423s] LayerId::2 widthSet size::1
[10/03 14:10:21    423s] LayerId::3 widthSet size::1
[10/03 14:10:21    423s] LayerId::4 widthSet size::1
[10/03 14:10:21    423s] LayerId::5 widthSet size::1
[10/03 14:10:21    423s] LayerId::6 widthSet size::1
[10/03 14:10:21    423s] eee: pegSigSF::1.070000
[10/03 14:10:21    423s] Initializing multi-corner resistance tables ...
[10/03 14:10:21    423s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:21    423s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:21    423s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:21    423s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:21    423s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:21    423s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:21    423s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:21    423s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4101.2M)
[10/03 14:10:21    423s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:10:21    423s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4145.3M)
[10/03 14:10:21    423s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4145.3M)
[10/03 14:10:22    423s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4145.3M)
[10/03 14:10:22    423s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4149.3M)
[10/03 14:10:22    423s] Number of Extracted Resistors     : 136783
[10/03 14:10:22    423s] Number of Extracted Ground Cap.   : 143971
[10/03 14:10:22    423s] Number of Extracted Coupling Cap. : 269860
[10/03 14:10:22    423s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4125.980M)
[10/03 14:10:22    423s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:10:22    424s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4126.0M)
[10/03 14:10:22    424s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:10:23    424s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4129.980M)
[10/03 14:10:23    424s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4129.980M)
[10/03 14:10:23    424s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4129.980M)
[10/03 14:10:23    424s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:10:23    424s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4129.980M)
[10/03 14:10:23    424s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4129.980M)
[10/03 14:10:23    424s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4129.980M)
[10/03 14:10:23    424s] **optDesign ... cpu = 0:00:26, real = 0:00:13, mem = 2454.9M, totSessionCpu=0:07:05 **
[10/03 14:10:23    424s] Starting delay calculation for Setup views
[10/03 14:10:23    424s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:10:23    424s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:10:23    424s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:10:24    425s] #################################################################################
[10/03 14:10:24    425s] # Design Stage: PostRoute
[10/03 14:10:24    425s] # Design Name: top
[10/03 14:10:24    425s] # Design Mode: 45nm
[10/03 14:10:24    425s] # Analysis Mode: MMMC OCV 
[10/03 14:10:24    425s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:10:24    425s] # Signoff Settings: SI On 
[10/03 14:10:24    425s] #################################################################################
[10/03 14:10:24    425s] Topological Sorting (REAL = 0:00:00.0, MEM = 4085.1M, InitMEM = 4085.1M)
[10/03 14:10:24    425s] Setting infinite Tws ...
[10/03 14:10:24    425s] First Iteration Infinite Tw... 
[10/03 14:10:24    425s] Calculate early delays in OCV mode...
[10/03 14:10:24    425s] Calculate late delays in OCV mode...
[10/03 14:10:24    425s] Start delay calculation (fullDC) (8 T). (MEM=4085.14)
[10/03 14:10:24    425s] 
[10/03 14:10:24    425s] Trim Metal Layers:
[10/03 14:10:24    425s] LayerId::1 widthSet size::1
[10/03 14:10:24    425s] LayerId::2 widthSet size::1
[10/03 14:10:24    425s] LayerId::3 widthSet size::1
[10/03 14:10:24    425s] LayerId::4 widthSet size::1
[10/03 14:10:24    425s] LayerId::5 widthSet size::1
[10/03 14:10:24    425s] LayerId::6 widthSet size::1
[10/03 14:10:24    425s] eee: pegSigSF::1.070000
[10/03 14:10:24    425s] Initializing multi-corner resistance tables ...
[10/03 14:10:24    425s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:24    425s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:24    425s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:24    425s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:24    425s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:24    425s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:24    425s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:24    425s] End AAE Lib Interpolated Model. (MEM=4096.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:24    425s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4096.754M)
[10/03 14:10:24    425s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4098.8M)
[10/03 14:10:24    425s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:10:24    428s] Total number of fetched objects 7470
[10/03 14:10:24    428s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:10:24    429s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:10:24    429s] End delay calculation. (MEM=4414.67 CPU=0:00:03.2 REAL=0:00:00.0)
[10/03 14:10:24    429s] End delay calculation (fullDC). (MEM=4414.67 CPU=0:00:03.5 REAL=0:00:00.0)
[10/03 14:10:24    429s] *** CDM Built up (cpu=0:00:04.0  real=0:00:00.0  mem= 4414.7M) ***
[10/03 14:10:24    429s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4414.7M)
[10/03 14:10:24    429s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:10:24    429s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4414.7M)
[10/03 14:10:24    429s] Starting SI iteration 2
[10/03 14:10:25    429s] Calculate early delays in OCV mode...
[10/03 14:10:25    429s] Calculate late delays in OCV mode...
[10/03 14:10:25    429s] Start delay calculation (fullDC) (8 T). (MEM=4085.79)
[10/03 14:10:25    429s] End AAE Lib Interpolated Model. (MEM=4085.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:25    430s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:10:25    430s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:10:25    430s] Total number of fetched objects 7470
[10/03 14:10:25    430s] AAE_INFO-618: Total number of nets in the design is 7264,  12.4 percent of the nets selected for SI analysis
[10/03 14:10:25    430s] End delay calculation. (MEM=4436.29 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:10:25    430s] End delay calculation (fullDC). (MEM=4436.29 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:10:25    430s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4436.3M) ***
[10/03 14:10:25    431s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:07:11 mem=4434.3M)
[10/03 14:10:25    431s] End AAE Lib Interpolated Model. (MEM=4434.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:25    431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4434.3M, EPOCH TIME: 1696313425.504439
[10/03 14:10:25    431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:4466.3M, EPOCH TIME: 1696313425.516967
[10/03 14:10:25    431s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.1M, totSessionCpu=0:07:11 **
[10/03 14:10:25    431s] Executing marking Critical Nets1
[10/03 14:10:25    431s] **INFO: flowCheckPoint #41 OptimizationRecovery
[10/03 14:10:25    431s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:10:25    431s] *** Check timing (0:00:00.0)
[10/03 14:10:25    431s] VT info 0 0
[10/03 14:10:25    431s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:10:25    431s] Running postRoute recovery in postEcoRoute mode
[10/03 14:10:25    431s] **optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.2M, totSessionCpu=0:07:11 **
[10/03 14:10:25    431s]   Timing/DRV Snapshot: (TGT)
[10/03 14:10:25    431s]      Weighted WNS: -0.010
[10/03 14:10:25    431s]       All  PG WNS: -0.010
[10/03 14:10:25    431s]       High PG WNS: -0.010
[10/03 14:10:25    431s]       All  PG TNS: -0.026
[10/03 14:10:25    431s]       High PG TNS: -0.026
[10/03 14:10:25    431s]       Low  PG TNS: 0.000
[10/03 14:10:25    431s]          Tran DRV: 1 (1)
[10/03 14:10:25    431s]           Cap DRV: 0 (0)
[10/03 14:10:25    431s]        Fanout DRV: 0 (0)
[10/03 14:10:25    431s]            Glitch: 0 (0)
[10/03 14:10:25    431s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] Checking setup slack degradation ...
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] Recovery Manager:
[10/03 14:10:25    431s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:10:25    431s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:10:25    431s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:10:25    431s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] Checking DRV degradation...
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] Recovery Manager:
[10/03 14:10:25    431s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:10:25    431s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:10:25    431s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:10:25    431s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:10:25    431s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4131.60M, totSessionCpu=0:07:12).
[10/03 14:10:25    431s] **optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.2M, totSessionCpu=0:07:12 **
[10/03 14:10:25    431s] 
[10/03 14:10:25    431s] Latch borrow mode reset to max_borrow
[10/03 14:10:25    431s] **INFO: flowCheckPoint #42 FinalSummary
[10/03 14:10:25    431s] Reported timing to dir ./timingReports
[10/03 14:10:25    431s] **optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2591.2M, totSessionCpu=0:07:12 **
[10/03 14:10:25    431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4101.1M, EPOCH TIME: 1696313425.795386
[10/03 14:10:25    431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:4133.1M, EPOCH TIME: 1696313425.807185
[10/03 14:10:29    432s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:19, mem = 2594.5M, totSessionCpu=0:07:13 **
[10/03 14:10:29    432s]  ReSet Options after AAE Based Opt flow 
[10/03 14:10:29    432s] *** Finished optDesign ***
[10/03 14:10:29    432s] 
[10/03 14:10:29    432s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.1 real=0:00:19.3)
[10/03 14:10:29    432s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:10:29    432s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.4 real=0:00:04.5)
[10/03 14:10:29    432s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.9 real=0:00:02.8)
[10/03 14:10:29    432s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:10:29    432s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:10:29    432s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:10:29    432s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.8)
[10/03 14:10:29    432s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:10:29    432s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.7 real=0:00:01.3)
[10/03 14:10:29    432s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.6 real=0:00:01.8)
[10/03 14:10:29    432s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:10:29    432s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:10:29    432s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:10:29    432s] Deleting Lib Analyzer.
[10/03 14:10:29    432s] Info: Destroy the CCOpt slew target map.
[10/03 14:10:29    432s] clean pInstBBox. size 0
[10/03 14:10:29    432s] All LLGs are deleted
[10/03 14:10:29    432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4132.9M, EPOCH TIME: 1696313429.127419
[10/03 14:10:29    432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4132.9M, EPOCH TIME: 1696313429.127519
[10/03 14:10:29    432s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:10:29    432s] *** optDesign #6 [finish] : cpu/real = 0:00:33.1/0:00:18.9 (1.8), totSession cpu/real = 0:07:12.8/0:06:24.7 (1.1), mem = 4132.9M
[10/03 14:10:29    432s] 
[10/03 14:10:29    432s] =============================================================================================
[10/03 14:10:29    432s]  Final TAT Report for optDesign #6                                              21.13-s100_1
[10/03 14:10:29    432s] =============================================================================================
[10/03 14:10:29    432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:29    432s] ---------------------------------------------------------------------------------------------
[10/03 14:10:29    432s] [ InitOpt                ]      1   0:00:00.7  (   3.7 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:10:29    432s] [ WnsOpt                 ]      1   0:00:01.8  (   9.4 % )     0:00:01.9 /  0:00:04.3    2.3
[10/03 14:10:29    432s] [ TnsOpt                 ]      1   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:01.1    1.5
[10/03 14:10:29    432s] [ DrvOpt                 ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:10:29    432s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:29    432s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:29    432s] [ LayerAssignment        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:29    432s] [ BuildHoldData          ]      1   0:00:00.7  (   3.7 % )     0:00:02.7 /  0:00:09.6    3.5
[10/03 14:10:29    432s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.8 % )     0:00:03.8 /  0:00:02.0    0.5
[10/03 14:10:29    432s] [ DrvReport              ]      9   0:00:03.4  (  18.2 % )     0:00:03.4 /  0:00:01.8    0.5
[10/03 14:10:29    432s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[10/03 14:10:29    432s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:10:29    432s] [ EcoRoute               ]      1   0:00:01.3  (   6.7 % )     0:00:01.3 /  0:00:02.7    2.1
[10/03 14:10:29    432s] [ ExtractRC              ]      2   0:00:04.5  (  23.7 % )     0:00:04.5 /  0:00:03.3    0.7
[10/03 14:10:29    432s] [ TimingUpdate           ]     12   0:00:00.4  (   2.3 % )     0:00:03.7 /  0:00:14.8    3.9
[10/03 14:10:29    432s] [ FullDelayCalc          ]      3   0:00:03.3  (  17.5 % )     0:00:03.3 /  0:00:13.0    3.9
[10/03 14:10:29    432s] [ TimingReport           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.9
[10/03 14:10:29    432s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:29    432s] [ MISC                   ]          0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[10/03 14:10:29    432s] ---------------------------------------------------------------------------------------------
[10/03 14:10:29    432s]  optDesign #6 TOTAL                 0:00:18.9  ( 100.0 % )     0:00:18.9 /  0:00:33.1    1.8
[10/03 14:10:29    432s] ---------------------------------------------------------------------------------------------
[10/03 14:10:29    432s] 
[10/03 14:10:29    432s] 
[10/03 14:10:29    432s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:10:29    432s] 
[10/03 14:10:29    432s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:44    436s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:10:48    437s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:10:51    437s] <CMD> optDesign -postRoute
[10/03 14:10:51    437s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2583.6M, totSessionCpu=0:07:18 **
[10/03 14:10:51    437s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:10:51    437s] GigaOpt running with 8 threads.
[10/03 14:10:51    437s] **INFO: User settings:
[10/03 14:10:51    437s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:10:51    437s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:10:51    437s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:10:51    437s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:10:51    437s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:10:51    437s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:10:51    437s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:10:51    437s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:10:51    437s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:10:51    437s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:10:51    437s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:10:51    437s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:10:51    437s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:10:51    437s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:10:51    437s] setDesignMode -process                                          45
[10/03 14:10:51    437s] setExtractRCMode -basic                                         true
[10/03 14:10:51    437s] setExtractRCMode -coupled                                       true
[10/03 14:10:51    437s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:10:51    437s] setExtractRCMode -engine                                        postRoute
[10/03 14:10:51    437s] setExtractRCMode -extended                                      false
[10/03 14:10:51    437s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:10:51    437s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:10:51    437s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:10:51    437s] setExtractRCMode -total_c_th                                    5
[10/03 14:10:51    437s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:10:51    437s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:10:51    437s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:10:51    437s] setDelayCalMode -engine                                         aae
[10/03 14:10:51    437s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:10:51    437s] setDelayCalMode -SIAware                                        true
[10/03 14:10:51    437s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:10:51    437s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:10:51    437s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:10:51    437s] setOptMode -deleteInst                                          true
[10/03 14:10:51    437s] setOptMode -drcMargin                                           0
[10/03 14:10:51    437s] setOptMode -setupTargetSlack                                    0
[10/03 14:10:51    437s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:10:51    437s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:10:51    437s] setPlaceMode -place_detail_check_route                          false
[10/03 14:10:51    437s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:10:51    437s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:10:51    437s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:10:51    437s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:10:51    437s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:10:51    437s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:10:51    437s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:10:51    437s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:10:51    437s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:10:51    437s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:10:51    437s] setPlaceMode -powerDriven                                       false
[10/03 14:10:51    437s] setPlaceMode -timingDriven                                      true
[10/03 14:10:51    437s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:10:51    437s] setAnalysisMode -checkType                                      setup
[10/03 14:10:51    437s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:10:51    437s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:10:51    437s] setAnalysisMode -virtualIPO                                     false
[10/03 14:10:51    437s] 
[10/03 14:10:51    437s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:10:51    437s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:10:51    437s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:10:51    437s] 
[10/03 14:10:51    437s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:51    437s] Summary for sequential cells identification: 
[10/03 14:10:51    437s]   Identified SBFF number: 16
[10/03 14:10:51    437s]   Identified MBFF number: 0
[10/03 14:10:51    437s]   Identified SB Latch number: 0
[10/03 14:10:51    437s]   Identified MB Latch number: 0
[10/03 14:10:51    437s]   Not identified SBFF number: 0
[10/03 14:10:51    437s]   Not identified MBFF number: 0
[10/03 14:10:51    437s]   Not identified SB Latch number: 0
[10/03 14:10:51    437s]   Not identified MB Latch number: 0
[10/03 14:10:51    437s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:51    437s]  Visiting view : generic_view
[10/03 14:10:51    437s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:51    437s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:51    437s]  Visiting view : generic_view
[10/03 14:10:51    437s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:51    437s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:51    437s] TLC MultiMap info (StdDelay):
[10/03 14:10:51    437s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:51    437s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:51    437s]  Setting StdDelay to: 33.1ps
[10/03 14:10:51    437s] 
[10/03 14:10:51    437s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:51    437s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:10:51    437s] *** optDesign #7 [begin] : totSession cpu/real = 0:07:18.0/0:06:47.3 (1.1), mem = 4132.0M
[10/03 14:10:51    437s] *** InitOpt #7 [begin] : totSession cpu/real = 0:07:18.0/0:06:47.3 (1.1), mem = 4132.0M
[10/03 14:10:51    437s] OPERPROF: Starting DPlace-Init at level 1, MEM:4132.0M, EPOCH TIME: 1696313451.663471
[10/03 14:10:51    437s] z: 2, totalTracks: 1
[10/03 14:10:51    437s] z: 4, totalTracks: 1
[10/03 14:10:51    437s] z: 6, totalTracks: 1
[10/03 14:10:51    437s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:51    437s] All LLGs are deleted
[10/03 14:10:51    437s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4132.0M, EPOCH TIME: 1696313451.669324
[10/03 14:10:51    437s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4132.0M, EPOCH TIME: 1696313451.669435
[10/03 14:10:51    437s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4132.0M, EPOCH TIME: 1696313451.671891
[10/03 14:10:51    437s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4260.0M, EPOCH TIME: 1696313451.675356
[10/03 14:10:51    437s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:10:51    437s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4260.0M, EPOCH TIME: 1696313451.678640
[10/03 14:10:51    437s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.005, MEM:4261.5M, EPOCH TIME: 1696313451.684106
[10/03 14:10:51    437s] Fast DP-INIT is on for default
[10/03 14:10:51    437s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:10:51    437s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:4261.5M, EPOCH TIME: 1696313451.685715
[10/03 14:10:51    437s] 
[10/03 14:10:51    437s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:51    437s] OPERPROF:     Starting CMU at level 3, MEM:4261.5M, EPOCH TIME: 1696313451.687248
[10/03 14:10:51    437s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4261.5M, EPOCH TIME: 1696313451.691712
[10/03 14:10:51    437s] 
[10/03 14:10:51    437s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:10:51    437s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:4133.5M, EPOCH TIME: 1696313451.693464
[10/03 14:10:51    437s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4133.5M, EPOCH TIME: 1696313451.693531
[10/03 14:10:51    438s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:4133.5M, EPOCH TIME: 1696313451.695979
[10/03 14:10:51    438s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4133.5MB).
[10/03 14:10:51    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.036, MEM:4133.5M, EPOCH TIME: 1696313451.699112
[10/03 14:10:51    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4133.5M, EPOCH TIME: 1696313451.699171
[10/03 14:10:51    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.015, MEM:4131.5M, EPOCH TIME: 1696313451.713946
[10/03 14:10:51    438s] 
[10/03 14:10:51    438s] Creating Lib Analyzer ...
[10/03 14:10:51    438s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:51    438s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:51    438s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:51    438s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:51    438s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:51    438s] 
[10/03 14:10:51    438s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:51    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:18 mem=4137.5M
[10/03 14:10:51    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:18 mem=4137.5M
[10/03 14:10:51    438s] Creating Lib Analyzer, finished. 
[10/03 14:10:51    438s] Effort level <high> specified for reg2reg path_group
[10/03 14:10:52    439s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2598.4M, totSessionCpu=0:07:19 **
[10/03 14:10:52    439s] Existing Dirty Nets : 0
[10/03 14:10:52    439s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:10:52    439s] #Taking db snapshot
[10/03 14:10:52    439s] #Taking db snapshot ... done
[10/03 14:10:52    439s] OPERPROF: Starting checkPlace at level 1, MEM:4107.5M, EPOCH TIME: 1696313452.268104
[10/03 14:10:52    439s] z: 2, totalTracks: 1
[10/03 14:10:52    439s] z: 4, totalTracks: 1
[10/03 14:10:52    439s] z: 6, totalTracks: 1
[10/03 14:10:52    439s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:52    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4107.5M, EPOCH TIME: 1696313452.273152
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:52    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:4139.5M, EPOCH TIME: 1696313452.283157
[10/03 14:10:52    439s] Begin checking placement ... (start mem=4107.5M, init mem=4139.5M)
[10/03 14:10:52    439s] Begin checking exclusive groups violation ...
[10/03 14:10:52    439s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:10:52    439s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] Running CheckPlace using 8 threads!...
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] ...checkPlace MT is done!
[10/03 14:10:52    439s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4139.5M, EPOCH TIME: 1696313452.333569
[10/03 14:10:52    439s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:4139.5M, EPOCH TIME: 1696313452.340990
[10/03 14:10:52    439s] *info: Placed = 13248         
[10/03 14:10:52    439s] *info: Unplaced = 0           
[10/03 14:10:52    439s] Placement Density:100.00%(11523/11523)
[10/03 14:10:52    439s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:10:52    439s] All LLGs are deleted
[10/03 14:10:52    439s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4139.5M, EPOCH TIME: 1696313452.343070
[10/03 14:10:52    439s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:4139.5M, EPOCH TIME: 1696313452.345175
[10/03 14:10:52    439s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4139.5M)
[10/03 14:10:52    439s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.078, MEM:4139.5M, EPOCH TIME: 1696313452.345706
[10/03 14:10:52    439s]  Initial DC engine is -> aae
[10/03 14:10:52    439s]  
[10/03 14:10:52    439s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:10:52    439s]  
[10/03 14:10:52    439s]  
[10/03 14:10:52    439s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:10:52    439s]  
[10/03 14:10:52    439s] Reset EOS DB
[10/03 14:10:52    439s] Ignoring AAE DB Resetting ...
[10/03 14:10:52    439s]  Set Options for AAE Based Opt flow 
[10/03 14:10:52    439s] *** optDesign -postRoute ***
[10/03 14:10:52    439s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:10:52    439s] Setup Target Slack: user slack 0
[10/03 14:10:52    439s] Hold Target Slack: user slack 0
[10/03 14:10:52    439s] All LLGs are deleted
[10/03 14:10:52    439s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4139.5M, EPOCH TIME: 1696313452.356729
[10/03 14:10:52    439s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4139.5M, EPOCH TIME: 1696313452.356825
[10/03 14:10:52    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4139.5M, EPOCH TIME: 1696313452.359072
[10/03 14:10:52    439s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4235.5M, EPOCH TIME: 1696313452.361661
[10/03 14:10:52    439s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4235.5M, EPOCH TIME: 1696313452.364739
[10/03 14:10:52    439s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:4267.5M, EPOCH TIME: 1696313452.369586
[10/03 14:10:52    439s] Fast DP-INIT is on for default
[10/03 14:10:52    439s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:4267.5M, EPOCH TIME: 1696313452.371006
[10/03 14:10:52    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.015, MEM:4139.5M, EPOCH TIME: 1696313452.374057
[10/03 14:10:52    439s] Multi-VT timing optimization disabled based on library information.
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:10:52    439s] Deleting Lib Analyzer.
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:52    439s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:52    439s] Summary for sequential cells identification: 
[10/03 14:10:52    439s]   Identified SBFF number: 16
[10/03 14:10:52    439s]   Identified MBFF number: 0
[10/03 14:10:52    439s]   Identified SB Latch number: 0
[10/03 14:10:52    439s]   Identified MB Latch number: 0
[10/03 14:10:52    439s]   Not identified SBFF number: 0
[10/03 14:10:52    439s]   Not identified MBFF number: 0
[10/03 14:10:52    439s]   Not identified SB Latch number: 0
[10/03 14:10:52    439s]   Not identified MB Latch number: 0
[10/03 14:10:52    439s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:52    439s]  Visiting view : generic_view
[10/03 14:10:52    439s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:52    439s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:52    439s]  Visiting view : generic_view
[10/03 14:10:52    439s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:52    439s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:52    439s] TLC MultiMap info (StdDelay):
[10/03 14:10:52    439s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:52    439s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:52    439s]  Setting StdDelay to: 33.1ps
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] TimeStamp Deleting Cell Server End ...
[10/03 14:10:52    439s] *** InitOpt #7 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.9), totSession cpu/real = 0:07:19.3/0:06:48.0 (1.1), mem = 4139.5M
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] =============================================================================================
[10/03 14:10:52    439s]  Step TAT Report for InitOpt #7                                                 21.13-s100_1
[10/03 14:10:52    439s] =============================================================================================
[10/03 14:10:52    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:52    439s] ---------------------------------------------------------------------------------------------
[10/03 14:10:52    439s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:52    439s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:52    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:52    439s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:52    439s] [ CheckPlace             ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:10:52    439s] [ MISC                   ]          0:00:00.5  (  61.3 % )     0:00:00.5 /  0:00:01.0    2.1
[10/03 14:10:52    439s] ---------------------------------------------------------------------------------------------
[10/03 14:10:52    439s]  InitOpt #7 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.4    1.9
[10/03 14:10:52    439s] ---------------------------------------------------------------------------------------------
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:10:52    439s] **INFO: flowCheckPoint #43 InitialSummary
[10/03 14:10:52    439s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4139.480M)
[10/03 14:10:52    439s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:10:52    439s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:10:52    439s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:10:52    439s] RC Extraction called in multi-corner(1) mode.
[10/03 14:10:52    439s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:10:52    439s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:10:52    439s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:10:52    439s] * Layer Id             : 1 - M1
[10/03 14:10:52    439s]       Thickness        : 0.13
[10/03 14:10:52    439s]       Min Width        : 0.07
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] * Layer Id             : 2 - M2
[10/03 14:10:52    439s]       Thickness        : 0.14
[10/03 14:10:52    439s]       Min Width        : 0.07
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] * Layer Id             : 3 - M3
[10/03 14:10:52    439s]       Thickness        : 0.14
[10/03 14:10:52    439s]       Min Width        : 0.07
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] * Layer Id             : 4 - M4
[10/03 14:10:52    439s]       Thickness        : 0.28
[10/03 14:10:52    439s]       Min Width        : 0.14
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] * Layer Id             : 5 - M5
[10/03 14:10:52    439s]       Thickness        : 0.28
[10/03 14:10:52    439s]       Min Width        : 0.14
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] * Layer Id             : 6 - M6
[10/03 14:10:52    439s]       Thickness        : 0.28
[10/03 14:10:52    439s]       Min Width        : 0.14
[10/03 14:10:52    439s]       Layer Dielectric : 4.1
[10/03 14:10:52    439s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:10:52    439s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:10:52    439s]       RC Corner Indexes            0   
[10/03 14:10:52    439s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:10:52    439s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:10:52    439s] Resistance Scaling Factor    : 1.00000 
[10/03 14:10:52    439s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:10:52    439s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:10:52    439s] Shrink Factor                : 1.00000
[10/03 14:10:52    439s] 
[10/03 14:10:52    439s] Trim Metal Layers:
[10/03 14:10:52    439s] LayerId::1 widthSet size::1
[10/03 14:10:52    439s] LayerId::2 widthSet size::1
[10/03 14:10:52    439s] LayerId::3 widthSet size::1
[10/03 14:10:52    439s] LayerId::4 widthSet size::1
[10/03 14:10:52    439s] LayerId::5 widthSet size::1
[10/03 14:10:52    439s] LayerId::6 widthSet size::1
[10/03 14:10:52    439s] eee: pegSigSF::1.070000
[10/03 14:10:52    439s] Initializing multi-corner resistance tables ...
[10/03 14:10:52    439s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:52    439s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:52    439s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:52    439s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:52    439s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:52    439s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:52    439s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:52    439s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4139.5M)
[10/03 14:10:52    439s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:10:52    439s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4191.5M)
[10/03 14:10:52    439s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4191.5M)
[10/03 14:10:53    439s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4191.5M)
[10/03 14:10:53    440s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4195.5M)
[10/03 14:10:53    440s] Number of Extracted Resistors     : 136783
[10/03 14:10:53    440s] Number of Extracted Ground Cap.   : 143971
[10/03 14:10:53    440s] Number of Extracted Coupling Cap. : 269860
[10/03 14:10:53    440s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4163.488M)
[10/03 14:10:53    440s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:10:53    440s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4163.5M)
[10/03 14:10:53    440s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:10:53    440s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4163.488M)
[10/03 14:10:53    440s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4163.488M)
[10/03 14:10:53    440s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4163.488M)
[10/03 14:10:53    440s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:10:54    440s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4163.488M)
[10/03 14:10:54    440s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4163.488M)
[10/03 14:10:54    440s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4163.488M)
[10/03 14:10:54    441s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4145.762M)
[10/03 14:10:54    441s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4145.8M)
[10/03 14:10:54    441s] 
[10/03 14:10:54    441s] Trim Metal Layers:
[10/03 14:10:54    441s] LayerId::1 widthSet size::1
[10/03 14:10:54    441s] LayerId::2 widthSet size::1
[10/03 14:10:54    441s] LayerId::3 widthSet size::1
[10/03 14:10:54    441s] LayerId::4 widthSet size::1
[10/03 14:10:54    441s] LayerId::5 widthSet size::1
[10/03 14:10:54    441s] LayerId::6 widthSet size::1
[10/03 14:10:54    441s] eee: pegSigSF::1.070000
[10/03 14:10:54    441s] Initializing multi-corner resistance tables ...
[10/03 14:10:54    441s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:10:54    441s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:10:54    441s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:10:54    441s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:10:54    441s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:10:54    441s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:10:54    441s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:10:54    441s] *** BuildHoldData #7 [begin] : totSession cpu/real = 0:07:21.1/0:06:50.2 (1.1), mem = 4174.4M
[10/03 14:10:54    441s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:10:54    441s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:10:54    441s] Starting delay calculation for Hold views
[10/03 14:10:54    441s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:10:54    441s] #################################################################################
[10/03 14:10:54    441s] # Design Stage: PostRoute
[10/03 14:10:54    441s] # Design Name: top
[10/03 14:10:54    441s] # Design Mode: 45nm
[10/03 14:10:54    441s] # Analysis Mode: MMMC OCV 
[10/03 14:10:54    441s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:10:54    441s] # Signoff Settings: SI Off 
[10/03 14:10:54    441s] #################################################################################
[10/03 14:10:54    441s] Topological Sorting (REAL = 0:00:00.0, MEM = 4172.4M, InitMEM = 4172.4M)
[10/03 14:10:54    441s] Calculate late delays in OCV mode...
[10/03 14:10:54    441s] Calculate early delays in OCV mode...
[10/03 14:10:54    441s] Start delay calculation (fullDC) (8 T). (MEM=4172.38)
[10/03 14:10:55    441s] End AAE Lib Interpolated Model. (MEM=4192.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:55    443s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:10:55    443s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:10:55    443s] Total number of fetched objects 7470
[10/03 14:10:55    443s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:10:55    443s] End delay calculation. (MEM=4503.5 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:10:55    443s] End delay calculation (fullDC). (MEM=4503.5 CPU=0:00:01.9 REAL=0:00:01.0)
[10/03 14:10:55    443s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 4503.5M) ***
[10/03 14:10:55    443s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:07:24 mem=4503.5M)
[10/03 14:10:55    443s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:07:24 mem=4503.5M ***
[10/03 14:10:55    444s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:10:55    444s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:10:55    444s] Starting delay calculation for Setup views
[10/03 14:10:55    444s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:10:55    444s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:10:55    444s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:10:56    444s] #################################################################################
[10/03 14:10:56    444s] # Design Stage: PostRoute
[10/03 14:10:56    444s] # Design Name: top
[10/03 14:10:56    444s] # Design Mode: 45nm
[10/03 14:10:56    444s] # Analysis Mode: MMMC OCV 
[10/03 14:10:56    444s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:10:56    444s] # Signoff Settings: SI On 
[10/03 14:10:56    444s] #################################################################################
[10/03 14:10:56    445s] Topological Sorting (REAL = 0:00:00.0, MEM = 4514.3M, InitMEM = 4514.3M)
[10/03 14:10:56    445s] Setting infinite Tws ...
[10/03 14:10:56    445s] First Iteration Infinite Tw... 
[10/03 14:10:56    445s] Calculate early delays in OCV mode...
[10/03 14:10:56    445s] Calculate late delays in OCV mode...
[10/03 14:10:56    445s] Start delay calculation (fullDC) (8 T). (MEM=4514.3)
[10/03 14:10:56    445s] End AAE Lib Interpolated Model. (MEM=4525.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:56    448s] Total number of fetched objects 7470
[10/03 14:10:56    448s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:10:56    448s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:10:56    448s] End delay calculation. (MEM=4504.43 CPU=0:00:03.0 REAL=0:00:00.0)
[10/03 14:10:56    448s] End delay calculation (fullDC). (MEM=4504.43 CPU=0:00:03.2 REAL=0:00:00.0)
[10/03 14:10:56    448s] *** CDM Built up (cpu=0:00:03.4  real=0:00:00.0  mem= 4504.4M) ***
[10/03 14:10:56    448s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4504.4M)
[10/03 14:10:56    448s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:10:56    448s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4504.4M)
[10/03 14:10:56    448s] 
[10/03 14:10:56    448s] Executing IPO callback for view pruning ..
[10/03 14:10:56    448s] Starting SI iteration 2
[10/03 14:10:56    448s] Calculate early delays in OCV mode...
[10/03 14:10:56    448s] Calculate late delays in OCV mode...
[10/03 14:10:56    448s] Start delay calculation (fullDC) (8 T). (MEM=4172.54)
[10/03 14:10:56    448s] End AAE Lib Interpolated Model. (MEM=4172.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:57    449s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:10:57    449s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:10:57    449s] Total number of fetched objects 7470
[10/03 14:10:57    449s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:10:57    449s] End delay calculation. (MEM=4529.04 CPU=0:00:00.9 REAL=0:00:01.0)
[10/03 14:10:57    449s] End delay calculation (fullDC). (MEM=4529.04 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:10:57    449s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4529.0M) ***
[10/03 14:10:57    450s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:02.0 totSessionCpu=0:07:30 mem=4527.0M)
[10/03 14:10:57    450s] End AAE Lib Interpolated Model. (MEM=4527.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:57    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4527.0M, EPOCH TIME: 1696313457.334483
[10/03 14:10:57    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:4559.0M, EPOCH TIME: 1696313457.347195
[10/03 14:10:57    450s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #7 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.4), totSession cpu/real = 0:07:30.7/0:06:53.1 (1.1), mem = 4557.6M
[10/03 14:10:57    450s] 
[10/03 14:10:57    450s] =============================================================================================
[10/03 14:10:57    450s]  Step TAT Report for BuildHoldData #7                                           21.13-s100_1
[10/03 14:10:57    450s] =============================================================================================
[10/03 14:10:57    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:57    450s] ---------------------------------------------------------------------------------------------
[10/03 14:10:57    450s] [ ViewPruning            ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:10:57    450s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.4
[10/03 14:10:57    450s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    3.2
[10/03 14:10:57    450s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    2.5
[10/03 14:10:57    450s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:57    450s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:57    450s] [ TimingUpdate           ]      3   0:00:00.2  (   6.1 % )     0:00:02.0 /  0:00:07.9    3.9
[10/03 14:10:57    450s] [ FullDelayCalc          ]      2   0:00:01.8  (  64.7 % )     0:00:01.9 /  0:00:07.3    4.0
[10/03 14:10:57    450s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.9
[10/03 14:10:57    450s] [ MISC                   ]          0:00:00.6  (  22.2 % )     0:00:00.6 /  0:00:01.3    2.0
[10/03 14:10:57    450s] ---------------------------------------------------------------------------------------------
[10/03 14:10:57    450s]  BuildHoldData #7 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:09.6    3.4
[10/03 14:10:57    450s] ---------------------------------------------------------------------------------------------
[10/03 14:10:57    450s] 
[10/03 14:10:57    450s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2641.4M, totSessionCpu=0:07:31 **
[10/03 14:10:57    450s] OPTC: m1 20.0 20.0
[10/03 14:10:57    450s] Setting latch borrow mode to budget during optimization.
[10/03 14:10:57    451s] **INFO: flowCheckPoint #44 OptimizationPass1
[10/03 14:10:57    451s] Glitch fixing enabled
[10/03 14:10:57    451s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:10:57    451s] **INFO: Start fixing DRV (Mem = 4190.04M) ...
[10/03 14:10:57    451s] Begin: GigaOpt DRV Optimization
[10/03 14:10:57    451s] Glitch fixing enabled
[10/03 14:10:57    451s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:10:57    451s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:07:31.1/0:06:53.2 (1.1), mem = 4190.0M
[10/03 14:10:57    451s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:10:57    451s] End AAE Lib Interpolated Model. (MEM=4190.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:57    451s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.18
[10/03 14:10:57    451s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:10:57    451s] ### Creating PhyDesignMc. totSessionCpu=0:07:31 mem=4190.0M
[10/03 14:10:57    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:4190.0M, EPOCH TIME: 1696313457.585869
[10/03 14:10:57    451s] z: 2, totalTracks: 1
[10/03 14:10:57    451s] z: 4, totalTracks: 1
[10/03 14:10:57    451s] z: 6, totalTracks: 1
[10/03 14:10:57    451s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:57    451s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4190.0M, EPOCH TIME: 1696313457.592560
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:10:57    451s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:4222.0M, EPOCH TIME: 1696313457.604481
[10/03 14:10:57    451s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4222.0M, EPOCH TIME: 1696313457.604558
[10/03 14:10:57    451s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4222.0M, EPOCH TIME: 1696313457.606506
[10/03 14:10:57    451s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4222.0MB).
[10/03 14:10:57    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:4222.0M, EPOCH TIME: 1696313457.608371
[10/03 14:10:57    451s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:10:57    451s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:31 mem=4222.1M
[10/03 14:10:57    451s] #optDebug: Start CG creation (mem=4222.1M)
[10/03 14:10:57    451s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:10:57    451s] (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgPrt (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgEgp (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgPbk (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgNrb(cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgObs (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgCon (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s]  ...processing cgPdm (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4333.0M)
[10/03 14:10:57    451s] ### Creating RouteCongInterface, started
[10/03 14:10:57    451s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=4333.0M
[10/03 14:10:57    451s] ### Creating LA Mngr, finished. totSessionCpu=0:07:31 mem=4333.0M
[10/03 14:10:57    451s] ### Creating RouteCongInterface, finished
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s] Creating Lib Analyzer ...
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:10:57    451s] Summary for sequential cells identification: 
[10/03 14:10:57    451s]   Identified SBFF number: 16
[10/03 14:10:57    451s]   Identified MBFF number: 0
[10/03 14:10:57    451s]   Identified SB Latch number: 0
[10/03 14:10:57    451s]   Identified MB Latch number: 0
[10/03 14:10:57    451s]   Not identified SBFF number: 0
[10/03 14:10:57    451s]   Not identified MBFF number: 0
[10/03 14:10:57    451s]   Not identified SB Latch number: 0
[10/03 14:10:57    451s]   Not identified MB Latch number: 0
[10/03 14:10:57    451s]   Number of sequential cells which are not FFs: 13
[10/03 14:10:57    451s]  Visiting view : generic_view
[10/03 14:10:57    451s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:57    451s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:57    451s]  Visiting view : generic_view
[10/03 14:10:57    451s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:10:57    451s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:10:57    451s] TLC MultiMap info (StdDelay):
[10/03 14:10:57    451s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:10:57    451s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:10:57    451s]  Setting StdDelay to: 33.1ps
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:10:57    451s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:57    451s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:57    451s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:57    451s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:57    451s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:57    451s] 
[10/03 14:10:57    451s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:57    451s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:32 mem=4333.0M
[10/03 14:10:57    451s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:32 mem=4333.0M
[10/03 14:10:57    451s] Creating Lib Analyzer, finished. 
[10/03 14:10:58    451s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:10:58    451s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4674.5M, EPOCH TIME: 1696313458.074614
[10/03 14:10:58    451s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4674.5M, EPOCH TIME: 1696313458.074834
[10/03 14:10:58    451s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:10:58    451s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:10:58    451s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:58    451s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:10:58    451s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:58    451s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:10:58    451s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:58    451s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:10:58    451s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:10:58    451s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:10:58    451s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:10:58    452s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:10:58    452s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:10:58    452s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:10:58    452s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4706.2M|
[10/03 14:10:58    452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] ###############################################################################
[10/03 14:10:58    452s] #
[10/03 14:10:58    452s] #  Large fanout net report:  
[10/03 14:10:58    452s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:10:58    452s] #     - current density: 100.00
[10/03 14:10:58    452s] #
[10/03 14:10:58    452s] #  List of high fanout nets:
[10/03 14:10:58    452s] #
[10/03 14:10:58    452s] ###############################################################################
[10/03 14:10:58    452s] Bottom Preferred Layer:
[10/03 14:10:58    452s]     None
[10/03 14:10:58    452s] Via Pillar Rule:
[10/03 14:10:58    452s]     None
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] =======================================================================
[10/03 14:10:58    452s]                 Reasons for remaining drv violations
[10/03 14:10:58    452s] =======================================================================
[10/03 14:10:58    452s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] MultiBuffering failure reasons
[10/03 14:10:58    452s] ------------------------------------------------
[10/03 14:10:58    452s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4706.2M) ***
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] Begin: glitch net info
[10/03 14:10:58    452s] glitch slack range: number of glitch nets
[10/03 14:10:58    452s] glitch slack < -0.32 : 0
[10/03 14:10:58    452s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:10:58    452s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:10:58    452s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:10:58    452s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:10:58    452s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:10:58    452s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:10:58    452s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:10:58    452s] -0.04 < glitch slack : 0
[10/03 14:10:58    452s] End: glitch net info
[10/03 14:10:58    452s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:10:58    452s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4496.7M, EPOCH TIME: 1696313458.342771
[10/03 14:10:58    452s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.019, MEM:4303.5M, EPOCH TIME: 1696313458.361547
[10/03 14:10:58    452s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:10:58    452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.18
[10/03 14:10:58    452s] *** DrvOpt #7 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:07:32.2/0:06:54.0 (1.1), mem = 4303.5M
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] =============================================================================================
[10/03 14:10:58    452s]  Step TAT Report for DrvOpt #7                                                  21.13-s100_1
[10/03 14:10:58    452s] =============================================================================================
[10/03 14:10:58    452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:10:58    452s] ---------------------------------------------------------------------------------------------
[10/03 14:10:58    452s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:10:58    452s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:58    452s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:10:58    452s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:58    452s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:10:58    452s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[10/03 14:10:58    452s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:58    452s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:58    452s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:58    452s] [ OptEval                ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:10:58    452s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:58    452s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:10:58    452s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    6.4
[10/03 14:10:58    452s] [ DrvComputeSummary      ]      2   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:10:58    452s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:10:58    452s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.3
[10/03 14:10:58    452s] ---------------------------------------------------------------------------------------------
[10/03 14:10:58    452s]  DrvOpt #7 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:10:58    452s] ---------------------------------------------------------------------------------------------
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] drv optimizer changes nothing and skips refinePlace
[10/03 14:10:58    452s] End: GigaOpt DRV Optimization
[10/03 14:10:58    452s] **optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2711.5M, totSessionCpu=0:07:32 **
[10/03 14:10:58    452s] *info:
[10/03 14:10:58    452s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4303.45M).
[10/03 14:10:58    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4303.5M, EPOCH TIME: 1696313458.371937
[10/03 14:10:58    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.015, MEM:4296.2M, EPOCH TIME: 1696313458.386453
[10/03 14:10:58    452s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4303.5M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2710.6M, totSessionCpu=0:07:32 **
[10/03 14:10:58    452s]   DRV Snapshot: (REF)
[10/03 14:10:58    452s]          Tran DRV: 1 (1)
[10/03 14:10:58    452s]           Cap DRV: 0 (0)
[10/03 14:10:58    452s]        Fanout DRV: 0 (0)
[10/03 14:10:58    452s]            Glitch: 0 (0)
[10/03 14:10:58    452s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:10:58    452s] *** Check timing (0:00:00.0)
[10/03 14:10:58    452s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:10:58    452s] Deleting Lib Analyzer.
[10/03 14:10:58    452s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:10:58    452s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:10:58    452s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:10:58    452s] End AAE Lib Interpolated Model. (MEM=4470.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:10:58    452s] *** WnsOpt #7 [begin] : totSession cpu/real = 0:07:32.6/0:06:54.2 (1.1), mem = 4470.5M
[10/03 14:10:58    452s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.19
[10/03 14:10:58    452s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:10:58    452s] ### Creating PhyDesignMc. totSessionCpu=0:07:33 mem=4470.5M
[10/03 14:10:58    452s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:10:58    452s] OPERPROF: Starting DPlace-Init at level 1, MEM:4470.5M, EPOCH TIME: 1696313458.567212
[10/03 14:10:58    452s] z: 2, totalTracks: 1
[10/03 14:10:58    452s] z: 4, totalTracks: 1
[10/03 14:10:58    452s] z: 6, totalTracks: 1
[10/03 14:10:58    452s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:10:58    452s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4470.5M, EPOCH TIME: 1696313458.573548
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:10:58    452s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4471.9M, EPOCH TIME: 1696313458.585470
[10/03 14:10:58    452s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4471.9M, EPOCH TIME: 1696313458.585544
[10/03 14:10:58    452s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4471.9M, EPOCH TIME: 1696313458.587408
[10/03 14:10:58    452s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4471.9MB).
[10/03 14:10:58    452s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.022, MEM:4471.9M, EPOCH TIME: 1696313458.589232
[10/03 14:10:58    452s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:10:58    452s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:33 mem=4471.9M
[10/03 14:10:58    452s] ### Creating RouteCongInterface, started
[10/03 14:10:58    452s] ### Creating RouteCongInterface, finished
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] Creating Lib Analyzer ...
[10/03 14:10:58    452s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:10:58    452s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:10:58    452s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:10:58    452s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:10:58    452s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:10:58    452s] 
[10/03 14:10:58    452s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:10:58    453s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:33 mem=4471.9M
[10/03 14:10:58    453s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:33 mem=4471.9M
[10/03 14:10:58    453s] Creating Lib Analyzer, finished. 
[10/03 14:10:59    453s] *info: 19 clock nets excluded
[10/03 14:10:59    453s] *info: 64 no-driver nets excluded.
[10/03 14:10:59    453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.12
[10/03 14:10:59    453s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:10:59    453s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:10:59    453s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:10:59    453s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:10:59    453s] Optimizer WNS Pass 0
[10/03 14:10:59    453s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:10:59    453s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4723.1M, EPOCH TIME: 1696313459.268355
[10/03 14:10:59    453s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4723.1M, EPOCH TIME: 1696313459.268567
[10/03 14:10:59    453s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:10:59    453s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:10:59    453s] Active Path Group: reg2reg  
[10/03 14:10:59    453s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:59    453s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:10:59    453s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:59    453s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4725.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:59    455s] Starting generalSmallTnsOpt
[10/03 14:10:59    455s] Ending generalSmallTnsOpt End
[10/03 14:10:59    455s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5203.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:10:59    455s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:59    455s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:59    455s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:10:59    455s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:10:59    455s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5203.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:00    456s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5184.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:00    456s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5184.1M) ***
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5184.1M) ***
[10/03 14:11:00    456s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:00    456s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:00    456s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:11:00    456s] Re Calculate Delays on 0 Nets
[10/03 14:11:00    456s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:00    456s] Bottom Preferred Layer:
[10/03 14:11:00    456s]     None
[10/03 14:11:00    456s] Via Pillar Rule:
[10/03 14:11:00    456s]     None
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s] *** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=5184.1M) ***
[10/03 14:11:00    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.12
[10/03 14:11:00    456s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:00    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4974.7M, EPOCH TIME: 1696313460.361543
[10/03 14:11:00    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.046, MEM:4371.4M, EPOCH TIME: 1696313460.407746
[10/03 14:11:00    456s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:00    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.19
[10/03 14:11:00    456s] *** WnsOpt #7 [finish] : cpu/real = 0:00:04.2/0:00:01.8 (2.3), totSession cpu/real = 0:07:36.9/0:06:56.0 (1.1), mem = 4371.4M
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s] =============================================================================================
[10/03 14:11:00    456s]  Step TAT Report for WnsOpt #7                                                  21.13-s100_1
[10/03 14:11:00    456s] =============================================================================================
[10/03 14:11:00    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:00    456s] ---------------------------------------------------------------------------------------------
[10/03 14:11:00    456s] [ SkewClock              ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:00    456s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/03 14:11:00    456s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:00    456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:00    456s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:00    456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ TransformInit          ]      1   0:00:00.2  (  13.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:11:00    456s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:00    456s] [ OptimizationStep       ]      1   0:00:00.1  (   2.8 % )     0:00:01.0 /  0:00:03.1    3.1
[10/03 14:11:00    456s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[10/03 14:11:00    456s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.0 % )     0:00:00.9 /  0:00:03.0    3.5
[10/03 14:11:00    456s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ OptEval                ]      6   0:00:00.7  (  39.6 % )     0:00:00.7 /  0:00:02.7    3.7
[10/03 14:11:00    456s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.2    2.5
[10/03 14:11:00    456s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:00    456s] [ MISC                   ]          0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:11:00    456s] ---------------------------------------------------------------------------------------------
[10/03 14:11:00    456s]  WnsOpt #7 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:04.2    2.3
[10/03 14:11:00    456s] ---------------------------------------------------------------------------------------------
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:11:00    456s] End: GigaOpt Optimization in WNS mode
[10/03 14:11:00    456s] Skipping post route harden opt
[10/03 14:11:00    456s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:00    456s] Deleting Lib Analyzer.
[10/03 14:11:00    456s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:11:00    456s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:11:00    456s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:00    456s] End AAE Lib Interpolated Model. (MEM=4371.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:00    456s] *** TnsOpt #6 [begin] : totSession cpu/real = 0:07:36.9/0:06:56.0 (1.1), mem = 4371.4M
[10/03 14:11:00    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.20
[10/03 14:11:00    456s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:00    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=4371.4M
[10/03 14:11:00    456s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:00    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:4371.4M, EPOCH TIME: 1696313460.433186
[10/03 14:11:00    456s] z: 2, totalTracks: 1
[10/03 14:11:00    456s] z: 4, totalTracks: 1
[10/03 14:11:00    456s] z: 6, totalTracks: 1
[10/03 14:11:00    456s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:00    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4371.4M, EPOCH TIME: 1696313460.439262
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:00    456s] 
[10/03 14:11:00    456s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:00    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:4364.2M, EPOCH TIME: 1696313460.454482
[10/03 14:11:00    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4364.2M, EPOCH TIME: 1696313460.454557
[10/03 14:11:00    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4364.2M, EPOCH TIME: 1696313460.456450
[10/03 14:11:00    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4364.2MB).
[10/03 14:11:00    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:4364.2M, EPOCH TIME: 1696313460.458390
[10/03 14:11:00    457s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:00    457s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=4364.2M
[10/03 14:11:00    457s] ### Creating RouteCongInterface, started
[10/03 14:11:00    457s] ### Creating RouteCongInterface, finished
[10/03 14:11:00    457s] 
[10/03 14:11:00    457s] Creating Lib Analyzer ...
[10/03 14:11:00    457s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:00    457s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:00    457s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:00    457s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:00    457s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:00    457s] 
[10/03 14:11:00    457s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:00    457s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:37 mem=4366.2M
[10/03 14:11:00    457s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:37 mem=4366.2M
[10/03 14:11:00    457s] Creating Lib Analyzer, finished. 
[10/03 14:11:00    457s] *info: 19 clock nets excluded
[10/03 14:11:00    457s] *info: 64 no-driver nets excluded.
[10/03 14:11:00    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.13
[10/03 14:11:00    457s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:11:00    457s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:00    457s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:00    457s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:00    457s] Optimizer TNS Opt
[10/03 14:11:00    457s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:00    457s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4745.8M, EPOCH TIME: 1696313460.926456
[10/03 14:11:00    457s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4745.8M, EPOCH TIME: 1696313460.926674
[10/03 14:11:00    457s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:11:00    457s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:11:00    457s] Active Path Group: reg2reg  
[10/03 14:11:00    457s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:00    457s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:00    457s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:00    457s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4745.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:01    457s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4878.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:01    457s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:01    457s] 
[10/03 14:11:01    457s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4878.1M) ***
[10/03 14:11:01    457s] 
[10/03 14:11:01    457s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=4878.1M) ***
[10/03 14:11:01    457s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:01    457s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:11:01    457s] Re Calculate Delays on 0 Nets
[10/03 14:11:01    457s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:01    457s] Bottom Preferred Layer:
[10/03 14:11:01    457s]     None
[10/03 14:11:01    457s] Via Pillar Rule:
[10/03 14:11:01    457s]     None
[10/03 14:11:01    457s] 
[10/03 14:11:01    457s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=4878.1M) ***
[10/03 14:11:01    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.13
[10/03 14:11:01    457s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:01    458s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4668.6M, EPOCH TIME: 1696313461.156941
[10/03 14:11:01    458s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:4386.3M, EPOCH TIME: 1696313461.174883
[10/03 14:11:01    458s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:01    458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.20
[10/03 14:11:01    458s] *** TnsOpt #6 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.6), totSession cpu/real = 0:07:38.1/0:06:56.8 (1.1), mem = 4386.3M
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] =============================================================================================
[10/03 14:11:01    458s]  Step TAT Report for TnsOpt #6                                                  21.13-s100_1
[10/03 14:11:01    458s] =============================================================================================
[10/03 14:11:01    458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:01    458s] ---------------------------------------------------------------------------------------------
[10/03 14:11:01    458s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:11:01    458s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:01    458s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:01    458s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:11:01    458s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ TransformInit          ]      1   0:00:00.2  (  21.9 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:11:01    458s] [ OptimizationStep       ]      1   0:00:00.0  (   4.7 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:11:01    458s] [ OptSingleIteration     ]      2   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.3    3.0
[10/03 14:11:01    458s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ OptEval                ]      2   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.2    3.4
[10/03 14:11:01    458s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:01    458s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.8
[10/03 14:11:01    458s] [ MISC                   ]          0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:11:01    458s] ---------------------------------------------------------------------------------------------
[10/03 14:11:01    458s]  TnsOpt #6 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.6
[10/03 14:11:01    458s] ---------------------------------------------------------------------------------------------
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:11:01    458s] End: GigaOpt Optimization in TNS mode
[10/03 14:11:01    458s]   Timing Snapshot: (REF)
[10/03 14:11:01    458s]      Weighted WNS: -0.010
[10/03 14:11:01    458s]       All  PG WNS: -0.010
[10/03 14:11:01    458s]       High PG WNS: -0.010
[10/03 14:11:01    458s]       All  PG TNS: -0.026
[10/03 14:11:01    458s]       High PG TNS: -0.026
[10/03 14:11:01    458s]       Low  PG TNS: 0.000
[10/03 14:11:01    458s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] **INFO: flowCheckPoint #45 OptimizationPreEco
[10/03 14:11:01    458s] Running postRoute recovery in preEcoRoute mode
[10/03 14:11:01    458s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2755.0M, totSessionCpu=0:07:38 **
[10/03 14:11:01    458s]   DRV Snapshot: (TGT)
[10/03 14:11:01    458s]          Tran DRV: 1 (1)
[10/03 14:11:01    458s]           Cap DRV: 0 (0)
[10/03 14:11:01    458s]        Fanout DRV: 0 (0)
[10/03 14:11:01    458s]            Glitch: 0 (0)
[10/03 14:11:01    458s] Checking DRV degradation...
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Recovery Manager:
[10/03 14:11:01    458s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:11:01    458s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:01    458s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:01    458s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:11:01    458s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4374.30M, totSessionCpu=0:07:38).
[10/03 14:11:01    458s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2753.8M, totSessionCpu=0:07:38 **
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s]   DRV Snapshot: (REF)
[10/03 14:11:01    458s]          Tran DRV: 1 (1)
[10/03 14:11:01    458s]           Cap DRV: 0 (0)
[10/03 14:11:01    458s]        Fanout DRV: 0 (0)
[10/03 14:11:01    458s]            Glitch: 0 (0)
[10/03 14:11:01    458s] Skipping post route harden opt
[10/03 14:11:01    458s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:11:01    458s] ### Creating LA Mngr. totSessionCpu=0:07:38 mem=4546.0M
[10/03 14:11:01    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:38 mem=4546.0M
[10/03 14:11:01    458s] Default Rule : ""
[10/03 14:11:01    458s] Non Default Rules :
[10/03 14:11:01    458s] Worst Slack : -0.010 ns
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Start Layer Assignment ...
[10/03 14:11:01    458s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Select 0 cadidates out of 7264.
[10/03 14:11:01    458s] No critical nets selected. Skipped !
[10/03 14:11:01    458s] GigaOpt: setting up router preferences
[10/03 14:11:01    458s] GigaOpt: 0 nets assigned router directives
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Start Assign Priority Nets ...
[10/03 14:11:01    458s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:11:01    458s] Existing Priority Nets 0 (0.0%)
[10/03 14:11:01    458s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Set Prefer Layer Routing Effort ...
[10/03 14:11:01    458s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] ### Creating LA Mngr. totSessionCpu=0:07:38 mem=4546.0M
[10/03 14:11:01    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:38 mem=4546.0M
[10/03 14:11:01    458s] #optDebug: Start CG creation (mem=4546.0M)
[10/03 14:11:01    458s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:11:01    458s] (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgPrt (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgEgp (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgPbk (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgNrb(cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgObs (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgCon (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s]  ...processing cgPdm (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4546.0M)
[10/03 14:11:01    458s] Default Rule : ""
[10/03 14:11:01    458s] Non Default Rules :
[10/03 14:11:01    458s] Worst Slack : -0.010 ns
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Start Layer Assignment ...
[10/03 14:11:01    458s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Select 0 cadidates out of 7264.
[10/03 14:11:01    458s] No critical nets selected. Skipped !
[10/03 14:11:01    458s] GigaOpt: setting up router preferences
[10/03 14:11:01    458s] GigaOpt: 0 nets assigned router directives
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] Start Assign Priority Nets ...
[10/03 14:11:01    458s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:11:01    458s] Existing Priority Nets 0 (0.0%)
[10/03 14:11:01    458s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:11:01    458s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=4546.0M
[10/03 14:11:01    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=4546.0M
[10/03 14:11:01    458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4546.0M, EPOCH TIME: 1696313461.530452
[10/03 14:11:01    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:4547.5M, EPOCH TIME: 1696313461.551007
[10/03 14:11:01    458s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:01    458s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2696.1M, totSessionCpu=0:07:39 **
[10/03 14:11:01    458s] **INFO: flowCheckPoint #46 GlobalDetailRoute
[10/03 14:11:01    458s] -routeWithEco false                       # bool, default=false
[10/03 14:11:01    458s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:11:01    458s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:11:01    458s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:11:01    458s] Existing Dirty Nets : 0
[10/03 14:11:01    458s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:11:01    458s] Reset Dirty Nets : 0
[10/03 14:11:01    458s] *** EcoRoute #7 [begin] : totSession cpu/real = 0:07:39.0/0:06:57.3 (1.1), mem = 4310.5M
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] globalDetailRoute
[10/03 14:11:01    458s] 
[10/03 14:11:01    458s] #Start globalDetailRoute on Tue Oct  3 14:11:01 2023
[10/03 14:11:01    458s] #
[10/03 14:11:01    458s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:11:01    458s] ### Time Record (Pre Callback) is installed.
[10/03 14:11:01    458s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 4334.488M)
[10/03 14:11:01    458s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:11:01    458s] ### Time Record (DB Import) is installed.
[10/03 14:11:01    458s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:11:01    458s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:11:01    459s] ### Net info: total nets: 7264
[10/03 14:11:01    459s] ### Net info: dirty nets: 0
[10/03 14:11:01    459s] ### Net info: marked as disconnected nets: 0
[10/03 14:11:01    459s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:11:01    459s] #num needed restored net=0
[10/03 14:11:01    459s] #need_extraction net=0 (total=7264)
[10/03 14:11:01    459s] ### Net info: fully routed nets: 7198
[10/03 14:11:01    459s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:11:01    459s] ### Net info: unrouted nets: 0
[10/03 14:11:01    459s] ### Net info: re-extraction nets: 0
[10/03 14:11:01    459s] ### Net info: ignored nets: 0
[10/03 14:11:01    459s] ### Net info: skip routing nets: 0
[10/03 14:11:01    459s] ### import design signature (148): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:11:01    459s] ### Time Record (DB Import) is uninstalled.
[10/03 14:11:01    459s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:11:01    459s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:11:01    459s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:11:01    459s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:11:01    459s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:11:01    459s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:11:01    459s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:11:01    459s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:11:01    459s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:11:01    459s] #
[10/03 14:11:01    459s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:11:01    459s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:01    459s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:11:01    459s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:11:01    459s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:11:01    459s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:11:01    459s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:11:01    459s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:11:01    459s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:11:01    459s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:11:01    459s] #
[10/03 14:11:01    459s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:01    459s] ### Time Record (Global Routing) is installed.
[10/03 14:11:01    459s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:11:01    459s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:11:01    459s] #Total number of routable nets = 7198.
[10/03 14:11:01    459s] #Total number of nets in the design = 7264.
[10/03 14:11:01    459s] #7198 routable nets have routed wires.
[10/03 14:11:01    459s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:11:01    459s] #No nets have been global routed.
[10/03 14:11:01    459s] #Using multithreading with 8 threads.
[10/03 14:11:01    459s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:01    459s] #Start routing data preparation on Tue Oct  3 14:11:01 2023
[10/03 14:11:01    459s] #
[10/03 14:11:01    459s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:11:01    459s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:11:01    459s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:11:01    459s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:11:01    459s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:11:01    459s] #Build and mark too close pins for the same net.
[10/03 14:11:01    459s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:11:01    459s] #Initial pin access analysis.
[10/03 14:11:01    459s] #Detail pin access analysis.
[10/03 14:11:01    459s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:11:01    459s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:11:01    459s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:11:01    459s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:11:01    459s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:01    459s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:01    459s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:02    459s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:11:02    459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.04 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    459s] #Regenerating Ggrids automatically.
[10/03 14:11:02    459s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:11:02    459s] #Using automatically generated G-grids.
[10/03 14:11:02    459s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:11:02    459s] #Done routing data preparation.
[10/03 14:11:02    459s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2699.75 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    459s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #Finished routing data preparation on Tue Oct  3 14:11:02 2023
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #Cpu time = 00:00:00
[10/03 14:11:02    459s] #Elapsed time = 00:00:00
[10/03 14:11:02    459s] #Increased memory = 6.92 (MB)
[10/03 14:11:02    459s] #Total memory = 2699.75 (MB)
[10/03 14:11:02    459s] #Peak memory = 3156.98 (MB)
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:02    459s] ### Time Record (Global Routing) is installed.
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #Start global routing on Tue Oct  3 14:11:02 2023
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #Start global routing initialization on Tue Oct  3 14:11:02 2023
[10/03 14:11:02    459s] #
[10/03 14:11:02    459s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:11:02    459s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:11:02    459s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:02    459s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:02    459s] ### track-assign external-init starts on Tue Oct  3 14:11:02 2023 with memory = 2699.72 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    459s] ### Time Record (Track Assignment) is installed.
[10/03 14:11:02    459s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:11:02    459s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.1 GB --2.11 [8]--
[10/03 14:11:02    459s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:11:02    459s] #Cpu time = 00:00:01
[10/03 14:11:02    459s] #Elapsed time = 00:00:00
[10/03 14:11:02    459s] #Increased memory = 6.94 (MB)
[10/03 14:11:02    459s] #Total memory = 2699.72 (MB)
[10/03 14:11:02    459s] #Peak memory = 3156.98 (MB)
[10/03 14:11:02    459s] #Using multithreading with 8 threads.
[10/03 14:11:02    459s] ### Time Record (Detail Routing) is installed.
[10/03 14:11:02    460s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Start Detail Routing..
[10/03 14:11:02    460s] #start initial detail routing ...
[10/03 14:11:02    460s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:11:02    460s] ### Routing stats:
[10/03 14:11:02    460s] #   number of violations = 0
[10/03 14:11:02    460s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2700.14 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    460s] #Complete Detail Routing.
[10/03 14:11:02    460s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:02    460s] #Total wire length = 104062 um.
[10/03 14:11:02    460s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:02    460s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:02    460s] #Total number of vias = 56978
[10/03 14:11:02    460s] #Up-Via Summary (total 56978):
[10/03 14:11:02    460s] #           
[10/03 14:11:02    460s] #-----------------------
[10/03 14:11:02    460s] # metal1          25313
[10/03 14:11:02    460s] # metal2          20887
[10/03 14:11:02    460s] # metal3           7589
[10/03 14:11:02    460s] # metal4           1959
[10/03 14:11:02    460s] # metal5           1230
[10/03 14:11:02    460s] #-----------------------
[10/03 14:11:02    460s] #                 56978 
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Total number of DRC violations = 0
[10/03 14:11:02    460s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:11:02    460s] #Cpu time = 00:00:00
[10/03 14:11:02    460s] #Elapsed time = 00:00:00
[10/03 14:11:02    460s] #Increased memory = 0.41 (MB)
[10/03 14:11:02    460s] #Total memory = 2700.14 (MB)
[10/03 14:11:02    460s] #Peak memory = 3156.98 (MB)
[10/03 14:11:02    460s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:11:02    460s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Start Post Route wire spreading..
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Start data preparation for wire spreading...
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Data preparation is done on Tue Oct  3 14:11:02 2023
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] ### track-assign engine-init starts on Tue Oct  3 14:11:02 2023 with memory = 2700.14 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    460s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.1 GB --1.25 [8]--
[10/03 14:11:02    460s] #
[10/03 14:11:02    460s] #Start Post Route Wire Spread.
[10/03 14:11:02    461s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:11:02    461s] #Complete Post Route Wire Spread.
[10/03 14:11:02    461s] #
[10/03 14:11:02    461s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:02    461s] #Total wire length = 104062 um.
[10/03 14:11:02    461s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:02    461s] #Total number of vias = 56978
[10/03 14:11:02    461s] #Up-Via Summary (total 56978):
[10/03 14:11:02    461s] #           
[10/03 14:11:02    461s] #-----------------------
[10/03 14:11:02    461s] # metal1          25313
[10/03 14:11:02    461s] # metal2          20887
[10/03 14:11:02    461s] # metal3           7589
[10/03 14:11:02    461s] # metal4           1959
[10/03 14:11:02    461s] # metal5           1230
[10/03 14:11:02    461s] #-----------------------
[10/03 14:11:02    461s] #                 56978 
[10/03 14:11:02    461s] #
[10/03 14:11:02    461s] #   number of violations = 0
[10/03 14:11:02    461s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2691.30 (MB), peak = 3156.98 (MB)
[10/03 14:11:02    461s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:11:02    461s] #Total number of DRC violations = 0
[10/03 14:11:02    461s] #Post Route wire spread is done.
[10/03 14:11:02    461s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:11:02    461s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:02    461s] #Total wire length = 104062 um.
[10/03 14:11:02    461s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:02    461s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:02    461s] #Total number of vias = 56978
[10/03 14:11:02    461s] #Up-Via Summary (total 56978):
[10/03 14:11:02    461s] #           
[10/03 14:11:02    461s] #-----------------------
[10/03 14:11:02    461s] # metal1          25313
[10/03 14:11:02    461s] # metal2          20887
[10/03 14:11:02    461s] # metal3           7589
[10/03 14:11:02    461s] # metal4           1959
[10/03 14:11:02    461s] # metal5           1230
[10/03 14:11:02    461s] #-----------------------
[10/03 14:11:02    461s] #                 56978 
[10/03 14:11:02    461s] #
[10/03 14:11:02    461s] #detailRoute Statistics:
[10/03 14:11:02    461s] #Cpu time = 00:00:01
[10/03 14:11:02    461s] #Elapsed time = 00:00:01
[10/03 14:11:02    461s] #Increased memory = -8.42 (MB)
[10/03 14:11:02    461s] #Total memory = 2691.30 (MB)
[10/03 14:11:02    461s] #Peak memory = 3156.98 (MB)
[10/03 14:11:02    461s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:11:02    461s] ### global_detail_route design signature (161): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:11:02    461s] ### Time Record (DB Export) is installed.
[10/03 14:11:02    461s] ### export design design signature (162): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:11:02    461s] #	no debugging net set
[10/03 14:11:02    461s] ### Time Record (DB Export) is uninstalled.
[10/03 14:11:02    461s] ### Time Record (Post Callback) is installed.
[10/03 14:11:02    461s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:11:02    461s] #
[10/03 14:11:02    461s] #globalDetailRoute statistics:
[10/03 14:11:02    461s] #Cpu time = 00:00:03
[10/03 14:11:02    461s] #Elapsed time = 00:00:01
[10/03 14:11:02    461s] #Increased memory = -8.44 (MB)
[10/03 14:11:02    461s] #Total memory = 2687.61 (MB)
[10/03 14:11:02    461s] #Peak memory = 3156.98 (MB)
[10/03 14:11:02    461s] #Number of warnings = 1
[10/03 14:11:02    461s] #Total number of warnings = 10
[10/03 14:11:02    461s] #Number of fails = 0
[10/03 14:11:02    461s] #Total number of fails = 0
[10/03 14:11:02    461s] #Complete globalDetailRoute on Tue Oct  3 14:11:02 2023
[10/03 14:11:02    461s] #
[10/03 14:11:02    461s] ### import design signature (163): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:11:02    461s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:11:02    461s] ### 
[10/03 14:11:02    461s] ###   Scalability Statistics
[10/03 14:11:02    461s] ### 
[10/03 14:11:02    461s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:02    461s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:11:02    461s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:02    461s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:11:02    461s] ###   Entire Command                |        00:00:03|        00:00:01|             2.1|
[10/03 14:11:02    461s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:02    461s] ### 
[10/03 14:11:02    461s] *** EcoRoute #7 [finish] : cpu/real = 0:00:02.6/0:00:01.2 (2.1), totSession cpu/real = 0:07:41.5/0:06:58.5 (1.1), mem = 4289.6M
[10/03 14:11:02    461s] 
[10/03 14:11:02    461s] =============================================================================================
[10/03 14:11:02    461s]  Step TAT Report for EcoRoute #7                                                21.13-s100_1
[10/03 14:11:02    461s] =============================================================================================
[10/03 14:11:02    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:02    461s] ---------------------------------------------------------------------------------------------
[10/03 14:11:02    461s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:02    461s] [ DetailRoute            ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.3    4.2
[10/03 14:11:02    461s] [ MISC                   ]          0:00:01.2  (  93.9 % )     0:00:01.2 /  0:00:02.3    1.9
[10/03 14:11:02    461s] ---------------------------------------------------------------------------------------------
[10/03 14:11:02    461s]  EcoRoute #7 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:02.6    2.1
[10/03 14:11:02    461s] ---------------------------------------------------------------------------------------------
[10/03 14:11:02    461s] 
[10/03 14:11:02    461s] **optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2681.4M, totSessionCpu=0:07:42 **
[10/03 14:11:02    461s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:11:02    461s] **INFO: flowCheckPoint #47 PostEcoSummary
[10/03 14:11:02    461s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:11:02    461s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:11:02    461s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:11:02    461s] RC Extraction called in multi-corner(1) mode.
[10/03 14:11:02    461s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:11:02    461s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:11:02    461s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:11:02    461s] * Layer Id             : 1 - M1
[10/03 14:11:02    461s]       Thickness        : 0.13
[10/03 14:11:02    461s]       Min Width        : 0.07
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] * Layer Id             : 2 - M2
[10/03 14:11:02    461s]       Thickness        : 0.14
[10/03 14:11:02    461s]       Min Width        : 0.07
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] * Layer Id             : 3 - M3
[10/03 14:11:02    461s]       Thickness        : 0.14
[10/03 14:11:02    461s]       Min Width        : 0.07
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] * Layer Id             : 4 - M4
[10/03 14:11:02    461s]       Thickness        : 0.28
[10/03 14:11:02    461s]       Min Width        : 0.14
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] * Layer Id             : 5 - M5
[10/03 14:11:02    461s]       Thickness        : 0.28
[10/03 14:11:02    461s]       Min Width        : 0.14
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] * Layer Id             : 6 - M6
[10/03 14:11:02    461s]       Thickness        : 0.28
[10/03 14:11:02    461s]       Min Width        : 0.14
[10/03 14:11:02    461s]       Layer Dielectric : 4.1
[10/03 14:11:02    461s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:11:02    461s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:11:02    461s]       RC Corner Indexes            0   
[10/03 14:11:02    461s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:11:02    461s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:11:02    461s] Resistance Scaling Factor    : 1.00000 
[10/03 14:11:02    461s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:11:02    461s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:11:02    461s] Shrink Factor                : 1.00000
[10/03 14:11:02    461s] 
[10/03 14:11:02    461s] Trim Metal Layers:
[10/03 14:11:03    461s] LayerId::1 widthSet size::1
[10/03 14:11:03    461s] LayerId::2 widthSet size::1
[10/03 14:11:03    461s] LayerId::3 widthSet size::1
[10/03 14:11:03    461s] LayerId::4 widthSet size::1
[10/03 14:11:03    461s] LayerId::5 widthSet size::1
[10/03 14:11:03    461s] LayerId::6 widthSet size::1
[10/03 14:11:03    461s] eee: pegSigSF::1.070000
[10/03 14:11:03    461s] Initializing multi-corner resistance tables ...
[10/03 14:11:03    461s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:03    461s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:03    461s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:03    461s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:03    461s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:03    461s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:03    461s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:03    461s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4289.6M)
[10/03 14:11:03    461s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:11:03    461s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 4333.7M)
[10/03 14:11:03    461s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4333.7M)
[10/03 14:11:03    462s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4333.7M)
[10/03 14:11:03    462s] Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 4333.7M)
[10/03 14:11:03    462s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4337.7M)
[10/03 14:11:03    462s] Number of Extracted Resistors     : 136783
[10/03 14:11:03    462s] Number of Extracted Ground Cap.   : 143971
[10/03 14:11:03    462s] Number of Extracted Coupling Cap. : 269860
[10/03 14:11:03    462s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4314.379M)
[10/03 14:11:03    462s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:11:03    462s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4314.4M)
[10/03 14:11:03    462s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:11:04    462s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4318.379M)
[10/03 14:11:04    462s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4318.379M)
[10/03 14:11:04    462s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4318.379M)
[10/03 14:11:04    462s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:11:04    463s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4318.379M)
[10/03 14:11:04    463s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4318.379M)
[10/03 14:11:04    463s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4318.379M)
[10/03 14:11:05    463s] **optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2554.1M, totSessionCpu=0:07:43 **
[10/03 14:11:05    463s] Starting delay calculation for Setup views
[10/03 14:11:05    463s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:05    463s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:11:05    463s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:11:05    463s] #################################################################################
[10/03 14:11:05    463s] # Design Stage: PostRoute
[10/03 14:11:05    463s] # Design Name: top
[10/03 14:11:05    463s] # Design Mode: 45nm
[10/03 14:11:05    463s] # Analysis Mode: MMMC OCV 
[10/03 14:11:05    463s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:05    463s] # Signoff Settings: SI On 
[10/03 14:11:05    463s] #################################################################################
[10/03 14:11:05    463s] Topological Sorting (REAL = 0:00:00.0, MEM = 4262.8M, InitMEM = 4262.8M)
[10/03 14:11:05    463s] Setting infinite Tws ...
[10/03 14:11:05    463s] First Iteration Infinite Tw... 
[10/03 14:11:05    463s] Calculate early delays in OCV mode...
[10/03 14:11:05    463s] Calculate late delays in OCV mode...
[10/03 14:11:05    464s] Start delay calculation (fullDC) (8 T). (MEM=4262.81)
[10/03 14:11:05    464s] 
[10/03 14:11:05    464s] Trim Metal Layers:
[10/03 14:11:05    464s] LayerId::1 widthSet size::1
[10/03 14:11:05    464s] LayerId::2 widthSet size::1
[10/03 14:11:05    464s] LayerId::3 widthSet size::1
[10/03 14:11:05    464s] LayerId::4 widthSet size::1
[10/03 14:11:05    464s] LayerId::5 widthSet size::1
[10/03 14:11:05    464s] LayerId::6 widthSet size::1
[10/03 14:11:05    464s] eee: pegSigSF::1.070000
[10/03 14:11:05    464s] Initializing multi-corner resistance tables ...
[10/03 14:11:05    464s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:05    464s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:05    464s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:05    464s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:05    464s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:05    464s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:05    464s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:05    464s] End AAE Lib Interpolated Model. (MEM=4274.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:05    464s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4274.418M)
[10/03 14:11:05    464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4276.4M)
[10/03 14:11:05    464s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:11:06    467s] Total number of fetched objects 7470
[10/03 14:11:06    467s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:11:06    467s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:11:06    467s] End delay calculation. (MEM=4588.33 CPU=0:00:03.1 REAL=0:00:01.0)
[10/03 14:11:06    467s] End delay calculation (fullDC). (MEM=4588.33 CPU=0:00:03.4 REAL=0:00:01.0)
[10/03 14:11:06    467s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 4588.3M) ***
[10/03 14:11:06    467s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4588.3M)
[10/03 14:11:06    467s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:11:06    467s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4588.3M)
[10/03 14:11:06    467s] Starting SI iteration 2
[10/03 14:11:06    467s] Calculate early delays in OCV mode...
[10/03 14:11:06    467s] Calculate late delays in OCV mode...
[10/03 14:11:06    467s] Start delay calculation (fullDC) (8 T). (MEM=4263.45)
[10/03 14:11:06    467s] End AAE Lib Interpolated Model. (MEM=4263.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:06    468s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:06    468s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:06    468s] Total number of fetched objects 7470
[10/03 14:11:06    468s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:11:06    468s] End delay calculation. (MEM=4614.92 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:11:06    468s] End delay calculation (fullDC). (MEM=4614.92 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:11:06    468s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4614.9M) ***
[10/03 14:11:06    469s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:01.0 totSessionCpu=0:07:49 mem=4612.9M)
[10/03 14:11:06    469s] End AAE Lib Interpolated Model. (MEM=4612.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:06    469s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4612.9M, EPOCH TIME: 1696313466.822258
[10/03 14:11:06    469s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:4644.9M, EPOCH TIME: 1696313466.834894
[10/03 14:11:06    469s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2687.4M, totSessionCpu=0:07:50 **
[10/03 14:11:06    469s] Executing marking Critical Nets1
[10/03 14:11:06    469s] **INFO: flowCheckPoint #48 OptimizationRecovery
[10/03 14:11:06    469s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:11:06    469s] *** Check timing (0:00:00.0)
[10/03 14:11:06    469s] VT info 0 0
[10/03 14:11:06    469s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:11:06    469s] Running postRoute recovery in postEcoRoute mode
[10/03 14:11:06    469s] **optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2687.5M, totSessionCpu=0:07:50 **
[10/03 14:11:07    470s]   Timing/DRV Snapshot: (TGT)
[10/03 14:11:07    470s]      Weighted WNS: -0.010
[10/03 14:11:07    470s]       All  PG WNS: -0.010
[10/03 14:11:07    470s]       High PG WNS: -0.010
[10/03 14:11:07    470s]       All  PG TNS: -0.026
[10/03 14:11:07    470s]       High PG TNS: -0.026
[10/03 14:11:07    470s]       Low  PG TNS: 0.000
[10/03 14:11:07    470s]          Tran DRV: 1 (1)
[10/03 14:11:07    470s]           Cap DRV: 0 (0)
[10/03 14:11:07    470s]        Fanout DRV: 0 (0)
[10/03 14:11:07    470s]            Glitch: 0 (0)
[10/03 14:11:07    470s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] Checking setup slack degradation ...
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] Recovery Manager:
[10/03 14:11:07    470s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:11:07    470s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:11:07    470s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:11:07    470s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] Checking DRV degradation...
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] Recovery Manager:
[10/03 14:11:07    470s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:11:07    470s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:07    470s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:07    470s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:11:07    470s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=4306.23M, totSessionCpu=0:07:50).
[10/03 14:11:07    470s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2687.5M, totSessionCpu=0:07:50 **
[10/03 14:11:07    470s] 
[10/03 14:11:07    470s] Latch borrow mode reset to max_borrow
[10/03 14:11:07    470s] **INFO: flowCheckPoint #49 FinalSummary
[10/03 14:11:07    470s] Reported timing to dir ./timingReports
[10/03 14:11:07    470s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2684.8M, totSessionCpu=0:07:50 **
[10/03 14:11:07    470s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4275.7M, EPOCH TIME: 1696313467.124552
[10/03 14:11:07    470s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:4307.7M, EPOCH TIME: 1696313467.136446
[10/03 14:11:10    471s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2684.3M, totSessionCpu=0:07:51 **
[10/03 14:11:10    471s]  ReSet Options after AAE Based Opt flow 
[10/03 14:11:10    471s] *** Finished optDesign ***
[10/03 14:11:10    471s] 
[10/03 14:11:10    471s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.1 real=0:00:19.2)
[10/03 14:11:10    471s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.4 real=0:00:04.3)
[10/03 14:11:10    471s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.0 real=0:00:03.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.8)
[10/03 14:11:10    471s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:11:10    471s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.6 real=0:00:01.3)
[10/03 14:11:10    471s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.6 real=0:00:01.9)
[10/03 14:11:10    471s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:10    471s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:11:10    471s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:10    471s] Deleting Lib Analyzer.
[10/03 14:11:10    471s] Info: Destroy the CCOpt slew target map.
[10/03 14:11:10    471s] clean pInstBBox. size 0
[10/03 14:11:10    471s] All LLGs are deleted
[10/03 14:11:10    471s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4306.5M, EPOCH TIME: 1696313470.452803
[10/03 14:11:10    471s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4306.5M, EPOCH TIME: 1696313470.452917
[10/03 14:11:10    471s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:11:10    471s] *** optDesign #7 [finish] : cpu/real = 0:00:33.2/0:00:18.8 (1.8), totSession cpu/real = 0:07:51.2/0:07:06.1 (1.1), mem = 4306.5M
[10/03 14:11:10    471s] 
[10/03 14:11:10    471s] =============================================================================================
[10/03 14:11:10    471s]  Final TAT Report for optDesign #7                                              21.13-s100_1
[10/03 14:11:10    471s] =============================================================================================
[10/03 14:11:10    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:10    471s] ---------------------------------------------------------------------------------------------
[10/03 14:11:10    471s] [ InitOpt                ]      1   0:00:00.7  (   3.5 % )     0:00:00.7 /  0:00:01.4    1.9
[10/03 14:11:10    471s] [ WnsOpt                 ]      1   0:00:01.7  (   9.3 % )     0:00:01.8 /  0:00:04.2    2.3
[10/03 14:11:10    471s] [ TnsOpt                 ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:01.2    1.6
[10/03 14:11:10    471s] [ DrvOpt                 ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:11:10    471s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:10    471s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:11:10    471s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:10    471s] [ BuildHoldData          ]      1   0:00:00.7  (   3.7 % )     0:00:02.8 /  0:00:09.6    3.4
[10/03 14:11:10    471s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.8 % )     0:00:03.8 /  0:00:02.0    0.5
[10/03 14:11:10    471s] [ DrvReport              ]      9   0:00:03.4  (  18.3 % )     0:00:03.4 /  0:00:01.8    0.5
[10/03 14:11:10    471s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[10/03 14:11:10    471s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:11:10    471s] [ EcoRoute               ]      1   0:00:01.2  (   6.6 % )     0:00:01.2 /  0:00:02.6    2.1
[10/03 14:11:10    471s] [ ExtractRC              ]      2   0:00:04.2  (  22.6 % )     0:00:04.2 /  0:00:03.3    0.8
[10/03 14:11:10    471s] [ TimingUpdate           ]     12   0:00:00.5  (   2.6 % )     0:00:03.9 /  0:00:15.0    3.8
[10/03 14:11:10    471s] [ FullDelayCalc          ]      3   0:00:03.4  (  18.2 % )     0:00:03.4 /  0:00:13.1    3.8
[10/03 14:11:10    471s] [ TimingReport           ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.8
[10/03 14:11:10    471s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:10    471s] [ MISC                   ]          0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.9
[10/03 14:11:10    471s] ---------------------------------------------------------------------------------------------
[10/03 14:11:10    471s]  optDesign #7 TOTAL                 0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:00:33.2    1.8
[10/03 14:11:10    471s] ---------------------------------------------------------------------------------------------
[10/03 14:11:10    471s] 
[10/03 14:11:10    471s] 
[10/03 14:11:10    471s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:10    471s] 
[10/03 14:11:10    471s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:19    473s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:11:21    474s] <CMD> optDesign -postRoute
[10/03 14:11:21    474s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2677.5M, totSessionCpu=0:07:54 **
[10/03 14:11:21    474s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:11:21    474s] GigaOpt running with 8 threads.
[10/03 14:11:21    474s] **INFO: User settings:
[10/03 14:11:21    474s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:11:21    474s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:11:21    474s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:11:21    474s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:11:21    474s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:11:21    474s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:11:21    474s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:11:21    474s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:11:21    474s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:11:21    474s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:11:21    474s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:11:21    474s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:11:21    474s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:11:21    474s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:11:21    474s] setDesignMode -process                                          45
[10/03 14:11:21    474s] setExtractRCMode -basic                                         true
[10/03 14:11:21    474s] setExtractRCMode -coupled                                       true
[10/03 14:11:21    474s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:11:21    474s] setExtractRCMode -engine                                        postRoute
[10/03 14:11:21    474s] setExtractRCMode -extended                                      false
[10/03 14:11:21    474s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:11:21    474s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:11:21    474s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:11:21    474s] setExtractRCMode -total_c_th                                    5
[10/03 14:11:21    474s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:11:21    474s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:11:21    474s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:11:21    474s] setDelayCalMode -engine                                         aae
[10/03 14:11:21    474s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:11:21    474s] setDelayCalMode -SIAware                                        true
[10/03 14:11:21    474s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:11:21    474s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:11:21    474s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:11:21    474s] setOptMode -deleteInst                                          true
[10/03 14:11:21    474s] setOptMode -drcMargin                                           0
[10/03 14:11:21    474s] setOptMode -setupTargetSlack                                    0
[10/03 14:11:21    474s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:11:21    474s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:11:21    474s] setPlaceMode -place_detail_check_route                          false
[10/03 14:11:21    474s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:11:21    474s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:11:21    474s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:11:21    474s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:11:21    474s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:11:21    474s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:11:21    474s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:11:21    474s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:11:21    474s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:11:21    474s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:11:21    474s] setPlaceMode -powerDriven                                       false
[10/03 14:11:21    474s] setPlaceMode -timingDriven                                      true
[10/03 14:11:21    474s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:11:21    474s] setAnalysisMode -checkType                                      setup
[10/03 14:11:21    474s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:11:21    474s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:11:21    474s] setAnalysisMode -virtualIPO                                     false
[10/03 14:11:21    474s] 
[10/03 14:11:21    474s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:11:21    474s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:11:22    474s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:22    474s] Summary for sequential cells identification: 
[10/03 14:11:22    474s]   Identified SBFF number: 16
[10/03 14:11:22    474s]   Identified MBFF number: 0
[10/03 14:11:22    474s]   Identified SB Latch number: 0
[10/03 14:11:22    474s]   Identified MB Latch number: 0
[10/03 14:11:22    474s]   Not identified SBFF number: 0
[10/03 14:11:22    474s]   Not identified MBFF number: 0
[10/03 14:11:22    474s]   Not identified SB Latch number: 0
[10/03 14:11:22    474s]   Not identified MB Latch number: 0
[10/03 14:11:22    474s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:22    474s]  Visiting view : generic_view
[10/03 14:11:22    474s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:22    474s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:22    474s]  Visiting view : generic_view
[10/03 14:11:22    474s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:22    474s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:22    474s] TLC MultiMap info (StdDelay):
[10/03 14:11:22    474s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:22    474s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:22    474s]  Setting StdDelay to: 33.1ps
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:22    474s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:11:22    474s] *** optDesign #8 [begin] : totSession cpu/real = 0:07:54.5/0:07:17.7 (1.1), mem = 4305.6M
[10/03 14:11:22    474s] *** InitOpt #8 [begin] : totSession cpu/real = 0:07:54.5/0:07:17.7 (1.1), mem = 4305.6M
[10/03 14:11:22    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:4305.6M, EPOCH TIME: 1696313482.092589
[10/03 14:11:22    474s] z: 2, totalTracks: 1
[10/03 14:11:22    474s] z: 4, totalTracks: 1
[10/03 14:11:22    474s] z: 6, totalTracks: 1
[10/03 14:11:22    474s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:22    474s] All LLGs are deleted
[10/03 14:11:22    474s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4305.6M, EPOCH TIME: 1696313482.100228
[10/03 14:11:22    474s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4305.6M, EPOCH TIME: 1696313482.100352
[10/03 14:11:22    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4305.6M, EPOCH TIME: 1696313482.102942
[10/03 14:11:22    474s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4433.7M, EPOCH TIME: 1696313482.106573
[10/03 14:11:22    474s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:11:22    474s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4433.7M, EPOCH TIME: 1696313482.109845
[10/03 14:11:22    474s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:4435.1M, EPOCH TIME: 1696313482.114934
[10/03 14:11:22    474s] Fast DP-INIT is on for default
[10/03 14:11:22    474s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:11:22    474s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:4435.1M, EPOCH TIME: 1696313482.116535
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:22    474s] OPERPROF:     Starting CMU at level 3, MEM:4435.1M, EPOCH TIME: 1696313482.118090
[10/03 14:11:22    474s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4435.1M, EPOCH TIME: 1696313482.122149
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:11:22    474s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:4307.1M, EPOCH TIME: 1696313482.123907
[10/03 14:11:22    474s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4307.1M, EPOCH TIME: 1696313482.123976
[10/03 14:11:22    474s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4307.1M, EPOCH TIME: 1696313482.126403
[10/03 14:11:22    474s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4307.1MB).
[10/03 14:11:22    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:4307.1M, EPOCH TIME: 1696313482.129488
[10/03 14:11:22    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4307.1M, EPOCH TIME: 1696313482.129547
[10/03 14:11:22    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.015, MEM:4305.1M, EPOCH TIME: 1696313482.144455
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s] Creating Lib Analyzer ...
[10/03 14:11:22    474s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:22    474s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:22    474s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:22    474s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:22    474s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:22    474s] 
[10/03 14:11:22    474s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:22    474s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:55 mem=4311.1M
[10/03 14:11:22    474s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:55 mem=4311.1M
[10/03 14:11:22    474s] Creating Lib Analyzer, finished. 
[10/03 14:11:22    474s] Effort level <high> specified for reg2reg path_group
[10/03 14:11:22    475s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2690.3M, totSessionCpu=0:07:56 **
[10/03 14:11:22    475s] Existing Dirty Nets : 0
[10/03 14:11:22    475s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:11:22    475s] #Taking db snapshot
[10/03 14:11:22    475s] #Taking db snapshot ... done
[10/03 14:11:22    475s] OPERPROF: Starting checkPlace at level 1, MEM:4281.1M, EPOCH TIME: 1696313482.728752
[10/03 14:11:22    475s] z: 2, totalTracks: 1
[10/03 14:11:22    475s] z: 4, totalTracks: 1
[10/03 14:11:22    475s] z: 6, totalTracks: 1
[10/03 14:11:22    475s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:22    475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4281.1M, EPOCH TIME: 1696313482.733569
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:22    475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:4313.1M, EPOCH TIME: 1696313482.743686
[10/03 14:11:22    475s] Begin checking placement ... (start mem=4281.1M, init mem=4313.1M)
[10/03 14:11:22    475s] Begin checking exclusive groups violation ...
[10/03 14:11:22    475s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:11:22    475s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] Running CheckPlace using 8 threads!...
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] ...checkPlace MT is done!
[10/03 14:11:22    475s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4313.1M, EPOCH TIME: 1696313482.791477
[10/03 14:11:22    475s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:4313.1M, EPOCH TIME: 1696313482.798055
[10/03 14:11:22    475s] *info: Placed = 13248         
[10/03 14:11:22    475s] *info: Unplaced = 0           
[10/03 14:11:22    475s] Placement Density:100.00%(11523/11523)
[10/03 14:11:22    475s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:11:22    475s] All LLGs are deleted
[10/03 14:11:22    475s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4313.1M, EPOCH TIME: 1696313482.800456
[10/03 14:11:22    475s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:4313.1M, EPOCH TIME: 1696313482.802638
[10/03 14:11:22    475s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4313.1M)
[10/03 14:11:22    475s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.075, MEM:4313.1M, EPOCH TIME: 1696313482.803423
[10/03 14:11:22    475s]  Initial DC engine is -> aae
[10/03 14:11:22    475s]  
[10/03 14:11:22    475s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:11:22    475s]  
[10/03 14:11:22    475s]  
[10/03 14:11:22    475s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:11:22    475s]  
[10/03 14:11:22    475s] Reset EOS DB
[10/03 14:11:22    475s] Ignoring AAE DB Resetting ...
[10/03 14:11:22    475s]  Set Options for AAE Based Opt flow 
[10/03 14:11:22    475s] *** optDesign -postRoute ***
[10/03 14:11:22    475s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:11:22    475s] Setup Target Slack: user slack 0
[10/03 14:11:22    475s] Hold Target Slack: user slack 0
[10/03 14:11:22    475s] All LLGs are deleted
[10/03 14:11:22    475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4313.1M, EPOCH TIME: 1696313482.814090
[10/03 14:11:22    475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4313.1M, EPOCH TIME: 1696313482.814191
[10/03 14:11:22    475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4313.1M, EPOCH TIME: 1696313482.816411
[10/03 14:11:22    475s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4409.1M, EPOCH TIME: 1696313482.819077
[10/03 14:11:22    475s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4409.1M, EPOCH TIME: 1696313482.822195
[10/03 14:11:22    475s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.005, MEM:4441.2M, EPOCH TIME: 1696313482.827147
[10/03 14:11:22    475s] Fast DP-INIT is on for default
[10/03 14:11:22    475s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:4441.2M, EPOCH TIME: 1696313482.828592
[10/03 14:11:22    475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.015, MEM:4313.1M, EPOCH TIME: 1696313482.831677
[10/03 14:11:22    475s] Multi-VT timing optimization disabled based on library information.
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:22    475s] Deleting Lib Analyzer.
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:22    475s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:22    475s] Summary for sequential cells identification: 
[10/03 14:11:22    475s]   Identified SBFF number: 16
[10/03 14:11:22    475s]   Identified MBFF number: 0
[10/03 14:11:22    475s]   Identified SB Latch number: 0
[10/03 14:11:22    475s]   Identified MB Latch number: 0
[10/03 14:11:22    475s]   Not identified SBFF number: 0
[10/03 14:11:22    475s]   Not identified MBFF number: 0
[10/03 14:11:22    475s]   Not identified SB Latch number: 0
[10/03 14:11:22    475s]   Not identified MB Latch number: 0
[10/03 14:11:22    475s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:22    475s]  Visiting view : generic_view
[10/03 14:11:22    475s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:22    475s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:22    475s]  Visiting view : generic_view
[10/03 14:11:22    475s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:22    475s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:22    475s] TLC MultiMap info (StdDelay):
[10/03 14:11:22    475s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:22    475s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:22    475s]  Setting StdDelay to: 33.1ps
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:22    475s] *** InitOpt #8 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:07:55.9/0:07:18.5 (1.1), mem = 4313.1M
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] =============================================================================================
[10/03 14:11:22    475s]  Step TAT Report for InitOpt #8                                                 21.13-s100_1
[10/03 14:11:22    475s] =============================================================================================
[10/03 14:11:22    475s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:22    475s] ---------------------------------------------------------------------------------------------
[10/03 14:11:22    475s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:22    475s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:22    475s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:22    475s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:22    475s] [ CheckPlace             ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:11:22    475s] [ MISC                   ]          0:00:00.5  (  62.5 % )     0:00:00.5 /  0:00:00.9    2.0
[10/03 14:11:22    475s] ---------------------------------------------------------------------------------------------
[10/03 14:11:22    475s]  InitOpt #8 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:11:22    475s] ---------------------------------------------------------------------------------------------
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:11:22    475s] **INFO: flowCheckPoint #50 InitialSummary
[10/03 14:11:22    475s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4313.113M)
[10/03 14:11:22    475s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:11:22    475s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:11:22    475s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:11:22    475s] RC Extraction called in multi-corner(1) mode.
[10/03 14:11:22    475s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:11:22    475s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:11:22    475s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:11:22    475s] * Layer Id             : 1 - M1
[10/03 14:11:22    475s]       Thickness        : 0.13
[10/03 14:11:22    475s]       Min Width        : 0.07
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] * Layer Id             : 2 - M2
[10/03 14:11:22    475s]       Thickness        : 0.14
[10/03 14:11:22    475s]       Min Width        : 0.07
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] * Layer Id             : 3 - M3
[10/03 14:11:22    475s]       Thickness        : 0.14
[10/03 14:11:22    475s]       Min Width        : 0.07
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] * Layer Id             : 4 - M4
[10/03 14:11:22    475s]       Thickness        : 0.28
[10/03 14:11:22    475s]       Min Width        : 0.14
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] * Layer Id             : 5 - M5
[10/03 14:11:22    475s]       Thickness        : 0.28
[10/03 14:11:22    475s]       Min Width        : 0.14
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] * Layer Id             : 6 - M6
[10/03 14:11:22    475s]       Thickness        : 0.28
[10/03 14:11:22    475s]       Min Width        : 0.14
[10/03 14:11:22    475s]       Layer Dielectric : 4.1
[10/03 14:11:22    475s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:11:22    475s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:11:22    475s]       RC Corner Indexes            0   
[10/03 14:11:22    475s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:11:22    475s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:11:22    475s] Resistance Scaling Factor    : 1.00000 
[10/03 14:11:22    475s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:11:22    475s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:11:22    475s] Shrink Factor                : 1.00000
[10/03 14:11:22    475s] 
[10/03 14:11:22    475s] Trim Metal Layers:
[10/03 14:11:22    475s] LayerId::1 widthSet size::1
[10/03 14:11:22    475s] LayerId::2 widthSet size::1
[10/03 14:11:22    475s] LayerId::3 widthSet size::1
[10/03 14:11:22    475s] LayerId::4 widthSet size::1
[10/03 14:11:22    475s] LayerId::5 widthSet size::1
[10/03 14:11:22    475s] LayerId::6 widthSet size::1
[10/03 14:11:22    475s] eee: pegSigSF::1.070000
[10/03 14:11:22    475s] Initializing multi-corner resistance tables ...
[10/03 14:11:22    475s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:22    475s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:22    475s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:22    475s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:22    475s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:22    475s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:22    475s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:22    475s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4313.1M)
[10/03 14:11:23    476s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:11:23    476s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4361.1M)
[10/03 14:11:23    476s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4365.1M)
[10/03 14:11:23    476s] Number of Extracted Resistors     : 136783
[10/03 14:11:23    476s] Number of Extracted Ground Cap.   : 143971
[10/03 14:11:23    476s] Number of Extracted Coupling Cap. : 269860
[10/03 14:11:23    476s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4333.121M)
[10/03 14:11:23    476s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:11:23    476s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4333.1M)
[10/03 14:11:23    476s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:11:24    476s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4333.121M)
[10/03 14:11:24    476s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4333.121M)
[10/03 14:11:24    476s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4333.121M)
[10/03 14:11:24    476s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:11:24    477s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4333.121M)
[10/03 14:11:24    477s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=4333.121M)
[10/03 14:11:24    477s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4333.121M)
[10/03 14:11:25    477s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4315.395M)
[10/03 14:11:25    477s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4315.4M)
[10/03 14:11:25    477s] 
[10/03 14:11:25    477s] Trim Metal Layers:
[10/03 14:11:25    477s] LayerId::1 widthSet size::1
[10/03 14:11:25    477s] LayerId::2 widthSet size::1
[10/03 14:11:25    477s] LayerId::3 widthSet size::1
[10/03 14:11:25    477s] LayerId::4 widthSet size::1
[10/03 14:11:25    477s] LayerId::5 widthSet size::1
[10/03 14:11:25    477s] LayerId::6 widthSet size::1
[10/03 14:11:25    477s] eee: pegSigSF::1.070000
[10/03 14:11:25    477s] Initializing multi-corner resistance tables ...
[10/03 14:11:25    477s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:25    477s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:25    477s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:25    477s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:25    477s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:25    477s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:25    477s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:25    477s] *** BuildHoldData #8 [begin] : totSession cpu/real = 0:07:57.7/0:07:20.7 (1.1), mem = 4344.0M
[10/03 14:11:25    477s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:11:25    477s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:11:25    478s] Starting delay calculation for Hold views
[10/03 14:11:25    478s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:25    478s] #################################################################################
[10/03 14:11:25    478s] # Design Stage: PostRoute
[10/03 14:11:25    478s] # Design Name: top
[10/03 14:11:25    478s] # Design Mode: 45nm
[10/03 14:11:25    478s] # Analysis Mode: MMMC OCV 
[10/03 14:11:25    478s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:25    478s] # Signoff Settings: SI Off 
[10/03 14:11:25    478s] #################################################################################
[10/03 14:11:25    478s] Topological Sorting (REAL = 0:00:00.0, MEM = 4342.0M, InitMEM = 4342.0M)
[10/03 14:11:25    478s] Calculate late delays in OCV mode...
[10/03 14:11:25    478s] Calculate early delays in OCV mode...
[10/03 14:11:25    478s] Start delay calculation (fullDC) (8 T). (MEM=4342.01)
[10/03 14:11:25    478s] End AAE Lib Interpolated Model. (MEM=4361.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:25    480s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:25    480s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:25    480s] Total number of fetched objects 7470
[10/03 14:11:25    480s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:11:25    480s] End delay calculation. (MEM=4692.21 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:11:25    480s] End delay calculation (fullDC). (MEM=4692.21 CPU=0:00:01.8 REAL=0:00:00.0)
[10/03 14:11:25    480s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 4692.2M) ***
[10/03 14:11:25    480s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:08:00 mem=4692.2M)
[10/03 14:11:25    480s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:00.0 totSessionCpu=0:08:00 mem=4692.2M ***
[10/03 14:11:26    480s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:11:26    480s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:11:26    481s] Starting delay calculation for Setup views
[10/03 14:11:26    481s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:26    481s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:11:26    481s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:11:26    481s] #################################################################################
[10/03 14:11:26    481s] # Design Stage: PostRoute
[10/03 14:11:26    481s] # Design Name: top
[10/03 14:11:26    481s] # Design Mode: 45nm
[10/03 14:11:26    481s] # Analysis Mode: MMMC OCV 
[10/03 14:11:26    481s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:26    481s] # Signoff Settings: SI On 
[10/03 14:11:26    481s] #################################################################################
[10/03 14:11:26    481s] Topological Sorting (REAL = 0:00:00.0, MEM = 4703.0M, InitMEM = 4703.0M)
[10/03 14:11:26    481s] Setting infinite Tws ...
[10/03 14:11:26    481s] First Iteration Infinite Tw... 
[10/03 14:11:26    481s] Calculate early delays in OCV mode...
[10/03 14:11:26    481s] Calculate late delays in OCV mode...
[10/03 14:11:26    481s] Start delay calculation (fullDC) (8 T). (MEM=4703.01)
[10/03 14:11:26    481s] End AAE Lib Interpolated Model. (MEM=4714.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:27    484s] Total number of fetched objects 7470
[10/03 14:11:27    484s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:11:27    484s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:11:27    484s] End delay calculation. (MEM=4684.09 CPU=0:00:03.0 REAL=0:00:01.0)
[10/03 14:11:27    484s] End delay calculation (fullDC). (MEM=4684.09 CPU=0:00:03.2 REAL=0:00:01.0)
[10/03 14:11:27    484s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 4684.1M) ***
[10/03 14:11:27    485s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4684.1M)
[10/03 14:11:27    485s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:11:27    485s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4684.1M)
[10/03 14:11:27    485s] 
[10/03 14:11:27    485s] Executing IPO callback for view pruning ..
[10/03 14:11:27    485s] Starting SI iteration 2
[10/03 14:11:27    485s] Calculate early delays in OCV mode...
[10/03 14:11:27    485s] Calculate late delays in OCV mode...
[10/03 14:11:27    485s] Start delay calculation (fullDC) (8 T). (MEM=4342.21)
[10/03 14:11:27    485s] End AAE Lib Interpolated Model. (MEM=4342.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:27    486s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:27    486s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:27    486s] Total number of fetched objects 7470
[10/03 14:11:27    486s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:11:27    486s] End delay calculation. (MEM=4701.71 CPU=0:00:00.9 REAL=0:00:00.0)
[10/03 14:11:27    486s] End delay calculation (fullDC). (MEM=4701.71 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:11:27    486s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4701.7M) ***
[10/03 14:11:27    486s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:01.0 totSessionCpu=0:08:07 mem=4699.7M)
[10/03 14:11:27    486s] End AAE Lib Interpolated Model. (MEM=4699.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:27    486s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4699.7M, EPOCH TIME: 1696313487.759130
[10/03 14:11:27    486s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:4731.7M, EPOCH TIME: 1696313487.771740
[10/03 14:11:27    487s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #8 [finish] : cpu/real = 0:00:09.5/0:00:02.7 (3.5), totSession cpu/real = 0:08:07.1/0:07:23.5 (1.1), mem = 4730.2M
[10/03 14:11:27    487s] 
[10/03 14:11:27    487s] =============================================================================================
[10/03 14:11:27    487s]  Step TAT Report for BuildHoldData #8                                           21.13-s100_1
[10/03 14:11:27    487s] =============================================================================================
[10/03 14:11:27    487s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:27    487s] ---------------------------------------------------------------------------------------------
[10/03 14:11:27    487s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:27    487s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.2
[10/03 14:11:27    487s] [ DrvReport              ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.2    2.8
[10/03 14:11:27    487s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:27    487s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:27    487s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:27    487s] [ TimingUpdate           ]      3   0:00:00.2  (   6.0 % )     0:00:01.9 /  0:00:07.8    4.1
[10/03 14:11:27    487s] [ FullDelayCalc          ]      2   0:00:01.8  (  64.2 % )     0:00:01.8 /  0:00:07.2    4.1
[10/03 14:11:27    487s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.9
[10/03 14:11:27    487s] [ MISC                   ]          0:00:00.6  (  22.5 % )     0:00:00.6 /  0:00:01.3    2.0
[10/03 14:11:27    487s] ---------------------------------------------------------------------------------------------
[10/03 14:11:27    487s]  BuildHoldData #8 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:09.5    3.5
[10/03 14:11:27    487s] ---------------------------------------------------------------------------------------------
[10/03 14:11:27    487s] 
[10/03 14:11:27    487s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2736.9M, totSessionCpu=0:08:07 **
[10/03 14:11:27    487s] OPTC: m1 20.0 20.0
[10/03 14:11:27    487s] Setting latch borrow mode to budget during optimization.
[10/03 14:11:27    487s] **INFO: flowCheckPoint #51 OptimizationPass1
[10/03 14:11:27    487s] Glitch fixing enabled
[10/03 14:11:27    487s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:27    487s] **INFO: Start fixing DRV (Mem = 4363.71M) ...
[10/03 14:11:27    487s] Begin: GigaOpt DRV Optimization
[10/03 14:11:27    487s] Glitch fixing enabled
[10/03 14:11:27    487s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:11:27    487s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:08:07.5/0:07:23.6 (1.1), mem = 4363.7M
[10/03 14:11:27    487s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:27    487s] End AAE Lib Interpolated Model. (MEM=4363.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:27    487s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.21
[10/03 14:11:27    487s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:27    487s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=4363.7M
[10/03 14:11:27    487s] OPERPROF: Starting DPlace-Init at level 1, MEM:4363.7M, EPOCH TIME: 1696313487.994672
[10/03 14:11:27    487s] z: 2, totalTracks: 1
[10/03 14:11:27    487s] z: 4, totalTracks: 1
[10/03 14:11:27    487s] z: 6, totalTracks: 1
[10/03 14:11:27    487s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:28    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4363.7M, EPOCH TIME: 1696313488.001130
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:28    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4395.7M, EPOCH TIME: 1696313488.013067
[10/03 14:11:28    487s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4395.7M, EPOCH TIME: 1696313488.013140
[10/03 14:11:28    487s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:4395.7M, EPOCH TIME: 1696313488.015064
[10/03 14:11:28    487s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4395.7MB).
[10/03 14:11:28    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:4395.7M, EPOCH TIME: 1696313488.016839
[10/03 14:11:28    487s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:28    487s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=4395.7M
[10/03 14:11:28    487s] #optDebug: Start CG creation (mem=4395.7M)
[10/03 14:11:28    487s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:11:28    487s] (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgPrt (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgEgp (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgPbk (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgNrb(cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgObs (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgCon (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s]  ...processing cgPdm (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4506.7M)
[10/03 14:11:28    487s] ### Creating RouteCongInterface, started
[10/03 14:11:28    487s] ### Creating LA Mngr. totSessionCpu=0:08:08 mem=4506.7M
[10/03 14:11:28    487s] ### Creating LA Mngr, finished. totSessionCpu=0:08:08 mem=4506.7M
[10/03 14:11:28    487s] ### Creating RouteCongInterface, finished
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s] Creating Lib Analyzer ...
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:28    487s] Summary for sequential cells identification: 
[10/03 14:11:28    487s]   Identified SBFF number: 16
[10/03 14:11:28    487s]   Identified MBFF number: 0
[10/03 14:11:28    487s]   Identified SB Latch number: 0
[10/03 14:11:28    487s]   Identified MB Latch number: 0
[10/03 14:11:28    487s]   Not identified SBFF number: 0
[10/03 14:11:28    487s]   Not identified MBFF number: 0
[10/03 14:11:28    487s]   Not identified SB Latch number: 0
[10/03 14:11:28    487s]   Not identified MB Latch number: 0
[10/03 14:11:28    487s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:28    487s]  Visiting view : generic_view
[10/03 14:11:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:28    487s]  Visiting view : generic_view
[10/03 14:11:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:28    487s] TLC MultiMap info (StdDelay):
[10/03 14:11:28    487s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:28    487s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:28    487s]  Setting StdDelay to: 33.1ps
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:28    487s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:28    487s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:28    487s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:28    487s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:28    487s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:28    487s] 
[10/03 14:11:28    487s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:28    487s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:08 mem=4506.7M
[10/03 14:11:28    487s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:08 mem=4506.7M
[10/03 14:11:28    487s] Creating Lib Analyzer, finished. 
[10/03 14:11:28    488s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:11:28    488s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4848.2M, EPOCH TIME: 1696313488.482996
[10/03 14:11:28    488s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4848.2M, EPOCH TIME: 1696313488.483202
[10/03 14:11:28    488s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:28    488s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:28    488s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:28    488s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:11:28    488s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:28    488s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:11:28    488s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:28    488s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:11:28    488s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:11:28    488s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:11:28    488s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:11:28    488s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:11:28    488s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:11:28    488s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:11:28    488s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4883.8M|
[10/03 14:11:28    488s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] ###############################################################################
[10/03 14:11:28    488s] #
[10/03 14:11:28    488s] #  Large fanout net report:  
[10/03 14:11:28    488s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:11:28    488s] #     - current density: 100.00
[10/03 14:11:28    488s] #
[10/03 14:11:28    488s] #  List of high fanout nets:
[10/03 14:11:28    488s] #
[10/03 14:11:28    488s] ###############################################################################
[10/03 14:11:28    488s] Bottom Preferred Layer:
[10/03 14:11:28    488s]     None
[10/03 14:11:28    488s] Via Pillar Rule:
[10/03 14:11:28    488s]     None
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] =======================================================================
[10/03 14:11:28    488s]                 Reasons for remaining drv violations
[10/03 14:11:28    488s] =======================================================================
[10/03 14:11:28    488s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] MultiBuffering failure reasons
[10/03 14:11:28    488s] ------------------------------------------------
[10/03 14:11:28    488s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4883.8M) ***
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] Begin: glitch net info
[10/03 14:11:28    488s] glitch slack range: number of glitch nets
[10/03 14:11:28    488s] glitch slack < -0.32 : 0
[10/03 14:11:28    488s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:11:28    488s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:11:28    488s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:11:28    488s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:11:28    488s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:11:28    488s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:11:28    488s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:11:28    488s] -0.04 < glitch slack : 0
[10/03 14:11:28    488s] End: glitch net info
[10/03 14:11:28    488s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:28    488s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4674.4M, EPOCH TIME: 1696313488.743407
[10/03 14:11:28    488s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.018, MEM:4483.1M, EPOCH TIME: 1696313488.761842
[10/03 14:11:28    488s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:28    488s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.21
[10/03 14:11:28    488s] *** DrvOpt #8 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:08:08.5/0:07:24.4 (1.1), mem = 4483.1M
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] =============================================================================================
[10/03 14:11:28    488s]  Step TAT Report for DrvOpt #8                                                  21.13-s100_1
[10/03 14:11:28    488s] =============================================================================================
[10/03 14:11:28    488s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:28    488s] ---------------------------------------------------------------------------------------------
[10/03 14:11:28    488s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:11:28    488s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:28    488s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:11:28    488s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:11:28    488s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:28    488s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:28    488s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ OptEval                ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:28    488s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    6.2
[10/03 14:11:28    488s] [ DrvComputeSummary      ]      2   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:28    488s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:28    488s] [ MISC                   ]          0:00:00.2  (  24.0 % )     0:00:00.2 /  0:00:00.2    1.2
[10/03 14:11:28    488s] ---------------------------------------------------------------------------------------------
[10/03 14:11:28    488s]  DrvOpt #8 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:11:28    488s] ---------------------------------------------------------------------------------------------
[10/03 14:11:28    488s] 
[10/03 14:11:28    488s] drv optimizer changes nothing and skips refinePlace
[10/03 14:11:28    488s] End: GigaOpt DRV Optimization
[10/03 14:11:28    488s] **optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2806.0M, totSessionCpu=0:08:09 **
[10/03 14:11:28    488s] *info:
[10/03 14:11:28    488s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4483.12M).
[10/03 14:11:28    488s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4483.1M, EPOCH TIME: 1696313488.772101
[10/03 14:11:28    488s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:4475.9M, EPOCH TIME: 1696313488.786974
[10/03 14:11:28    488s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4483.1M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2805.1M, totSessionCpu=0:08:09 **
[10/03 14:11:28    488s]   DRV Snapshot: (REF)
[10/03 14:11:28    488s]          Tran DRV: 1 (1)
[10/03 14:11:28    488s]           Cap DRV: 0 (0)
[10/03 14:11:28    488s]        Fanout DRV: 0 (0)
[10/03 14:11:28    488s]            Glitch: 0 (0)
[10/03 14:11:28    488s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:11:28    488s] *** Check timing (0:00:00.0)
[10/03 14:11:28    488s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:28    488s] Deleting Lib Analyzer.
[10/03 14:11:28    488s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:11:28    488s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:11:28    488s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:28    488s] End AAE Lib Interpolated Model. (MEM=4648.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:28    488s] *** WnsOpt #8 [begin] : totSession cpu/real = 0:08:09.0/0:07:24.6 (1.1), mem = 4648.1M
[10/03 14:11:28    488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.22
[10/03 14:11:28    488s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:28    488s] ### Creating PhyDesignMc. totSessionCpu=0:08:09 mem=4648.1M
[10/03 14:11:28    488s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:28    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:4648.1M, EPOCH TIME: 1696313488.965242
[10/03 14:11:28    488s] z: 2, totalTracks: 1
[10/03 14:11:28    488s] z: 4, totalTracks: 1
[10/03 14:11:28    488s] z: 6, totalTracks: 1
[10/03 14:11:28    488s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:28    489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4648.1M, EPOCH TIME: 1696313488.971502
[10/03 14:11:28    489s] 
[10/03 14:11:28    489s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:28    489s] 
[10/03 14:11:28    489s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:28    489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4649.6M, EPOCH TIME: 1696313488.983502
[10/03 14:11:28    489s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4649.6M, EPOCH TIME: 1696313488.983575
[10/03 14:11:28    489s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:4649.6M, EPOCH TIME: 1696313488.985696
[10/03 14:11:28    489s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4649.6MB).
[10/03 14:11:28    489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:4649.6M, EPOCH TIME: 1696313488.987605
[10/03 14:11:29    489s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:29    489s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:09 mem=4649.6M
[10/03 14:11:29    489s] ### Creating RouteCongInterface, started
[10/03 14:11:29    489s] ### Creating RouteCongInterface, finished
[10/03 14:11:29    489s] 
[10/03 14:11:29    489s] Creating Lib Analyzer ...
[10/03 14:11:29    489s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:29    489s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:29    489s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:29    489s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:29    489s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:29    489s] 
[10/03 14:11:29    489s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:29    489s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:09 mem=4649.6M
[10/03 14:11:29    489s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:09 mem=4649.6M
[10/03 14:11:29    489s] Creating Lib Analyzer, finished. 
[10/03 14:11:29    489s] *info: 19 clock nets excluded
[10/03 14:11:29    489s] *info: 64 no-driver nets excluded.
[10/03 14:11:29    489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.14
[10/03 14:11:29    489s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:11:29    489s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:29    489s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:29    489s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:29    489s] Optimizer WNS Pass 0
[10/03 14:11:29    489s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:29    489s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4900.7M, EPOCH TIME: 1696313489.689650
[10/03 14:11:29    489s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4900.7M, EPOCH TIME: 1696313489.689838
[10/03 14:11:29    489s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:11:29    489s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:11:29    489s] Active Path Group: reg2reg  
[10/03 14:11:29    489s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:29    489s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:29    489s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:29    489s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4901.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:30    491s] Starting generalSmallTnsOpt
[10/03 14:11:30    491s] Ending generalSmallTnsOpt End
[10/03 14:11:30    491s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:30    491s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:30    491s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:30    491s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:30    491s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:30    491s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:30    493s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:30    493s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5361.7M) ***
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5361.7M) ***
[10/03 14:11:30    493s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:30    493s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:30    493s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:11:30    493s] Re Calculate Delays on 0 Nets
[10/03 14:11:30    493s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:30    493s] Bottom Preferred Layer:
[10/03 14:11:30    493s]     None
[10/03 14:11:30    493s] Via Pillar Rule:
[10/03 14:11:30    493s]     None
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] *** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=5361.7M) ***
[10/03 14:11:30    493s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.14
[10/03 14:11:30    493s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:30    493s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5152.3M, EPOCH TIME: 1696313490.787839
[10/03 14:11:30    493s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.055, MEM:4552.0M, EPOCH TIME: 1696313490.842653
[10/03 14:11:30    493s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:30    493s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.22
[10/03 14:11:30    493s] *** WnsOpt #8 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:08:13.2/0:07:26.4 (1.1), mem = 4552.0M
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] =============================================================================================
[10/03 14:11:30    493s]  Step TAT Report for WnsOpt #8                                                  21.13-s100_1
[10/03 14:11:30    493s] =============================================================================================
[10/03 14:11:30    493s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:30    493s] ---------------------------------------------------------------------------------------------
[10/03 14:11:30    493s] [ SkewClock              ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:11:30    493s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:11:30    493s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:30    493s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:30    493s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:30    493s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ TransformInit          ]      1   0:00:00.3  (  13.5 % )     0:00:00.5 /  0:00:00.5    1.0
[10/03 14:11:30    493s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:11:30    493s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:01.0 /  0:00:03.1    3.1
[10/03 14:11:30    493s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.4
[10/03 14:11:30    493s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.8 % )     0:00:00.9 /  0:00:02.9    3.4
[10/03 14:11:30    493s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ OptEval                ]      6   0:00:00.7  (  39.1 % )     0:00:00.7 /  0:00:02.6    3.6
[10/03 14:11:30    493s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:11:30    493s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:30    493s] [ MISC                   ]          0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:11:30    493s] ---------------------------------------------------------------------------------------------
[10/03 14:11:30    493s]  WnsOpt #8 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:11:30    493s] ---------------------------------------------------------------------------------------------
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:11:30    493s] End: GigaOpt Optimization in WNS mode
[10/03 14:11:30    493s] Skipping post route harden opt
[10/03 14:11:30    493s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:30    493s] Deleting Lib Analyzer.
[10/03 14:11:30    493s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:11:30    493s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:11:30    493s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:30    493s] End AAE Lib Interpolated Model. (MEM=4552.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:30    493s] *** TnsOpt #7 [begin] : totSession cpu/real = 0:08:13.2/0:07:26.5 (1.1), mem = 4552.0M
[10/03 14:11:30    493s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.23
[10/03 14:11:30    493s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:30    493s] ### Creating PhyDesignMc. totSessionCpu=0:08:13 mem=4552.0M
[10/03 14:11:30    493s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:30    493s] OPERPROF: Starting DPlace-Init at level 1, MEM:4552.0M, EPOCH TIME: 1696313490.869873
[10/03 14:11:30    493s] z: 2, totalTracks: 1
[10/03 14:11:30    493s] z: 4, totalTracks: 1
[10/03 14:11:30    493s] z: 6, totalTracks: 1
[10/03 14:11:30    493s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:30    493s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4552.0M, EPOCH TIME: 1696313490.876456
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:30    493s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:4544.7M, EPOCH TIME: 1696313490.891449
[10/03 14:11:30    493s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4544.7M, EPOCH TIME: 1696313490.891524
[10/03 14:11:30    493s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4544.7M, EPOCH TIME: 1696313490.893408
[10/03 14:11:30    493s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4544.7MB).
[10/03 14:11:30    493s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:4544.7M, EPOCH TIME: 1696313490.895289
[10/03 14:11:30    493s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:30    493s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:13 mem=4544.8M
[10/03 14:11:30    493s] ### Creating RouteCongInterface, started
[10/03 14:11:30    493s] ### Creating RouteCongInterface, finished
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] Creating Lib Analyzer ...
[10/03 14:11:30    493s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:30    493s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:30    493s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:30    493s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:30    493s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:30    493s] 
[10/03 14:11:30    493s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:31    493s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:14 mem=4546.8M
[10/03 14:11:31    493s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:14 mem=4546.8M
[10/03 14:11:31    493s] Creating Lib Analyzer, finished. 
[10/03 14:11:31    493s] *info: 19 clock nets excluded
[10/03 14:11:31    493s] *info: 64 no-driver nets excluded.
[10/03 14:11:31    493s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.15
[10/03 14:11:31    493s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:11:31    493s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:31    493s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:31    493s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:31    493s] Optimizer TNS Opt
[10/03 14:11:31    493s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:31    493s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4926.4M, EPOCH TIME: 1696313491.391404
[10/03 14:11:31    493s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4926.4M, EPOCH TIME: 1696313491.391592
[10/03 14:11:31    493s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:11:31    494s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:11:31    494s] Active Path Group: reg2reg  
[10/03 14:11:31    494s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:31    494s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:31    494s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:31    494s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4926.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:31    494s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5056.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:31    494s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5056.6M) ***
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5056.6M) ***
[10/03 14:11:31    494s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:31    494s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:11:31    494s] Re Calculate Delays on 0 Nets
[10/03 14:11:31    494s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:31    494s] Bottom Preferred Layer:
[10/03 14:11:31    494s]     None
[10/03 14:11:31    494s] Via Pillar Rule:
[10/03 14:11:31    494s]     None
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=5056.7M) ***
[10/03 14:11:31    494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.15
[10/03 14:11:31    494s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:31    494s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4847.2M, EPOCH TIME: 1696313491.590978
[10/03 14:11:31    494s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.019, MEM:4566.9M, EPOCH TIME: 1696313491.609768
[10/03 14:11:31    494s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:31    494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.23
[10/03 14:11:31    494s] *** TnsOpt #7 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.6), totSession cpu/real = 0:08:14.4/0:07:27.2 (1.1), mem = 4566.9M
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] =============================================================================================
[10/03 14:11:31    494s]  Step TAT Report for TnsOpt #7                                                  21.13-s100_1
[10/03 14:11:31    494s] =============================================================================================
[10/03 14:11:31    494s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:31    494s] ---------------------------------------------------------------------------------------------
[10/03 14:11:31    494s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:11:31    494s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.9 % )     0:00:00.2 /  0:00:00.3    1.2
[10/03 14:11:31    494s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:31    494s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:31    494s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ TransformInit          ]      1   0:00:00.2  (  24.3 % )     0:00:00.4 /  0:00:00.4    1.1
[10/03 14:11:31    494s] [ OptimizationStep       ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:11:31    494s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:11:31    494s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ OptEval                ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.2    3.3
[10/03 14:11:31    494s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:31    494s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:11:31    494s] [ MISC                   ]          0:00:00.1  (  14.6 % )     0:00:00.1 /  0:00:00.3    2.5
[10/03 14:11:31    494s] ---------------------------------------------------------------------------------------------
[10/03 14:11:31    494s]  TnsOpt #7 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.6
[10/03 14:11:31    494s] ---------------------------------------------------------------------------------------------
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:11:31    494s] End: GigaOpt Optimization in TNS mode
[10/03 14:11:31    494s]   Timing Snapshot: (REF)
[10/03 14:11:31    494s]      Weighted WNS: -0.010
[10/03 14:11:31    494s]       All  PG WNS: -0.010
[10/03 14:11:31    494s]       High PG WNS: -0.010
[10/03 14:11:31    494s]       All  PG TNS: -0.026
[10/03 14:11:31    494s]       High PG TNS: -0.026
[10/03 14:11:31    494s]       Low  PG TNS: 0.000
[10/03 14:11:31    494s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] **INFO: flowCheckPoint #52 OptimizationPreEco
[10/03 14:11:31    494s] Running postRoute recovery in preEcoRoute mode
[10/03 14:11:31    494s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2856.8M, totSessionCpu=0:08:14 **
[10/03 14:11:31    494s]   DRV Snapshot: (TGT)
[10/03 14:11:31    494s]          Tran DRV: 1 (1)
[10/03 14:11:31    494s]           Cap DRV: 0 (0)
[10/03 14:11:31    494s]        Fanout DRV: 0 (0)
[10/03 14:11:31    494s]            Glitch: 0 (0)
[10/03 14:11:31    494s] Checking DRV degradation...
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Recovery Manager:
[10/03 14:11:31    494s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:11:31    494s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:31    494s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:31    494s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:11:31    494s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4558.89M, totSessionCpu=0:08:15).
[10/03 14:11:31    494s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2855.6M, totSessionCpu=0:08:15 **
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s]   DRV Snapshot: (REF)
[10/03 14:11:31    494s]          Tran DRV: 1 (1)
[10/03 14:11:31    494s]           Cap DRV: 0 (0)
[10/03 14:11:31    494s]        Fanout DRV: 0 (0)
[10/03 14:11:31    494s]            Glitch: 0 (0)
[10/03 14:11:31    494s] Skipping post route harden opt
[10/03 14:11:31    494s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:11:31    494s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=4730.6M
[10/03 14:11:31    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=4730.6M
[10/03 14:11:31    494s] Default Rule : ""
[10/03 14:11:31    494s] Non Default Rules :
[10/03 14:11:31    494s] Worst Slack : -0.010 ns
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Start Layer Assignment ...
[10/03 14:11:31    494s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Select 0 cadidates out of 7264.
[10/03 14:11:31    494s] No critical nets selected. Skipped !
[10/03 14:11:31    494s] GigaOpt: setting up router preferences
[10/03 14:11:31    494s] GigaOpt: 0 nets assigned router directives
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Start Assign Priority Nets ...
[10/03 14:11:31    494s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:11:31    494s] Existing Priority Nets 0 (0.0%)
[10/03 14:11:31    494s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Set Prefer Layer Routing Effort ...
[10/03 14:11:31    494s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=4730.6M
[10/03 14:11:31    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=4730.6M
[10/03 14:11:31    494s] #optDebug: Start CG creation (mem=4730.6M)
[10/03 14:11:31    494s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:11:31    494s] (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgPrt (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgEgp (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgPbk (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgNrb(cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgObs (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgCon (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s]  ...processing cgPdm (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4774.3M)
[10/03 14:11:31    494s] Default Rule : ""
[10/03 14:11:31    494s] Non Default Rules :
[10/03 14:11:31    494s] Worst Slack : -0.010 ns
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Start Layer Assignment ...
[10/03 14:11:31    494s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Select 0 cadidates out of 7264.
[10/03 14:11:31    494s] No critical nets selected. Skipped !
[10/03 14:11:31    494s] GigaOpt: setting up router preferences
[10/03 14:11:31    494s] GigaOpt: 0 nets assigned router directives
[10/03 14:11:31    494s] 
[10/03 14:11:31    494s] Start Assign Priority Nets ...
[10/03 14:11:31    494s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:11:31    494s] Existing Priority Nets 0 (0.0%)
[10/03 14:11:31    494s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:11:31    494s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=4774.3M
[10/03 14:11:31    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=4774.3M
[10/03 14:11:31    494s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4774.3M, EPOCH TIME: 1696313491.966233
[10/03 14:11:31    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4775.8M, EPOCH TIME: 1696313491.980885
[10/03 14:11:32    495s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:32    495s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2798.5M, totSessionCpu=0:08:15 **
[10/03 14:11:32    495s] **INFO: flowCheckPoint #53 GlobalDetailRoute
[10/03 14:11:32    495s] -routeWithEco false                       # bool, default=false
[10/03 14:11:32    495s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:11:32    495s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:11:32    495s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:11:32    495s] Existing Dirty Nets : 0
[10/03 14:11:32    495s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:11:32    495s] Reset Dirty Nets : 0
[10/03 14:11:32    495s] *** EcoRoute #8 [begin] : totSession cpu/real = 0:08:15.3/0:07:27.7 (1.1), mem = 4493.8M
[10/03 14:11:32    495s] 
[10/03 14:11:32    495s] globalDetailRoute
[10/03 14:11:32    495s] 
[10/03 14:11:32    495s] #Start globalDetailRoute on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    495s] #
[10/03 14:11:32    495s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:11:32    495s] ### Time Record (Pre Callback) is installed.
[10/03 14:11:32    495s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 4518.832M)
[10/03 14:11:32    495s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:11:32    495s] ### Time Record (DB Import) is installed.
[10/03 14:11:32    495s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:11:32    495s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:11:32    495s] ### Net info: total nets: 7264
[10/03 14:11:32    495s] ### Net info: dirty nets: 0
[10/03 14:11:32    495s] ### Net info: marked as disconnected nets: 0
[10/03 14:11:32    495s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:11:32    495s] #num needed restored net=0
[10/03 14:11:32    495s] #need_extraction net=0 (total=7264)
[10/03 14:11:32    495s] ### Net info: fully routed nets: 7198
[10/03 14:11:32    495s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:11:32    495s] ### Net info: unrouted nets: 0
[10/03 14:11:32    495s] ### Net info: re-extraction nets: 0
[10/03 14:11:32    495s] ### Net info: ignored nets: 0
[10/03 14:11:32    495s] ### Net info: skip routing nets: 0
[10/03 14:11:32    495s] ### import design signature (164): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:11:32    495s] ### Time Record (DB Import) is uninstalled.
[10/03 14:11:32    495s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:11:32    495s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:11:32    495s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:11:32    495s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:11:32    495s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:11:32    495s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:11:32    495s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:11:32    495s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:11:32    495s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:11:32    495s] #
[10/03 14:11:32    495s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:11:32    495s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:32    495s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:11:32    495s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:11:32    495s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:11:32    495s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:11:32    495s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:11:32    495s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:11:32    495s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:11:32    495s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:11:32    495s] #
[10/03 14:11:32    495s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:32    495s] ### Time Record (Global Routing) is installed.
[10/03 14:11:32    495s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:11:32    495s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:11:32    495s] #Total number of routable nets = 7198.
[10/03 14:11:32    495s] #Total number of nets in the design = 7264.
[10/03 14:11:32    495s] #7198 routable nets have routed wires.
[10/03 14:11:32    495s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:11:32    495s] #No nets have been global routed.
[10/03 14:11:32    495s] #Using multithreading with 8 threads.
[10/03 14:11:32    495s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:32    495s] #Start routing data preparation on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    495s] #
[10/03 14:11:32    495s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:11:32    495s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:11:32    495s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:11:32    495s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:11:32    495s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:11:32    495s] #Build and mark too close pins for the same net.
[10/03 14:11:32    495s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:11:32    495s] #Initial pin access analysis.
[10/03 14:11:32    495s] #Detail pin access analysis.
[10/03 14:11:32    495s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:11:32    495s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:11:32    495s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:11:32    495s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:11:32    495s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:32    495s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:32    495s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:11:32    495s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:11:32    495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2797.47 (MB), peak = 3263.96 (MB)
[10/03 14:11:32    496s] #Regenerating Ggrids automatically.
[10/03 14:11:32    496s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:11:32    496s] #Using automatically generated G-grids.
[10/03 14:11:32    496s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:11:32    496s] #Done routing data preparation.
[10/03 14:11:32    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2800.18 (MB), peak = 3263.96 (MB)
[10/03 14:11:32    496s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Finished routing data preparation on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Cpu time = 00:00:00
[10/03 14:11:32    496s] #Elapsed time = 00:00:00
[10/03 14:11:32    496s] #Increased memory = 6.90 (MB)
[10/03 14:11:32    496s] #Total memory = 2800.18 (MB)
[10/03 14:11:32    496s] #Peak memory = 3263.96 (MB)
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:32    496s] ### Time Record (Global Routing) is installed.
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start global routing on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start global routing initialization on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:11:32    496s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:11:32    496s] ### Time Record (Data Preparation) is installed.
[10/03 14:11:32    496s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:11:32    496s] ### track-assign external-init starts on Tue Oct  3 14:11:32 2023 with memory = 2800.18 (MB), peak = 3263.96 (MB)
[10/03 14:11:32    496s] ### Time Record (Track Assignment) is installed.
[10/03 14:11:32    496s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:11:32    496s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --2.23 [8]--
[10/03 14:11:32    496s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:11:32    496s] #Cpu time = 00:00:01
[10/03 14:11:32    496s] #Elapsed time = 00:00:00
[10/03 14:11:32    496s] #Increased memory = 6.96 (MB)
[10/03 14:11:32    496s] #Total memory = 2800.18 (MB)
[10/03 14:11:32    496s] #Peak memory = 3263.96 (MB)
[10/03 14:11:32    496s] #Using multithreading with 8 threads.
[10/03 14:11:32    496s] ### Time Record (Detail Routing) is installed.
[10/03 14:11:32    496s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start Detail Routing..
[10/03 14:11:32    496s] #start initial detail routing ...
[10/03 14:11:32    496s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:11:32    496s] ### Routing stats:
[10/03 14:11:32    496s] #   number of violations = 0
[10/03 14:11:32    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2800.66 (MB), peak = 3263.96 (MB)
[10/03 14:11:32    496s] #Complete Detail Routing.
[10/03 14:11:32    496s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:32    496s] #Total wire length = 104062 um.
[10/03 14:11:32    496s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:32    496s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:32    496s] #Total number of vias = 56978
[10/03 14:11:32    496s] #Up-Via Summary (total 56978):
[10/03 14:11:32    496s] #           
[10/03 14:11:32    496s] #-----------------------
[10/03 14:11:32    496s] # metal1          25313
[10/03 14:11:32    496s] # metal2          20887
[10/03 14:11:32    496s] # metal3           7589
[10/03 14:11:32    496s] # metal4           1959
[10/03 14:11:32    496s] # metal5           1230
[10/03 14:11:32    496s] #-----------------------
[10/03 14:11:32    496s] #                 56978 
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Total number of DRC violations = 0
[10/03 14:11:32    496s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:11:32    496s] #Cpu time = 00:00:00
[10/03 14:11:32    496s] #Elapsed time = 00:00:00
[10/03 14:11:32    496s] #Increased memory = 0.48 (MB)
[10/03 14:11:32    496s] #Total memory = 2800.66 (MB)
[10/03 14:11:32    496s] #Peak memory = 3263.96 (MB)
[10/03 14:11:32    496s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:11:32    496s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start Post Route wire spreading..
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start data preparation for wire spreading...
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Data preparation is done on Tue Oct  3 14:11:32 2023
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] ### track-assign engine-init starts on Tue Oct  3 14:11:32 2023 with memory = 2800.66 (MB), peak = 3263.96 (MB)
[10/03 14:11:32    496s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.17 [8]--
[10/03 14:11:32    496s] #
[10/03 14:11:32    496s] #Start Post Route Wire Spread.
[10/03 14:11:33    497s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:11:33    497s] #Complete Post Route Wire Spread.
[10/03 14:11:33    497s] #
[10/03 14:11:33    497s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:33    497s] #Total wire length = 104062 um.
[10/03 14:11:33    497s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:33    497s] #Total number of vias = 56978
[10/03 14:11:33    497s] #Up-Via Summary (total 56978):
[10/03 14:11:33    497s] #           
[10/03 14:11:33    497s] #-----------------------
[10/03 14:11:33    497s] # metal1          25313
[10/03 14:11:33    497s] # metal2          20887
[10/03 14:11:33    497s] # metal3           7589
[10/03 14:11:33    497s] # metal4           1959
[10/03 14:11:33    497s] # metal5           1230
[10/03 14:11:33    497s] #-----------------------
[10/03 14:11:33    497s] #                 56978 
[10/03 14:11:33    497s] #
[10/03 14:11:33    497s] #   number of violations = 0
[10/03 14:11:33    497s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2791.88 (MB), peak = 3263.96 (MB)
[10/03 14:11:33    497s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:11:33    497s] #Total number of DRC violations = 0
[10/03 14:11:33    497s] #Post Route wire spread is done.
[10/03 14:11:33    497s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:11:33    497s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:11:33    497s] #Total wire length = 104062 um.
[10/03 14:11:33    497s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:11:33    497s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:11:33    497s] #Total number of vias = 56978
[10/03 14:11:33    497s] #Up-Via Summary (total 56978):
[10/03 14:11:33    497s] #           
[10/03 14:11:33    497s] #-----------------------
[10/03 14:11:33    497s] # metal1          25313
[10/03 14:11:33    497s] # metal2          20887
[10/03 14:11:33    497s] # metal3           7589
[10/03 14:11:33    497s] # metal4           1959
[10/03 14:11:33    497s] # metal5           1230
[10/03 14:11:33    497s] #-----------------------
[10/03 14:11:33    497s] #                 56978 
[10/03 14:11:33    497s] #
[10/03 14:11:33    497s] #detailRoute Statistics:
[10/03 14:11:33    497s] #Cpu time = 00:00:01
[10/03 14:11:33    497s] #Elapsed time = 00:00:01
[10/03 14:11:33    497s] #Increased memory = -8.30 (MB)
[10/03 14:11:33    497s] #Total memory = 2791.88 (MB)
[10/03 14:11:33    497s] #Peak memory = 3263.96 (MB)
[10/03 14:11:33    497s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:11:33    497s] ### global_detail_route design signature (177): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:11:33    497s] ### Time Record (DB Export) is installed.
[10/03 14:11:33    497s] ### export design design signature (178): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:11:33    498s] #	no debugging net set
[10/03 14:11:33    498s] ### Time Record (DB Export) is uninstalled.
[10/03 14:11:33    498s] ### Time Record (Post Callback) is installed.
[10/03 14:11:33    498s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:11:33    498s] #
[10/03 14:11:33    498s] #globalDetailRoute statistics:
[10/03 14:11:33    498s] #Cpu time = 00:00:03
[10/03 14:11:33    498s] #Elapsed time = 00:00:01
[10/03 14:11:33    498s] #Increased memory = -10.18 (MB)
[10/03 14:11:33    498s] #Total memory = 2788.34 (MB)
[10/03 14:11:33    498s] #Peak memory = 3263.96 (MB)
[10/03 14:11:33    498s] #Number of warnings = 1
[10/03 14:11:33    498s] #Total number of warnings = 11
[10/03 14:11:33    498s] #Number of fails = 0
[10/03 14:11:33    498s] #Total number of fails = 0
[10/03 14:11:33    498s] #Complete globalDetailRoute on Tue Oct  3 14:11:33 2023
[10/03 14:11:33    498s] #
[10/03 14:11:33    498s] ### import design signature (179): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:11:33    498s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:11:33    498s] ### 
[10/03 14:11:33    498s] ###   Scalability Statistics
[10/03 14:11:33    498s] ### 
[10/03 14:11:33    498s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:33    498s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:11:33    498s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:33    498s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:11:33    498s] ###   Entire Command                |        00:00:03|        00:00:01|             2.1|
[10/03 14:11:33    498s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:11:33    498s] ### 
[10/03 14:11:33    498s] *** EcoRoute #8 [finish] : cpu/real = 0:00:02.8/0:00:01.3 (2.1), totSession cpu/real = 0:08:18.1/0:07:29.0 (1.1), mem = 4474.7M
[10/03 14:11:33    498s] 
[10/03 14:11:33    498s] =============================================================================================
[10/03 14:11:33    498s]  Step TAT Report for EcoRoute #8                                                21.13-s100_1
[10/03 14:11:33    498s] =============================================================================================
[10/03 14:11:33    498s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:33    498s] ---------------------------------------------------------------------------------------------
[10/03 14:11:33    498s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:33    498s] [ DetailRoute            ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.4    4.0
[10/03 14:11:33    498s] [ MISC                   ]          0:00:01.2  (  92.8 % )     0:00:01.2 /  0:00:02.4    2.0
[10/03 14:11:33    498s] ---------------------------------------------------------------------------------------------
[10/03 14:11:33    498s]  EcoRoute #8 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.8    2.1
[10/03 14:11:33    498s] ---------------------------------------------------------------------------------------------
[10/03 14:11:33    498s] 
[10/03 14:11:33    498s] **optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2782.6M, totSessionCpu=0:08:18 **
[10/03 14:11:33    498s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:11:33    498s] **INFO: flowCheckPoint #54 PostEcoSummary
[10/03 14:11:33    498s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:11:33    498s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:11:33    498s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:11:33    498s] RC Extraction called in multi-corner(1) mode.
[10/03 14:11:33    498s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:11:33    498s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:11:33    498s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:11:33    498s] * Layer Id             : 1 - M1
[10/03 14:11:33    498s]       Thickness        : 0.13
[10/03 14:11:33    498s]       Min Width        : 0.07
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] * Layer Id             : 2 - M2
[10/03 14:11:33    498s]       Thickness        : 0.14
[10/03 14:11:33    498s]       Min Width        : 0.07
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] * Layer Id             : 3 - M3
[10/03 14:11:33    498s]       Thickness        : 0.14
[10/03 14:11:33    498s]       Min Width        : 0.07
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] * Layer Id             : 4 - M4
[10/03 14:11:33    498s]       Thickness        : 0.28
[10/03 14:11:33    498s]       Min Width        : 0.14
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] * Layer Id             : 5 - M5
[10/03 14:11:33    498s]       Thickness        : 0.28
[10/03 14:11:33    498s]       Min Width        : 0.14
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] * Layer Id             : 6 - M6
[10/03 14:11:33    498s]       Thickness        : 0.28
[10/03 14:11:33    498s]       Min Width        : 0.14
[10/03 14:11:33    498s]       Layer Dielectric : 4.1
[10/03 14:11:33    498s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:11:33    498s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:11:33    498s]       RC Corner Indexes            0   
[10/03 14:11:33    498s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:11:33    498s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:11:33    498s] Resistance Scaling Factor    : 1.00000 
[10/03 14:11:33    498s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:11:33    498s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:11:33    498s] Shrink Factor                : 1.00000
[10/03 14:11:33    498s] 
[10/03 14:11:33    498s] Trim Metal Layers:
[10/03 14:11:33    498s] LayerId::1 widthSet size::1
[10/03 14:11:33    498s] LayerId::2 widthSet size::1
[10/03 14:11:33    498s] LayerId::3 widthSet size::1
[10/03 14:11:33    498s] LayerId::4 widthSet size::1
[10/03 14:11:33    498s] LayerId::5 widthSet size::1
[10/03 14:11:33    498s] LayerId::6 widthSet size::1
[10/03 14:11:33    498s] eee: pegSigSF::1.070000
[10/03 14:11:33    498s] Initializing multi-corner resistance tables ...
[10/03 14:11:33    498s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:33    498s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:33    498s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:33    498s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:33    498s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:33    498s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:33    498s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:33    498s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4474.7M)
[10/03 14:11:33    498s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:11:33    498s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 50.0019% (CPU Time= 0:00:00.4  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4510.7M)
[10/03 14:11:33    498s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4510.7M)
[10/03 14:11:34    498s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4510.7M)
[10/03 14:11:34    498s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4510.7M)
[10/03 14:11:34    498s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4514.7M)
[10/03 14:11:34    498s] Number of Extracted Resistors     : 136783
[10/03 14:11:34    498s] Number of Extracted Ground Cap.   : 143971
[10/03 14:11:34    498s] Number of Extracted Coupling Cap. : 269860
[10/03 14:11:34    498s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4498.723M)
[10/03 14:11:34    498s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:11:34    498s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4498.7M)
[10/03 14:11:34    498s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:11:34    499s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4502.723M)
[10/03 14:11:34    499s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4502.723M)
[10/03 14:11:34    499s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4502.723M)
[10/03 14:11:34    499s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:11:35    499s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4502.723M)
[10/03 14:11:35    499s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4502.723M)
[10/03 14:11:35    499s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4502.723M)
[10/03 14:11:35    499s] **optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2661.6M, totSessionCpu=0:08:20 **
[10/03 14:11:35    499s] Starting delay calculation for Setup views
[10/03 14:11:35    499s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:35    499s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:11:35    499s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:11:35    500s] #################################################################################
[10/03 14:11:35    500s] # Design Stage: PostRoute
[10/03 14:11:35    500s] # Design Name: top
[10/03 14:11:35    500s] # Design Mode: 45nm
[10/03 14:11:35    500s] # Analysis Mode: MMMC OCV 
[10/03 14:11:35    500s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:35    500s] # Signoff Settings: SI On 
[10/03 14:11:35    500s] #################################################################################
[10/03 14:11:36    500s] Topological Sorting (REAL = 0:00:01.0, MEM = 4458.4M, InitMEM = 4458.4M)
[10/03 14:11:36    500s] Setting infinite Tws ...
[10/03 14:11:36    500s] First Iteration Infinite Tw... 
[10/03 14:11:36    500s] Calculate early delays in OCV mode...
[10/03 14:11:36    500s] Calculate late delays in OCV mode...
[10/03 14:11:36    500s] Start delay calculation (fullDC) (8 T). (MEM=4458.4)
[10/03 14:11:36    500s] 
[10/03 14:11:36    500s] Trim Metal Layers:
[10/03 14:11:36    500s] LayerId::1 widthSet size::1
[10/03 14:11:36    500s] LayerId::2 widthSet size::1
[10/03 14:11:36    500s] LayerId::3 widthSet size::1
[10/03 14:11:36    500s] LayerId::4 widthSet size::1
[10/03 14:11:36    500s] LayerId::5 widthSet size::1
[10/03 14:11:36    500s] LayerId::6 widthSet size::1
[10/03 14:11:36    500s] eee: pegSigSF::1.070000
[10/03 14:11:36    500s] Initializing multi-corner resistance tables ...
[10/03 14:11:36    500s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:36    500s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:36    500s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:36    500s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:36    500s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:36    500s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:36    500s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:36    500s] End AAE Lib Interpolated Model. (MEM=4470.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:36    500s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4470.012M)
[10/03 14:11:36    500s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4472.0M)
[10/03 14:11:36    500s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:11:36    503s] Total number of fetched objects 7470
[10/03 14:11:36    503s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:11:36    503s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:11:36    503s] End delay calculation. (MEM=4783.93 CPU=0:00:03.1 REAL=0:00:00.0)
[10/03 14:11:36    503s] End delay calculation (fullDC). (MEM=4783.93 CPU=0:00:03.4 REAL=0:00:00.0)
[10/03 14:11:36    503s] *** CDM Built up (cpu=0:00:04.0  real=0:00:01.0  mem= 4783.9M) ***
[10/03 14:11:36    504s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4783.9M)
[10/03 14:11:36    504s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:11:36    504s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4783.9M)
[10/03 14:11:36    504s] Starting SI iteration 2
[10/03 14:11:36    504s] Calculate early delays in OCV mode...
[10/03 14:11:36    504s] Calculate late delays in OCV mode...
[10/03 14:11:36    504s] Start delay calculation (fullDC) (8 T). (MEM=4459.04)
[10/03 14:11:36    504s] End AAE Lib Interpolated Model. (MEM=4459.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:37    505s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:37    505s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:37    505s] Total number of fetched objects 7470
[10/03 14:11:37    505s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:11:37    505s] End delay calculation. (MEM=4807.54 CPU=0:00:00.9 REAL=0:00:01.0)
[10/03 14:11:37    505s] End delay calculation (fullDC). (MEM=4807.54 CPU=0:00:01.0 REAL=0:00:01.0)
[10/03 14:11:37    505s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4807.5M) ***
[10/03 14:11:37    506s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:08:26 mem=4805.5M)
[10/03 14:11:37    506s] End AAE Lib Interpolated Model. (MEM=4805.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:37    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4805.5M, EPOCH TIME: 1696313497.393830
[10/03 14:11:37    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:4837.6M, EPOCH TIME: 1696313497.406549
[10/03 14:11:37    506s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2795.1M, totSessionCpu=0:08:26 **
[10/03 14:11:37    506s] Executing marking Critical Nets1
[10/03 14:11:37    506s] **INFO: flowCheckPoint #55 OptimizationRecovery
[10/03 14:11:37    506s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:11:37    506s] *** Check timing (0:00:00.0)
[10/03 14:11:37    506s] VT info 0 0
[10/03 14:11:37    506s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:11:37    506s] Running postRoute recovery in postEcoRoute mode
[10/03 14:11:37    506s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2795.1M, totSessionCpu=0:08:26 **
[10/03 14:11:37    506s]   Timing/DRV Snapshot: (TGT)
[10/03 14:11:37    506s]      Weighted WNS: -0.010
[10/03 14:11:37    506s]       All  PG WNS: -0.010
[10/03 14:11:37    506s]       High PG WNS: -0.010
[10/03 14:11:37    506s]       All  PG TNS: -0.026
[10/03 14:11:37    506s]       High PG TNS: -0.026
[10/03 14:11:37    506s]       Low  PG TNS: 0.000
[10/03 14:11:37    506s]          Tran DRV: 1 (1)
[10/03 14:11:37    506s]           Cap DRV: 0 (0)
[10/03 14:11:37    506s]        Fanout DRV: 0 (0)
[10/03 14:11:37    506s]            Glitch: 0 (0)
[10/03 14:11:37    506s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] Checking setup slack degradation ...
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] Recovery Manager:
[10/03 14:11:37    506s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:11:37    506s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:11:37    506s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:11:37    506s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] Checking DRV degradation...
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] Recovery Manager:
[10/03 14:11:37    506s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:11:37    506s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:37    506s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:37    506s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:11:37    506s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4504.86M, totSessionCpu=0:08:27).
[10/03 14:11:37    506s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2795.2M, totSessionCpu=0:08:27 **
[10/03 14:11:37    506s] 
[10/03 14:11:37    506s] Latch borrow mode reset to max_borrow
[10/03 14:11:37    506s] **INFO: flowCheckPoint #56 FinalSummary
[10/03 14:11:37    506s] Reported timing to dir ./timingReports
[10/03 14:11:37    506s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2793.6M, totSessionCpu=0:08:27 **
[10/03 14:11:37    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4474.3M, EPOCH TIME: 1696313497.702454
[10/03 14:11:37    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:4506.3M, EPOCH TIME: 1696313497.714233
[10/03 14:11:41    507s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:20, mem = 2796.1M, totSessionCpu=0:08:28 **
[10/03 14:11:41    507s]  ReSet Options after AAE Based Opt flow 
[10/03 14:11:41    507s] *** Finished optDesign ***
[10/03 14:11:41    507s] 
[10/03 14:11:41    507s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.3 real=0:00:19.4)
[10/03 14:11:41    507s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:41    507s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:04.4)
[10/03 14:11:41    507s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.8 real=0:00:02.8)
[10/03 14:11:41    507s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:41    507s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:41    507s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:11:41    507s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.8)
[10/03 14:11:41    507s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:11:41    507s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.8 real=0:00:01.3)
[10/03 14:11:41    507s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.7 real=0:00:01.9)
[10/03 14:11:41    507s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:41    507s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:11:41    507s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:11:41    507s] Deleting Lib Analyzer.
[10/03 14:11:41    507s] Info: Destroy the CCOpt slew target map.
[10/03 14:11:41    507s] clean pInstBBox. size 0
[10/03 14:11:41    507s] All LLGs are deleted
[10/03 14:11:41    507s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4506.1M, EPOCH TIME: 1696313501.100791
[10/03 14:11:41    507s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4506.1M, EPOCH TIME: 1696313501.100908
[10/03 14:11:41    507s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:11:41    507s] *** optDesign #8 [finish] : cpu/real = 0:00:33.4/0:00:19.0 (1.8), totSession cpu/real = 0:08:27.8/0:07:36.7 (1.1), mem = 4506.1M
[10/03 14:11:41    507s] 
[10/03 14:11:41    507s] =============================================================================================
[10/03 14:11:41    507s]  Final TAT Report for optDesign #8                                              21.13-s100_1
[10/03 14:11:41    507s] =============================================================================================
[10/03 14:11:41    507s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:41    507s] ---------------------------------------------------------------------------------------------
[10/03 14:11:41    507s] [ InitOpt                ]      1   0:00:00.7  (   3.6 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:11:41    507s] [ WnsOpt                 ]      1   0:00:01.8  (   9.4 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:11:41    507s] [ TnsOpt                 ]      1   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:01.2    1.6
[10/03 14:11:41    507s] [ DrvOpt                 ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:01.0    1.3
[10/03 14:11:41    507s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/03 14:11:41    507s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:41    507s] [ LayerAssignment        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:41    507s] [ BuildHoldData          ]      1   0:00:00.7  (   3.6 % )     0:00:02.7 /  0:00:09.5    3.5
[10/03 14:11:41    507s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.8 % )     0:00:03.8 /  0:00:02.0    0.5
[10/03 14:11:41    507s] [ DrvReport              ]      9   0:00:03.5  (  18.2 % )     0:00:03.5 /  0:00:01.8    0.5
[10/03 14:11:41    507s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[10/03 14:11:41    507s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[10/03 14:11:41    507s] [ EcoRoute               ]      1   0:00:01.3  (   6.9 % )     0:00:01.3 /  0:00:02.8    2.1
[10/03 14:11:41    507s] [ ExtractRC              ]      2   0:00:04.4  (  22.9 % )     0:00:04.4 /  0:00:03.4    0.8
[10/03 14:11:41    507s] [ TimingUpdate           ]     12   0:00:00.5  (   2.4 % )     0:00:03.8 /  0:00:14.9    3.9
[10/03 14:11:41    507s] [ FullDelayCalc          ]      3   0:00:03.4  (  17.7 % )     0:00:03.4 /  0:00:13.0    3.8
[10/03 14:11:41    507s] [ TimingReport           ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.8
[10/03 14:11:41    507s] [ GenerateReports        ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.2    0.8
[10/03 14:11:41    507s] [ MISC                   ]          0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.1
[10/03 14:11:41    507s] ---------------------------------------------------------------------------------------------
[10/03 14:11:41    507s]  optDesign #8 TOTAL                 0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:33.4    1.8
[10/03 14:11:41    507s] ---------------------------------------------------------------------------------------------
[10/03 14:11:41    507s] 
[10/03 14:11:41    507s] 
[10/03 14:11:41    507s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:41    507s] 
[10/03 14:11:41    507s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:47    510s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/03 14:11:50    510s] <CMD> optDesign -postRoute
[10/03 14:11:50    510s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2785.4M, totSessionCpu=0:08:30 **
[10/03 14:11:50    510s] Info: 8 threads available for lower-level modules during optimization.
[10/03 14:11:50    510s] GigaOpt running with 8 threads.
[10/03 14:11:50    510s] **INFO: User settings:
[10/03 14:11:50    510s] setNanoRouteMode -drouteAntennaFactor                           1
[10/03 14:11:50    510s] setNanoRouteMode -drouteEndIteration                            1
[10/03 14:11:50    510s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/03 14:11:50    510s] setNanoRouteMode -drouteStartIteration                          0
[10/03 14:11:50    510s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[10/03 14:11:50    510s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/03 14:11:50    510s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/03 14:11:50    510s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/03 14:11:50    510s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[10/03 14:11:50    510s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/03 14:11:50    510s] setNanoRouteMode -routeWithSiDriven                             false
[10/03 14:11:50    510s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/03 14:11:50    510s] setNanoRouteMode -routeWithTimingDriven                         false
[10/03 14:11:50    510s] setNanoRouteMode -timingEngine                                  {}
[10/03 14:11:50    510s] setDesignMode -process                                          45
[10/03 14:11:50    510s] setExtractRCMode -basic                                         true
[10/03 14:11:50    510s] setExtractRCMode -coupled                                       true
[10/03 14:11:50    510s] setExtractRCMode -coupling_c_th                                 3
[10/03 14:11:50    510s] setExtractRCMode -engine                                        postRoute
[10/03 14:11:50    510s] setExtractRCMode -extended                                      false
[10/03 14:11:50    510s] setExtractRCMode -noCleanRCDB                                   true
[10/03 14:11:50    510s] setExtractRCMode -nrNetInMemory                                 100000
[10/03 14:11:50    510s] setExtractRCMode -relative_c_th                                 0.03
[10/03 14:11:50    510s] setExtractRCMode -total_c_th                                    5
[10/03 14:11:50    510s] setUsefulSkewMode -maxAllowedDelay                              1
[10/03 14:11:50    510s] setUsefulSkewMode -noBoundary                                   false
[10/03 14:11:50    510s] setDelayCalMode -enable_high_fanout                             true
[10/03 14:11:50    510s] setDelayCalMode -engine                                         aae
[10/03 14:11:50    510s] setDelayCalMode -ignoreNetLoad                                  false
[10/03 14:11:50    510s] setDelayCalMode -SIAware                                        true
[10/03 14:11:50    510s] setDelayCalMode -socv_accuracy_mode                             low
[10/03 14:11:50    510s] setOptMode -activeSetupViews                                    { generic_view }
[10/03 14:11:50    510s] setOptMode -autoSetupViews                                      { generic_view}
[10/03 14:11:50    510s] setOptMode -deleteInst                                          true
[10/03 14:11:50    510s] setOptMode -drcMargin                                           0
[10/03 14:11:50    510s] setOptMode -setupTargetSlack                                    0
[10/03 14:11:50    510s] setSIMode -separate_delta_delay_on_data                         true
[10/03 14:11:50    510s] setPlaceMode -place_design_floorplan_mode                       false
[10/03 14:11:50    510s] setPlaceMode -place_detail_check_route                          false
[10/03 14:11:50    510s] setPlaceMode -place_detail_preserve_routing                     true
[10/03 14:11:50    510s] setPlaceMode -place_detail_remove_affected_routing              false
[10/03 14:11:50    510s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/03 14:11:50    510s] setPlaceMode -place_global_clock_gate_aware                     true
[10/03 14:11:50    510s] setPlaceMode -place_global_cong_effort                          auto
[10/03 14:11:50    510s] setPlaceMode -place_global_ignore_scan                          true
[10/03 14:11:50    510s] setPlaceMode -place_global_ignore_spare                         false
[10/03 14:11:50    510s] setPlaceMode -place_global_module_aware_spare                   false
[10/03 14:11:50    510s] setPlaceMode -place_global_place_io_pins                        true
[10/03 14:11:50    510s] setPlaceMode -place_global_reorder_scan                         true
[10/03 14:11:50    510s] setPlaceMode -powerDriven                                       false
[10/03 14:11:50    510s] setPlaceMode -timingDriven                                      true
[10/03 14:11:50    510s] setAnalysisMode -analysisType                                   onChipVariation
[10/03 14:11:50    510s] setAnalysisMode -checkType                                      setup
[10/03 14:11:50    510s] setAnalysisMode -clkSrcPath                                     true
[10/03 14:11:50    510s] setAnalysisMode -clockPropagation                               sdcControl
[10/03 14:11:50    510s] setAnalysisMode -virtualIPO                                     false
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/03 14:11:50    510s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/03 14:11:50    510s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:50    510s] Summary for sequential cells identification: 
[10/03 14:11:50    510s]   Identified SBFF number: 16
[10/03 14:11:50    510s]   Identified MBFF number: 0
[10/03 14:11:50    510s]   Identified SB Latch number: 0
[10/03 14:11:50    510s]   Identified MB Latch number: 0
[10/03 14:11:50    510s]   Not identified SBFF number: 0
[10/03 14:11:50    510s]   Not identified MBFF number: 0
[10/03 14:11:50    510s]   Not identified SB Latch number: 0
[10/03 14:11:50    510s]   Not identified MB Latch number: 0
[10/03 14:11:50    510s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:50    510s]  Visiting view : generic_view
[10/03 14:11:50    510s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:50    510s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:50    510s]  Visiting view : generic_view
[10/03 14:11:50    510s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:50    510s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:50    510s] TLC MultiMap info (StdDelay):
[10/03 14:11:50    510s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:50    510s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:50    510s]  Setting StdDelay to: 33.1ps
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:50    510s] Need call spDPlaceInit before registerPrioInstLoc.
[10/03 14:11:50    510s] *** optDesign #9 [begin] : totSession cpu/real = 0:08:30.8/0:07:46.5 (1.1), mem = 4505.2M
[10/03 14:11:50    510s] *** InitOpt #9 [begin] : totSession cpu/real = 0:08:30.8/0:07:46.5 (1.1), mem = 4505.2M
[10/03 14:11:50    510s] OPERPROF: Starting DPlace-Init at level 1, MEM:4505.2M, EPOCH TIME: 1696313510.915871
[10/03 14:11:50    510s] z: 2, totalTracks: 1
[10/03 14:11:50    510s] z: 4, totalTracks: 1
[10/03 14:11:50    510s] z: 6, totalTracks: 1
[10/03 14:11:50    510s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:50    510s] All LLGs are deleted
[10/03 14:11:50    510s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4505.2M, EPOCH TIME: 1696313510.921872
[10/03 14:11:50    510s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4505.2M, EPOCH TIME: 1696313510.922008
[10/03 14:11:50    510s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4505.2M, EPOCH TIME: 1696313510.924501
[10/03 14:11:50    510s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4633.3M, EPOCH TIME: 1696313510.929070
[10/03 14:11:50    510s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/03 14:11:50    510s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4633.3M, EPOCH TIME: 1696313510.932449
[10/03 14:11:50    510s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:4634.8M, EPOCH TIME: 1696313510.937882
[10/03 14:11:50    510s] Fast DP-INIT is on for default
[10/03 14:11:50    510s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/03 14:11:50    510s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:4634.8M, EPOCH TIME: 1696313510.939582
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:50    510s] OPERPROF:     Starting CMU at level 3, MEM:4634.8M, EPOCH TIME: 1696313510.941519
[10/03 14:11:50    510s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:4634.8M, EPOCH TIME: 1696313510.945965
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] Bad Lib Cell Checking (CMU) is done! (0)
[10/03 14:11:50    510s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.024, MEM:4506.7M, EPOCH TIME: 1696313510.948563
[10/03 14:11:50    510s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4506.7M, EPOCH TIME: 1696313510.948633
[10/03 14:11:50    510s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4506.7M, EPOCH TIME: 1696313510.951065
[10/03 14:11:50    510s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4506.7MB).
[10/03 14:11:50    510s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:4506.7M, EPOCH TIME: 1696313510.954408
[10/03 14:11:50    510s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4506.7M, EPOCH TIME: 1696313510.954468
[10/03 14:11:50    510s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.014, MEM:4504.7M, EPOCH TIME: 1696313510.968678
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] Creating Lib Analyzer ...
[10/03 14:11:50    510s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:50    510s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:50    510s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:50    510s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:50    510s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:50    510s] 
[10/03 14:11:50    510s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:51    511s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:31 mem=4510.7M
[10/03 14:11:51    511s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:31 mem=4510.7M
[10/03 14:11:51    511s] Creating Lib Analyzer, finished. 
[10/03 14:11:51    511s] Effort level <high> specified for reg2reg path_group
[10/03 14:11:51    511s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2802.4M, totSessionCpu=0:08:32 **
[10/03 14:11:51    511s] Existing Dirty Nets : 0
[10/03 14:11:51    511s] New Signature Flow (optDesignCheckOptions) ....
[10/03 14:11:51    511s] #Taking db snapshot
[10/03 14:11:51    511s] #Taking db snapshot ... done
[10/03 14:11:51    511s] OPERPROF: Starting checkPlace at level 1, MEM:4480.7M, EPOCH TIME: 1696313511.542996
[10/03 14:11:51    511s] z: 2, totalTracks: 1
[10/03 14:11:51    511s] z: 4, totalTracks: 1
[10/03 14:11:51    511s] z: 6, totalTracks: 1
[10/03 14:11:51    511s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:51    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4480.7M, EPOCH TIME: 1696313511.548185
[10/03 14:11:51    511s] 
[10/03 14:11:51    511s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:51    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:4512.7M, EPOCH TIME: 1696313511.558014
[10/03 14:11:51    511s] Begin checking placement ... (start mem=4480.7M, init mem=4512.7M)
[10/03 14:11:51    511s] Begin checking exclusive groups violation ...
[10/03 14:11:51    511s] There are 0 groups to check, max #box is 0, total #box is 0
[10/03 14:11:51    511s] Finished checking exclusive groups violations. Found 0 Vio.
[10/03 14:11:51    511s] 
[10/03 14:11:51    511s] Running CheckPlace using 8 threads!...
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] ...checkPlace MT is done!
[10/03 14:11:51    512s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4512.7M, EPOCH TIME: 1696313511.606407
[10/03 14:11:51    512s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.006, MEM:4512.7M, EPOCH TIME: 1696313511.612789
[10/03 14:11:51    512s] *info: Placed = 13248         
[10/03 14:11:51    512s] *info: Unplaced = 0           
[10/03 14:11:51    512s] Placement Density:100.00%(11523/11523)
[10/03 14:11:51    512s] Placement Density (including fixed std cells):100.00%(11523/11523)
[10/03 14:11:51    512s] All LLGs are deleted
[10/03 14:11:51    512s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4512.7M, EPOCH TIME: 1696313511.615205
[10/03 14:11:51    512s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:4512.7M, EPOCH TIME: 1696313511.617668
[10/03 14:11:51    512s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4512.7M)
[10/03 14:11:51    512s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.075, MEM:4512.7M, EPOCH TIME: 1696313511.618328
[10/03 14:11:51    512s]  Initial DC engine is -> aae
[10/03 14:11:51    512s]  
[10/03 14:11:51    512s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/03 14:11:51    512s]  
[10/03 14:11:51    512s]  
[10/03 14:11:51    512s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/03 14:11:51    512s]  
[10/03 14:11:51    512s] Reset EOS DB
[10/03 14:11:51    512s] Ignoring AAE DB Resetting ...
[10/03 14:11:51    512s]  Set Options for AAE Based Opt flow 
[10/03 14:11:51    512s] *** optDesign -postRoute ***
[10/03 14:11:51    512s] DRC Margin: user margin 0.0; extra margin 0
[10/03 14:11:51    512s] Setup Target Slack: user slack 0
[10/03 14:11:51    512s] Hold Target Slack: user slack 0
[10/03 14:11:51    512s] All LLGs are deleted
[10/03 14:11:51    512s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4512.7M, EPOCH TIME: 1696313511.629032
[10/03 14:11:51    512s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4512.7M, EPOCH TIME: 1696313511.629129
[10/03 14:11:51    512s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4512.7M, EPOCH TIME: 1696313511.631322
[10/03 14:11:51    512s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4608.8M, EPOCH TIME: 1696313511.633927
[10/03 14:11:51    512s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4608.8M, EPOCH TIME: 1696313511.636993
[10/03 14:11:51    512s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:4640.8M, EPOCH TIME: 1696313511.641629
[10/03 14:11:51    512s] Fast DP-INIT is on for default
[10/03 14:11:51    512s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:4640.8M, EPOCH TIME: 1696313511.643110
[10/03 14:11:51    512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4512.7M, EPOCH TIME: 1696313511.646141
[10/03 14:11:51    512s] Multi-VT timing optimization disabled based on library information.
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:51    512s] Deleting Lib Analyzer.
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:51    512s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:51    512s] Summary for sequential cells identification: 
[10/03 14:11:51    512s]   Identified SBFF number: 16
[10/03 14:11:51    512s]   Identified MBFF number: 0
[10/03 14:11:51    512s]   Identified SB Latch number: 0
[10/03 14:11:51    512s]   Identified MB Latch number: 0
[10/03 14:11:51    512s]   Not identified SBFF number: 0
[10/03 14:11:51    512s]   Not identified MBFF number: 0
[10/03 14:11:51    512s]   Not identified SB Latch number: 0
[10/03 14:11:51    512s]   Not identified MB Latch number: 0
[10/03 14:11:51    512s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:51    512s]  Visiting view : generic_view
[10/03 14:11:51    512s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:51    512s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:51    512s]  Visiting view : generic_view
[10/03 14:11:51    512s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:51    512s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:51    512s] TLC MultiMap info (StdDelay):
[10/03 14:11:51    512s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:51    512s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:51    512s]  Setting StdDelay to: 33.1ps
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] TimeStamp Deleting Cell Server End ...
[10/03 14:11:51    512s] *** InitOpt #9 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:08:32.1/0:07:47.3 (1.1), mem = 4512.7M
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] =============================================================================================
[10/03 14:11:51    512s]  Step TAT Report for InitOpt #9                                                 21.13-s100_1
[10/03 14:11:51    512s] =============================================================================================
[10/03 14:11:51    512s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:51    512s] ---------------------------------------------------------------------------------------------
[10/03 14:11:51    512s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:51    512s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:51    512s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:51    512s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:51    512s] [ CheckPlace             ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:11:51    512s] [ MISC                   ]          0:00:00.5  (  63.8 % )     0:00:00.5 /  0:00:00.9    1.9
[10/03 14:11:51    512s] ---------------------------------------------------------------------------------------------
[10/03 14:11:51    512s]  InitOpt #9 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:11:51    512s] ---------------------------------------------------------------------------------------------
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] ** INFO : this run is activating 'postRoute' automaton
[10/03 14:11:51    512s] **INFO: flowCheckPoint #57 InitialSummary
[10/03 14:11:51    512s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4512.738M)
[10/03 14:11:51    512s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:11:51    512s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:11:51    512s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:11:51    512s] RC Extraction called in multi-corner(1) mode.
[10/03 14:11:51    512s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:11:51    512s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:11:51    512s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:11:51    512s] * Layer Id             : 1 - M1
[10/03 14:11:51    512s]       Thickness        : 0.13
[10/03 14:11:51    512s]       Min Width        : 0.07
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] * Layer Id             : 2 - M2
[10/03 14:11:51    512s]       Thickness        : 0.14
[10/03 14:11:51    512s]       Min Width        : 0.07
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] * Layer Id             : 3 - M3
[10/03 14:11:51    512s]       Thickness        : 0.14
[10/03 14:11:51    512s]       Min Width        : 0.07
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] * Layer Id             : 4 - M4
[10/03 14:11:51    512s]       Thickness        : 0.28
[10/03 14:11:51    512s]       Min Width        : 0.14
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] * Layer Id             : 5 - M5
[10/03 14:11:51    512s]       Thickness        : 0.28
[10/03 14:11:51    512s]       Min Width        : 0.14
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] * Layer Id             : 6 - M6
[10/03 14:11:51    512s]       Thickness        : 0.28
[10/03 14:11:51    512s]       Min Width        : 0.14
[10/03 14:11:51    512s]       Layer Dielectric : 4.1
[10/03 14:11:51    512s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:11:51    512s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:11:51    512s]       RC Corner Indexes            0   
[10/03 14:11:51    512s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:11:51    512s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:11:51    512s] Resistance Scaling Factor    : 1.00000 
[10/03 14:11:51    512s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:11:51    512s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:11:51    512s] Shrink Factor                : 1.00000
[10/03 14:11:51    512s] 
[10/03 14:11:51    512s] Trim Metal Layers:
[10/03 14:11:51    512s] LayerId::1 widthSet size::1
[10/03 14:11:51    512s] LayerId::2 widthSet size::1
[10/03 14:11:51    512s] LayerId::3 widthSet size::1
[10/03 14:11:51    512s] LayerId::4 widthSet size::1
[10/03 14:11:51    512s] LayerId::5 widthSet size::1
[10/03 14:11:51    512s] LayerId::6 widthSet size::1
[10/03 14:11:51    512s] eee: pegSigSF::1.070000
[10/03 14:11:51    512s] Initializing multi-corner resistance tables ...
[10/03 14:11:51    512s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:51    512s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:51    512s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:51    512s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:51    512s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:51    512s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:51    512s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:51    512s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4512.7M)
[10/03 14:11:51    512s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:11:51    512s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4564.8M)
[10/03 14:11:52    512s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4568.8M)
[10/03 14:11:52    512s] Number of Extracted Resistors     : 136783
[10/03 14:11:52    512s] Number of Extracted Ground Cap.   : 143971
[10/03 14:11:52    512s] Number of Extracted Coupling Cap. : 269860
[10/03 14:11:52    512s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4536.746M)
[10/03 14:11:52    512s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:11:52    512s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4536.7M)
[10/03 14:11:52    512s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:11:52    513s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4536.746M)
[10/03 14:11:53    513s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4536.746M)
[10/03 14:11:53    513s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4536.746M)
[10/03 14:11:53    513s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:11:53    513s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4536.746M)
[10/03 14:11:53    513s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=4536.746M)
[10/03 14:11:53    513s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4536.746M)
[10/03 14:11:53    513s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4519.020M)
[10/03 14:11:53    513s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4519.0M)
[10/03 14:11:53    513s] 
[10/03 14:11:53    513s] Trim Metal Layers:
[10/03 14:11:53    513s] LayerId::1 widthSet size::1
[10/03 14:11:53    513s] LayerId::2 widthSet size::1
[10/03 14:11:53    513s] LayerId::3 widthSet size::1
[10/03 14:11:53    513s] LayerId::4 widthSet size::1
[10/03 14:11:53    513s] LayerId::5 widthSet size::1
[10/03 14:11:53    513s] LayerId::6 widthSet size::1
[10/03 14:11:53    513s] eee: pegSigSF::1.070000
[10/03 14:11:53    513s] Initializing multi-corner resistance tables ...
[10/03 14:11:53    513s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:11:53    513s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:11:53    513s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:11:53    513s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:11:53    513s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:11:53    513s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:11:53    513s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:11:53    513s] *** BuildHoldData #9 [begin] : totSession cpu/real = 0:08:33.9/0:07:49.5 (1.1), mem = 4547.6M
[10/03 14:11:53    513s] AAE_INFO: switching -siAware from true to false ...
[10/03 14:11:53    513s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[10/03 14:11:54    514s] Starting delay calculation for Hold views
[10/03 14:11:54    514s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:54    514s] #################################################################################
[10/03 14:11:54    514s] # Design Stage: PostRoute
[10/03 14:11:54    514s] # Design Name: top
[10/03 14:11:54    514s] # Design Mode: 45nm
[10/03 14:11:54    514s] # Analysis Mode: MMMC OCV 
[10/03 14:11:54    514s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:54    514s] # Signoff Settings: SI Off 
[10/03 14:11:54    514s] #################################################################################
[10/03 14:11:54    514s] Topological Sorting (REAL = 0:00:00.0, MEM = 4545.6M, InitMEM = 4545.6M)
[10/03 14:11:54    514s] Calculate late delays in OCV mode...
[10/03 14:11:54    514s] Calculate early delays in OCV mode...
[10/03 14:11:54    514s] Start delay calculation (fullDC) (8 T). (MEM=4545.64)
[10/03 14:11:54    514s] End AAE Lib Interpolated Model. (MEM=4565.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:54    516s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:54    516s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:54    516s] Total number of fetched objects 7470
[10/03 14:11:54    516s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:54    516s] End delay calculation. (MEM=4874.75 CPU=0:00:01.6 REAL=0:00:00.0)
[10/03 14:11:54    516s] End delay calculation (fullDC). (MEM=4874.75 CPU=0:00:01.9 REAL=0:00:00.0)
[10/03 14:11:54    516s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 4874.8M) ***
[10/03 14:11:54    516s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:08:37 mem=4874.8M)
[10/03 14:11:54    516s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:08:37 mem=4874.8M ***
[10/03 14:11:54    516s] AAE_INFO: switching -siAware from false to true ...
[10/03 14:11:54    516s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/03 14:11:55    517s] Starting delay calculation for Setup views
[10/03 14:11:55    517s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:11:55    517s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:11:55    517s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:11:55    517s] #################################################################################
[10/03 14:11:55    517s] # Design Stage: PostRoute
[10/03 14:11:55    517s] # Design Name: top
[10/03 14:11:55    517s] # Design Mode: 45nm
[10/03 14:11:55    517s] # Analysis Mode: MMMC OCV 
[10/03 14:11:55    517s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:11:55    517s] # Signoff Settings: SI On 
[10/03 14:11:55    517s] #################################################################################
[10/03 14:11:55    517s] Topological Sorting (REAL = 0:00:00.0, MEM = 4885.6M, InitMEM = 4885.6M)
[10/03 14:11:55    517s] Setting infinite Tws ...
[10/03 14:11:55    517s] First Iteration Infinite Tw... 
[10/03 14:11:55    517s] Calculate early delays in OCV mode...
[10/03 14:11:55    517s] Calculate late delays in OCV mode...
[10/03 14:11:55    517s] Start delay calculation (fullDC) (8 T). (MEM=4885.56)
[10/03 14:11:55    518s] End AAE Lib Interpolated Model. (MEM=4897.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:55    521s] Total number of fetched objects 7470
[10/03 14:11:55    521s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:11:55    521s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:11:55    521s] End delay calculation. (MEM=4866.64 CPU=0:00:03.0 REAL=0:00:00.0)
[10/03 14:11:55    521s] End delay calculation (fullDC). (MEM=4866.64 CPU=0:00:03.2 REAL=0:00:00.0)
[10/03 14:11:55    521s] *** CDM Built up (cpu=0:00:03.5  real=0:00:00.0  mem= 4866.6M) ***
[10/03 14:11:56    521s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4866.6M)
[10/03 14:11:56    521s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:11:56    521s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4866.6M)
[10/03 14:11:56    521s] 
[10/03 14:11:56    521s] Executing IPO callback for view pruning ..
[10/03 14:11:56    521s] Starting SI iteration 2
[10/03 14:11:56    521s] Calculate early delays in OCV mode...
[10/03 14:11:56    521s] Calculate late delays in OCV mode...
[10/03 14:11:56    521s] Start delay calculation (fullDC) (8 T). (MEM=4534.75)
[10/03 14:11:56    521s] End AAE Lib Interpolated Model. (MEM=4534.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:56    522s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:11:56    522s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:11:56    522s] Total number of fetched objects 7470
[10/03 14:11:56    522s] AAE_INFO-618: Total number of nets in the design is 7264,  12.4 percent of the nets selected for SI analysis
[10/03 14:11:56    522s] End delay calculation. (MEM=4890.25 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:11:56    522s] End delay calculation (fullDC). (MEM=4890.25 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:11:56    522s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4890.2M) ***
[10/03 14:11:56    523s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:08:43 mem=4888.2M)
[10/03 14:11:56    523s] End AAE Lib Interpolated Model. (MEM=4888.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:56    523s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4888.2M, EPOCH TIME: 1696313516.557362
[10/03 14:11:56    523s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:4920.3M, EPOCH TIME: 1696313516.569718
[10/03 14:11:56    523s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #9 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.4), totSession cpu/real = 0:08:43.5/0:07:52.3 (1.1), mem = 4918.8M
[10/03 14:11:56    523s] 
[10/03 14:11:56    523s] =============================================================================================
[10/03 14:11:56    523s]  Step TAT Report for BuildHoldData #9                                           21.13-s100_1
[10/03 14:11:56    523s] =============================================================================================
[10/03 14:11:56    523s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:56    523s] ---------------------------------------------------------------------------------------------
[10/03 14:11:56    523s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:56    523s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:11:56    523s] [ DrvReport              ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    3.2
[10/03 14:11:56    523s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.3
[10/03 14:11:56    523s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:56    523s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:56    523s] [ TimingUpdate           ]      3   0:00:00.2  (   5.8 % )     0:00:02.0 /  0:00:07.9    4.0
[10/03 14:11:56    523s] [ FullDelayCalc          ]      2   0:00:01.8  (  64.0 % )     0:00:01.8 /  0:00:07.3    4.1
[10/03 14:11:56    523s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.8
[10/03 14:11:56    523s] [ MISC                   ]          0:00:00.6  (  23.1 % )     0:00:00.6 /  0:00:01.3    2.0
[10/03 14:11:56    523s] ---------------------------------------------------------------------------------------------
[10/03 14:11:56    523s]  BuildHoldData #9 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:09.6    3.4
[10/03 14:11:56    523s] ---------------------------------------------------------------------------------------------
[10/03 14:11:56    523s] 
[10/03 14:11:56    523s] **optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2840.2M, totSessionCpu=0:08:44 **
[10/03 14:11:56    523s] OPTC: m1 20.0 20.0
[10/03 14:11:56    523s] Setting latch borrow mode to budget during optimization.
[10/03 14:11:56    523s] **INFO: flowCheckPoint #58 OptimizationPass1
[10/03 14:11:56    523s] Glitch fixing enabled
[10/03 14:11:56    523s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:56    523s] **INFO: Start fixing DRV (Mem = 4551.25M) ...
[10/03 14:11:56    523s] Begin: GigaOpt DRV Optimization
[10/03 14:11:56    523s] Glitch fixing enabled
[10/03 14:11:56    523s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/03 14:11:56    523s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:08:43.9/0:07:52.4 (1.1), mem = 4551.2M
[10/03 14:11:56    523s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:56    523s] End AAE Lib Interpolated Model. (MEM=4551.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:56    523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.24
[10/03 14:11:56    523s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:56    523s] ### Creating PhyDesignMc. totSessionCpu=0:08:44 mem=4551.2M
[10/03 14:11:56    523s] OPERPROF: Starting DPlace-Init at level 1, MEM:4551.2M, EPOCH TIME: 1696313516.798939
[10/03 14:11:56    523s] z: 2, totalTracks: 1
[10/03 14:11:56    523s] z: 4, totalTracks: 1
[10/03 14:11:56    523s] z: 6, totalTracks: 1
[10/03 14:11:56    523s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:56    523s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4551.2M, EPOCH TIME: 1696313516.805311
[10/03 14:11:56    523s] 
[10/03 14:11:56    523s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:56    523s] 
[10/03 14:11:56    523s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:56    523s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4583.3M, EPOCH TIME: 1696313516.817372
[10/03 14:11:56    523s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4583.3M, EPOCH TIME: 1696313516.817448
[10/03 14:11:56    523s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:4583.3M, EPOCH TIME: 1696313516.819395
[10/03 14:11:56    523s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4583.3MB).
[10/03 14:11:56    523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:4583.3M, EPOCH TIME: 1696313516.821195
[10/03 14:11:56    524s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:56    524s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:44 mem=4583.3M
[10/03 14:11:56    524s] #optDebug: Start CG creation (mem=4583.3M)
[10/03 14:11:56    524s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[10/03 14:11:56    524s] (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgPrt (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgEgp (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgPbk (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgNrb(cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgObs (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgCon (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s]  ...processing cgPdm (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4694.2M)
[10/03 14:11:56    524s] ### Creating RouteCongInterface, started
[10/03 14:11:56    524s] ### Creating LA Mngr. totSessionCpu=0:08:44 mem=4694.2M
[10/03 14:11:56    524s] ### Creating LA Mngr, finished. totSessionCpu=0:08:44 mem=4694.2M
[10/03 14:11:56    524s] ### Creating RouteCongInterface, finished
[10/03 14:11:56    524s] 
[10/03 14:11:56    524s] Creating Lib Analyzer ...
[10/03 14:11:56    524s] 
[10/03 14:11:56    524s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/03 14:11:56    524s] Summary for sequential cells identification: 
[10/03 14:11:56    524s]   Identified SBFF number: 16
[10/03 14:11:56    524s]   Identified MBFF number: 0
[10/03 14:11:56    524s]   Identified SB Latch number: 0
[10/03 14:11:56    524s]   Identified MB Latch number: 0
[10/03 14:11:56    524s]   Not identified SBFF number: 0
[10/03 14:11:56    524s]   Not identified MBFF number: 0
[10/03 14:11:56    524s]   Not identified SB Latch number: 0
[10/03 14:11:56    524s]   Not identified MB Latch number: 0
[10/03 14:11:56    524s]   Number of sequential cells which are not FFs: 13
[10/03 14:11:56    524s]  Visiting view : generic_view
[10/03 14:11:56    524s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:56    524s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:56    524s]  Visiting view : generic_view
[10/03 14:11:56    524s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[10/03 14:11:56    524s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[10/03 14:11:56    524s] TLC MultiMap info (StdDelay):
[10/03 14:11:56    524s]   : generic_delay_corner + generic_library_set + 1 + no RcCorner := 32.2ps
[10/03 14:11:56    524s]   : generic_delay_corner + generic_library_set + 1 + generic_rc_corner := 33.1ps
[10/03 14:11:56    524s]  Setting StdDelay to: 33.1ps
[10/03 14:11:56    524s] 
[10/03 14:11:56    524s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/03 14:11:57    524s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:57    524s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:57    524s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:57    524s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:57    524s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:57    524s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:44 mem=4694.2M
[10/03 14:11:57    524s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:44 mem=4694.2M
[10/03 14:11:57    524s] Creating Lib Analyzer, finished. 
[10/03 14:11:57    524s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/03 14:11:57    524s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5035.7M, EPOCH TIME: 1696313517.298254
[10/03 14:11:57    524s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5035.7M, EPOCH TIME: 1696313517.298457
[10/03 14:11:57    524s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:57    524s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:57    524s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:57    524s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/03 14:11:57    524s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:57    524s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/03 14:11:57    524s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:57    524s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:11:57    524s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:11:57    524s] Info: violation cost 0.152653 (cap = 0.000000, tran = 0.152653, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:11:57    524s] |     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
[10/03 14:11:57    524s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/03 14:11:57    524s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/03 14:11:57    524s] Info: violation cost 0.029600 (cap = 0.000000, tran = 0.029600, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/03 14:11:57    524s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  5064.4M|
[10/03 14:11:57    524s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] ###############################################################################
[10/03 14:11:57    524s] #
[10/03 14:11:57    524s] #  Large fanout net report:  
[10/03 14:11:57    524s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/03 14:11:57    524s] #     - current density: 100.00
[10/03 14:11:57    524s] #
[10/03 14:11:57    524s] #  List of high fanout nets:
[10/03 14:11:57    524s] #
[10/03 14:11:57    524s] ###############################################################################
[10/03 14:11:57    524s] Bottom Preferred Layer:
[10/03 14:11:57    524s]     None
[10/03 14:11:57    524s] Via Pillar Rule:
[10/03 14:11:57    524s]     None
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] =======================================================================
[10/03 14:11:57    524s]                 Reasons for remaining drv violations
[10/03 14:11:57    524s] =======================================================================
[10/03 14:11:57    524s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] MultiBuffering failure reasons
[10/03 14:11:57    524s] ------------------------------------------------
[10/03 14:11:57    524s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=5064.4M) ***
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] Begin: glitch net info
[10/03 14:11:57    524s] glitch slack range: number of glitch nets
[10/03 14:11:57    524s] glitch slack < -0.32 : 0
[10/03 14:11:57    524s] -0.32 < glitch slack < -0.28 : 0
[10/03 14:11:57    524s] -0.28 < glitch slack < -0.24 : 0
[10/03 14:11:57    524s] -0.24 < glitch slack < -0.2 : 0
[10/03 14:11:57    524s] -0.2 < glitch slack < -0.16 : 0
[10/03 14:11:57    524s] -0.16 < glitch slack < -0.12 : 0
[10/03 14:11:57    524s] -0.12 < glitch slack < -0.08 : 0
[10/03 14:11:57    524s] -0.08 < glitch slack < -0.04 : 0
[10/03 14:11:57    524s] -0.04 < glitch slack : 0
[10/03 14:11:57    524s] End: glitch net info
[10/03 14:11:57    524s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:57    524s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4854.9M, EPOCH TIME: 1696313517.556678
[10/03 14:11:57    524s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.017, MEM:4661.7M, EPOCH TIME: 1696313517.573748
[10/03 14:11:57    524s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:57    524s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.24
[10/03 14:11:57    524s] *** DrvOpt #9 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:08:45.0/0:07:53.2 (1.1), mem = 4661.7M
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] =============================================================================================
[10/03 14:11:57    524s]  Step TAT Report for DrvOpt #9                                                  21.13-s100_1
[10/03 14:11:57    524s] =============================================================================================
[10/03 14:11:57    524s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:57    524s] ---------------------------------------------------------------------------------------------
[10/03 14:11:57    524s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/03 14:11:57    524s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:57    524s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  25.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:57    524s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:57    524s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.2    2.3
[10/03 14:11:57    524s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/03 14:11:57    524s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:57    524s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:57    524s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:57    524s] [ OptEval                ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:57    524s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:57    524s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:57    524s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    6.0
[10/03 14:11:57    524s] [ DrvComputeSummary      ]      2   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:57    524s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:57    524s] [ MISC                   ]          0:00:00.2  (  23.6 % )     0:00:00.2 /  0:00:00.2    1.2
[10/03 14:11:57    524s] ---------------------------------------------------------------------------------------------
[10/03 14:11:57    524s]  DrvOpt #9 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:11:57    524s] ---------------------------------------------------------------------------------------------
[10/03 14:11:57    524s] 
[10/03 14:11:57    524s] drv optimizer changes nothing and skips refinePlace
[10/03 14:11:57    524s] End: GigaOpt DRV Optimization
[10/03 14:11:57    524s] **optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2915.9M, totSessionCpu=0:08:45 **
[10/03 14:11:57    524s] *info:
[10/03 14:11:57    524s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4661.66M).
[10/03 14:11:57    524s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4661.7M, EPOCH TIME: 1696313517.584319
[10/03 14:11:57    524s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:4654.4M, EPOCH TIME: 1696313517.598662
[10/03 14:11:57    525s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4661.7M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2911.8M, totSessionCpu=0:08:45 **
[10/03 14:11:57    525s]   DRV Snapshot: (REF)
[10/03 14:11:57    525s]          Tran DRV: 1 (1)
[10/03 14:11:57    525s]           Cap DRV: 0 (0)
[10/03 14:11:57    525s]        Fanout DRV: 0 (0)
[10/03 14:11:57    525s]            Glitch: 0 (0)
[10/03 14:11:57    525s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:11:57    525s] *** Check timing (0:00:00.0)
[10/03 14:11:57    525s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:57    525s] Deleting Lib Analyzer.
[10/03 14:11:57    525s] Begin: GigaOpt Optimization in WNS mode
[10/03 14:11:57    525s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[10/03 14:11:57    525s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:57    525s] End AAE Lib Interpolated Model. (MEM=4810.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:57    525s] *** WnsOpt #9 [begin] : totSession cpu/real = 0:08:45.4/0:07:53.4 (1.1), mem = 4810.1M
[10/03 14:11:57    525s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.25
[10/03 14:11:57    525s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:57    525s] ### Creating PhyDesignMc. totSessionCpu=0:08:45 mem=4810.1M
[10/03 14:11:57    525s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:57    525s] OPERPROF: Starting DPlace-Init at level 1, MEM:4810.1M, EPOCH TIME: 1696313517.786765
[10/03 14:11:57    525s] z: 2, totalTracks: 1
[10/03 14:11:57    525s] z: 4, totalTracks: 1
[10/03 14:11:57    525s] z: 6, totalTracks: 1
[10/03 14:11:57    525s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:57    525s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4810.1M, EPOCH TIME: 1696313517.792967
[10/03 14:11:57    525s] 
[10/03 14:11:57    525s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:57    525s] 
[10/03 14:11:57    525s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:57    525s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:4811.6M, EPOCH TIME: 1696313517.805122
[10/03 14:11:57    525s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4811.6M, EPOCH TIME: 1696313517.805195
[10/03 14:11:57    525s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4811.6M, EPOCH TIME: 1696313517.807155
[10/03 14:11:57    525s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4811.6MB).
[10/03 14:11:57    525s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:4811.6M, EPOCH TIME: 1696313517.808991
[10/03 14:11:57    525s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:57    525s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:46 mem=4811.6M
[10/03 14:11:57    525s] ### Creating RouteCongInterface, started
[10/03 14:11:57    525s] ### Creating RouteCongInterface, finished
[10/03 14:11:57    525s] 
[10/03 14:11:57    525s] Creating Lib Analyzer ...
[10/03 14:11:57    525s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:57    525s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:57    525s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:57    525s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:57    525s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:57    525s] 
[10/03 14:11:57    525s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:58    525s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:46 mem=4811.6M
[10/03 14:11:58    525s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:46 mem=4811.6M
[10/03 14:11:58    525s] Creating Lib Analyzer, finished. 
[10/03 14:11:58    525s] *info: 19 clock nets excluded
[10/03 14:11:58    526s] *info: 64 no-driver nets excluded.
[10/03 14:11:58    526s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.16
[10/03 14:11:58    526s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:11:58    526s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:11:58    526s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:11:58    526s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:58    526s] Optimizer WNS Pass 0
[10/03 14:11:58    526s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:58    526s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5080.8M, EPOCH TIME: 1696313518.494886
[10/03 14:11:58    526s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5080.8M, EPOCH TIME: 1696313518.495083
[10/03 14:11:58    526s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:11:58    526s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:11:58    526s] Active Path Group: reg2reg  
[10/03 14:11:58    526s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:58    526s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:58    526s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:58    526s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5081.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:59    528s] Starting generalSmallTnsOpt
[10/03 14:11:59    528s] Ending generalSmallTnsOpt End
[10/03 14:11:59    528s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5541.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:59    528s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:59    528s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:59    528s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:11:59    528s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:59    528s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5541.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:59    529s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5560.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:11:59    529s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5560.9M) ***
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5560.9M) ***
[10/03 14:11:59    529s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:59    529s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:11:59    529s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:11:59    529s] Re Calculate Delays on 0 Nets
[10/03 14:11:59    529s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:11:59    529s] Bottom Preferred Layer:
[10/03 14:11:59    529s]     None
[10/03 14:11:59    529s] Via Pillar Rule:
[10/03 14:11:59    529s]     None
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] *** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=5560.9M) ***
[10/03 14:11:59    529s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.16
[10/03 14:11:59    529s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:11:59    529s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5351.4M, EPOCH TIME: 1696313519.604551
[10/03 14:11:59    529s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.052, MEM:4732.2M, EPOCH TIME: 1696313519.656229
[10/03 14:11:59    529s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:11:59    529s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.25
[10/03 14:11:59    529s] *** WnsOpt #9 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:08:49.6/0:07:55.3 (1.1), mem = 4732.2M
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] =============================================================================================
[10/03 14:11:59    529s]  Step TAT Report for WnsOpt #9                                                  21.13-s100_1
[10/03 14:11:59    529s] =============================================================================================
[10/03 14:11:59    529s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:11:59    529s] ---------------------------------------------------------------------------------------------
[10/03 14:11:59    529s] [ SkewClock              ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:11:59    529s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:59    529s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:11:59    529s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    2.2
[10/03 14:11:59    529s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/03 14:11:59    529s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ TransformInit          ]      1   0:00:00.2  (  13.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:11:59    529s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/03 14:11:59    529s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:01.0 /  0:00:03.1    3.1
[10/03 14:11:59    529s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:11:59    529s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.8 % )     0:00:00.9 /  0:00:03.0    3.4
[10/03 14:11:59    529s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ OptEval                ]      6   0:00:00.7  (  39.8 % )     0:00:00.7 /  0:00:02.7    3.6
[10/03 14:11:59    529s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.3    2.5
[10/03 14:11:59    529s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:11:59    529s] [ MISC                   ]          0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.3    2.0
[10/03 14:11:59    529s] ---------------------------------------------------------------------------------------------
[10/03 14:11:59    529s]  WnsOpt #9 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:11:59    529s] ---------------------------------------------------------------------------------------------
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:11:59    529s] End: GigaOpt Optimization in WNS mode
[10/03 14:11:59    529s] Skipping post route harden opt
[10/03 14:11:59    529s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/03 14:11:59    529s] Deleting Lib Analyzer.
[10/03 14:11:59    529s] Begin: GigaOpt Optimization in TNS mode
[10/03 14:11:59    529s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow -usefulSkew
[10/03 14:11:59    529s] Info: 19 clock nets excluded from IPO operation.
[10/03 14:11:59    529s] End AAE Lib Interpolated Model. (MEM=4732.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:11:59    529s] *** TnsOpt #8 [begin] : totSession cpu/real = 0:08:49.6/0:07:55.3 (1.1), mem = 4730.2M
[10/03 14:11:59    529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90428.26
[10/03 14:11:59    529s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/03 14:11:59    529s] ### Creating PhyDesignMc. totSessionCpu=0:08:50 mem=4730.2M
[10/03 14:11:59    529s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:11:59    529s] OPERPROF: Starting DPlace-Init at level 1, MEM:4730.2M, EPOCH TIME: 1696313519.683111
[10/03 14:11:59    529s] z: 2, totalTracks: 1
[10/03 14:11:59    529s] z: 4, totalTracks: 1
[10/03 14:11:59    529s] z: 6, totalTracks: 1
[10/03 14:11:59    529s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/03 14:11:59    529s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4730.2M, EPOCH TIME: 1696313519.690138
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s]  Skipping Bad Lib Cell Checking (CMU) !
[10/03 14:11:59    529s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:4722.9M, EPOCH TIME: 1696313519.705071
[10/03 14:11:59    529s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4722.9M, EPOCH TIME: 1696313519.705145
[10/03 14:11:59    529s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:4722.9M, EPOCH TIME: 1696313519.707083
[10/03 14:11:59    529s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4722.9MB).
[10/03 14:11:59    529s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:4722.9M, EPOCH TIME: 1696313519.708973
[10/03 14:11:59    529s] TotalInstCnt at PhyDesignMc Initialization: 6,814
[10/03 14:11:59    529s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:50 mem=4722.9M
[10/03 14:11:59    529s] ### Creating RouteCongInterface, started
[10/03 14:11:59    529s] ### Creating RouteCongInterface, finished
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] Creating Lib Analyzer ...
[10/03 14:11:59    529s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/03 14:11:59    529s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/03 14:11:59    529s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/03 14:11:59    529s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/03 14:11:59    529s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/03 14:11:59    529s] 
[10/03 14:11:59    529s] {RT generic_rc_corner 0 6 6 {4 0} 1}
[10/03 14:11:59    530s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:50 mem=4726.9M
[10/03 14:11:59    530s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:50 mem=4726.9M
[10/03 14:11:59    530s] Creating Lib Analyzer, finished. 
[10/03 14:12:00    530s] *info: 19 clock nets excluded
[10/03 14:12:00    530s] *info: 64 no-driver nets excluded.
[10/03 14:12:00    530s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90428.17
[10/03 14:12:00    530s] PathGroup :  reg2reg  TargetSlack : 0 
[10/03 14:12:00    530s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[10/03 14:12:00    530s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[10/03 14:12:00    530s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
[10/03 14:12:00    530s] Optimizer TNS Opt
[10/03 14:12:00    530s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:12:00    530s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5106.6M, EPOCH TIME: 1696313520.220055
[10/03 14:12:00    530s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:5106.6M, EPOCH TIME: 1696313520.220242
[10/03 14:12:00    530s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[10/03 14:12:00    530s] Info: End MT loop @oiCellDelayCachingJob.
[10/03 14:12:00    530s] Active Path Group: reg2reg  
[10/03 14:12:00    530s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:12:00    530s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
[10/03 14:12:00    530s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:12:00    530s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5106.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:12:00    530s] |  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5235.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
[10/03 14:12:00    530s] +--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5235.8M) ***
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5235.8M) ***
[10/03 14:12:00    530s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:12:00    530s] Update Timing Windows (Threshold 0.033) ...
[10/03 14:12:00    530s] Re Calculate Delays on 0 Nets
[10/03 14:12:00    530s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

[10/03 14:12:00    530s] Bottom Preferred Layer:
[10/03 14:12:00    530s]     None
[10/03 14:12:00    530s] Via Pillar Rule:
[10/03 14:12:00    530s]     None
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=5235.8M) ***
[10/03 14:12:00    530s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90428.17
[10/03 14:12:00    530s] Total-nets :: 7198, Stn-nets :: 0, ratio :: 0 %, Total-len 104062, Stn-len 0
[10/03 14:12:00    530s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5026.3M, EPOCH TIME: 1696313520.422041
[10/03 14:12:00    530s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:4742.1M, EPOCH TIME: 1696313520.439606
[10/03 14:12:00    530s] TotalInstCnt at PhyDesignMc Destruction: 6,814
[10/03 14:12:00    530s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90428.26
[10/03 14:12:00    530s] *** TnsOpt #8 [finish] : cpu/real = 0:00:01.2/0:00:00.8 (1.5), totSession cpu/real = 0:08:50.8/0:07:56.0 (1.1), mem = 4742.1M
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] =============================================================================================
[10/03 14:12:00    530s]  Step TAT Report for TnsOpt #8                                                  21.13-s100_1
[10/03 14:12:00    530s] =============================================================================================
[10/03 14:12:00    530s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:12:00    530s] ---------------------------------------------------------------------------------------------
[10/03 14:12:00    530s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/03 14:12:00    530s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:12:00    530s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.2    2.2
[10/03 14:12:00    530s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/03 14:12:00    530s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ TransformInit          ]      1   0:00:00.2  (  25.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/03 14:12:00    530s] [ OptimizationStep       ]      1   0:00:00.0  (   3.5 % )     0:00:00.1 /  0:00:00.3    2.3
[10/03 14:12:00    530s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    3.1
[10/03 14:12:00    530s] [ OptGetWeight           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ OptEval                ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.2    3.4
[10/03 14:12:00    530s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:00    530s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.6
[10/03 14:12:00    530s] [ MISC                   ]          0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.3    2.6
[10/03 14:12:00    530s] ---------------------------------------------------------------------------------------------
[10/03 14:12:00    530s]  TnsOpt #8 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.2    1.5
[10/03 14:12:00    530s] ---------------------------------------------------------------------------------------------
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] **INFO: Skipping refine place as no non-legal commits were detected
[10/03 14:12:00    530s] End: GigaOpt Optimization in TNS mode
[10/03 14:12:00    530s]   Timing Snapshot: (REF)
[10/03 14:12:00    530s]      Weighted WNS: -0.010
[10/03 14:12:00    530s]       All  PG WNS: -0.010
[10/03 14:12:00    530s]       High PG WNS: -0.010
[10/03 14:12:00    530s]       All  PG TNS: -0.026
[10/03 14:12:00    530s]       High PG TNS: -0.026
[10/03 14:12:00    530s]       Low  PG TNS: 0.000
[10/03 14:12:00    530s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:12:00    530s] 
[10/03 14:12:00    530s] **INFO: flowCheckPoint #59 OptimizationPreEco
[10/03 14:12:00    530s] Running postRoute recovery in preEcoRoute mode
[10/03 14:12:00    530s] **optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2960.1M, totSessionCpu=0:08:51 **
[10/03 14:12:00    531s]   DRV Snapshot: (TGT)
[10/03 14:12:00    531s]          Tran DRV: 1 (1)
[10/03 14:12:00    531s]           Cap DRV: 0 (0)
[10/03 14:12:00    531s]        Fanout DRV: 0 (0)
[10/03 14:12:00    531s]            Glitch: 0 (0)
[10/03 14:12:00    531s] Checking DRV degradation...
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Recovery Manager:
[10/03 14:12:00    531s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[10/03 14:12:00    531s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:12:00    531s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:12:00    531s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:12:00    531s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4732.04M, totSessionCpu=0:08:51).
[10/03 14:12:00    531s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2958.9M, totSessionCpu=0:08:51 **
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s]   DRV Snapshot: (REF)
[10/03 14:12:00    531s]          Tran DRV: 1 (1)
[10/03 14:12:00    531s]           Cap DRV: 0 (0)
[10/03 14:12:00    531s]        Fanout DRV: 0 (0)
[10/03 14:12:00    531s]            Glitch: 0 (0)
[10/03 14:12:00    531s] Skipping post route harden opt
[10/03 14:12:00    531s] **INFO: Skipping refine place as no legal commits were detected
[10/03 14:12:00    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=4903.7M
[10/03 14:12:00    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=4903.7M
[10/03 14:12:00    531s] Default Rule : ""
[10/03 14:12:00    531s] Non Default Rules :
[10/03 14:12:00    531s] Worst Slack : -0.010 ns
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Start Layer Assignment ...
[10/03 14:12:00    531s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Select 0 cadidates out of 7264.
[10/03 14:12:00    531s] No critical nets selected. Skipped !
[10/03 14:12:00    531s] GigaOpt: setting up router preferences
[10/03 14:12:00    531s] GigaOpt: 0 nets assigned router directives
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Start Assign Priority Nets ...
[10/03 14:12:00    531s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:12:00    531s] Existing Priority Nets 0 (0.0%)
[10/03 14:12:00    531s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Set Prefer Layer Routing Effort ...
[10/03 14:12:00    531s] Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=4903.7M
[10/03 14:12:00    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=4903.7M
[10/03 14:12:00    531s] #optDebug: Start CG creation (mem=4903.7M)
[10/03 14:12:00    531s]  ...initializing CG  maxDriveDist 724.686000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.468500 
[10/03 14:12:00    531s] (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgPrt (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgEgp (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgPbk (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgNrb(cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgObs (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgCon (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s]  ...processing cgPdm (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4947.5M)
[10/03 14:12:00    531s] Default Rule : ""
[10/03 14:12:00    531s] Non Default Rules :
[10/03 14:12:00    531s] Worst Slack : -0.010 ns
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Start Layer Assignment ...
[10/03 14:12:00    531s] WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Select 0 cadidates out of 7264.
[10/03 14:12:00    531s] No critical nets selected. Skipped !
[10/03 14:12:00    531s] GigaOpt: setting up router preferences
[10/03 14:12:00    531s] GigaOpt: 0 nets assigned router directives
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] Start Assign Priority Nets ...
[10/03 14:12:00    531s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/03 14:12:00    531s] Existing Priority Nets 0 (0.0%)
[10/03 14:12:00    531s] Total Assign Priority Nets 65 (0.9%)
[10/03 14:12:00    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=4947.5M
[10/03 14:12:00    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=4947.5M
[10/03 14:12:00    531s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4947.5M, EPOCH TIME: 1696313520.791543
[10/03 14:12:00    531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:4949.0M, EPOCH TIME: 1696313520.806671
[10/03 14:12:00    531s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/03 14:12:00    531s] Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2901.4M, totSessionCpu=0:08:52 **
[10/03 14:12:00    531s] **INFO: flowCheckPoint #60 GlobalDetailRoute
[10/03 14:12:00    531s] -routeWithEco false                       # bool, default=false
[10/03 14:12:00    531s] -routeSelectedNetOnly false               # bool, default=false
[10/03 14:12:00    531s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/03 14:12:00    531s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/03 14:12:00    531s] Existing Dirty Nets : 0
[10/03 14:12:00    531s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/03 14:12:00    531s] Reset Dirty Nets : 0
[10/03 14:12:00    531s] *** EcoRoute #9 [begin] : totSession cpu/real = 0:08:51.7/0:07:56.5 (1.1), mem = 4675.0M
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] globalDetailRoute
[10/03 14:12:00    531s] 
[10/03 14:12:00    531s] #Start globalDetailRoute on Tue Oct  3 14:12:00 2023
[10/03 14:12:00    531s] #
[10/03 14:12:00    531s] ### Time Record (globalDetailRoute) is installed.
[10/03 14:12:00    531s] ### Time Record (Pre Callback) is installed.
[10/03 14:12:00    531s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 14378 access done (mem: 4700.980M)
[10/03 14:12:00    531s] ### Time Record (Pre Callback) is uninstalled.
[10/03 14:12:00    531s] ### Time Record (DB Import) is installed.
[10/03 14:12:00    531s] ### Time Record (Timing Data Generation) is installed.
[10/03 14:12:00    531s] ### Time Record (Timing Data Generation) is uninstalled.
[10/03 14:12:01    531s] ### Net info: total nets: 7264
[10/03 14:12:01    531s] ### Net info: dirty nets: 0
[10/03 14:12:01    531s] ### Net info: marked as disconnected nets: 0
[10/03 14:12:01    531s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/03 14:12:01    532s] #num needed restored net=0
[10/03 14:12:01    532s] #need_extraction net=0 (total=7264)
[10/03 14:12:01    532s] ### Net info: fully routed nets: 7198
[10/03 14:12:01    532s] ### Net info: trivial (< 2 pins) nets: 66
[10/03 14:12:01    532s] ### Net info: unrouted nets: 0
[10/03 14:12:01    532s] ### Net info: re-extraction nets: 0
[10/03 14:12:01    532s] ### Net info: ignored nets: 0
[10/03 14:12:01    532s] ### Net info: skip routing nets: 0
[10/03 14:12:01    532s] ### import design signature (180): route=68927025 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546229859 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:12:01    532s] ### Time Record (DB Import) is uninstalled.
[10/03 14:12:01    532s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[10/03 14:12:01    532s] #RTESIG:78da95d2b16ec3201000d0cef98a13c9e04a49ca9d3186b552d6b68adaae11ad7164c9c1
[10/03 14:12:01    532s] #       12e0217f5f944ea99ce29c98e0e9ee3858ae3e777b60845b2c3701393f20bcec89785a1b
[10/03 14:12:01    532s] #       8e823f111ed2d1c7335b2c57af6fef5896805b7e0928da7e30710d63b01e828db173c7c7
[10/03 14:12:01    532s] #       5f47a50084a273d11ead9f269aa0357db0507c0d43bf86e6eccca9fb86c6b666ece31f2e
[10/03 14:12:01    532s] #       9504860c8a107dda9d4c59130233631c128bd63be3cf934e2b715d7ac2600a887e9cd91e
[10/03 14:12:01    532s] #       2289fbb8be8757b5ca775ce919d79295cca3bac6dcf3a192025888c635c63769e0d68da7
[10/03 14:12:01    532s] #       5bb202e60667334a5d4d64ca6851e78de63943c853ef9729fcffa1080582ccfc63ac285f
[10/03 14:12:01    532s] #       506276ea09953312891989b40276f3660f3f756e36f8
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Skip comparing routing design signature in db-snapshot flow
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is installed.
[10/03 14:12:01    532s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bb38fe5891580155c05a19e254955247b2
[10/03 14:12:01    532s] #       9da1ff1eab4c45294e4f9e7c8fde7bef63b1fc7cde0223dc60bd8ec8f90ee1654bc4f35b
[10/03 14:12:01    532s] #       7314fc917097531f4fec7eb17c7d7bc7ba06dcf07340d5f5834d2b18a30b105d4a07bf7f
[10/03 14:12:01    532s] #       f8e5a81680501d7c727b17a61143d0d93e3aa8be86a15f417bf2f678f886d67576ecd31f
[10/03 14:12:01    532s] #       5c6a090c19543185fc3b29a90881d9310d194b2e781b4e939cd1e2b2f4048339208571a6
[10/03 14:12:01    532s] #       3d4412b7e1e616bc51baecb83133da928d2c434a61697da8a5001693f5ad0d6d1eb8f3e3
[10/03 14:12:01    532s] #       f11ad900f38377054a5f4c648a315c013bbbffff10d008551633bcc4107231ab20a14090
[10/03 14:12:01    532s] #       8583c786ca052516d793a17a869098216434b0ab9dddfd00595943ad
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:12:01    532s] ### Time Record (Global Routing) is installed.
[10/03 14:12:01    532s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:12:01    532s] #Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
[10/03 14:12:01    532s] #Total number of routable nets = 7198.
[10/03 14:12:01    532s] #Total number of nets in the design = 7264.
[10/03 14:12:01    532s] #7198 routable nets have routed wires.
[10/03 14:12:01    532s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/03 14:12:01    532s] #No nets have been global routed.
[10/03 14:12:01    532s] #Using multithreading with 8 threads.
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is installed.
[10/03 14:12:01    532s] #Start routing data preparation on Tue Oct  3 14:12:01 2023
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Minimum voltage of a net in the design = 0.000.
[10/03 14:12:01    532s] #Maximum voltage of a net in the design = 0.950.
[10/03 14:12:01    532s] #Voltage range [0.000 - 0.950] has 7262 nets.
[10/03 14:12:01    532s] #Voltage range [0.950 - 0.950] has 1 net.
[10/03 14:12:01    532s] #Voltage range [0.000 - 0.000] has 1 net.
[10/03 14:12:01    532s] #Build and mark too close pins for the same net.
[10/03 14:12:01    532s] ### Time Record (Cell Pin Access) is installed.
[10/03 14:12:01    532s] #Initial pin access analysis.
[10/03 14:12:01    532s] #Detail pin access analysis.
[10/03 14:12:01    532s] ### Time Record (Cell Pin Access) is uninstalled.
[10/03 14:12:01    532s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/03 14:12:01    532s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/03 14:12:01    532s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/03 14:12:01    532s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:12:01    532s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:12:01    532s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/03 14:12:01    532s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/03 14:12:01    532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.36 (MB), peak = 3387.12 (MB)
[10/03 14:12:01    532s] #Regenerating Ggrids automatically.
[10/03 14:12:01    532s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/03 14:12:01    532s] #Using automatically generated G-grids.
[10/03 14:12:01    532s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/03 14:12:01    532s] #Done routing data preparation.
[10/03 14:12:01    532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.07 (MB), peak = 3387.12 (MB)
[10/03 14:12:01    532s] #Found 0 nets for post-route si or timing fixing.
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Finished routing data preparation on Tue Oct  3 14:12:01 2023
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Cpu time = 00:00:00
[10/03 14:12:01    532s] #Elapsed time = 00:00:00
[10/03 14:12:01    532s] #Increased memory = 7.01 (MB)
[10/03 14:12:01    532s] #Total memory = 2906.07 (MB)
[10/03 14:12:01    532s] #Peak memory = 3387.12 (MB)
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:12:01    532s] ### Time Record (Global Routing) is installed.
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Start global routing on Tue Oct  3 14:12:01 2023
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #Start global routing initialization on Tue Oct  3 14:12:01 2023
[10/03 14:12:01    532s] #
[10/03 14:12:01    532s] #WARNING (NRGR-22) Design is already detail routed.
[10/03 14:12:01    532s] ### Time Record (Global Routing) is uninstalled.
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is installed.
[10/03 14:12:01    532s] ### Time Record (Data Preparation) is uninstalled.
[10/03 14:12:01    532s] ### track-assign external-init starts on Tue Oct  3 14:12:01 2023 with memory = 2905.98 (MB), peak = 3387.12 (MB)
[10/03 14:12:01    532s] ### Time Record (Track Assignment) is installed.
[10/03 14:12:01    532s] ### Time Record (Track Assignment) is uninstalled.
[10/03 14:12:01    532s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.3 GB --2.16 [8]--
[10/03 14:12:01    532s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/03 14:12:01    532s] #Cpu time = 00:00:01
[10/03 14:12:01    532s] #Elapsed time = 00:00:00
[10/03 14:12:01    532s] #Increased memory = 6.98 (MB)
[10/03 14:12:01    532s] #Total memory = 2905.98 (MB)
[10/03 14:12:01    532s] #Peak memory = 3387.12 (MB)
[10/03 14:12:01    532s] #Using multithreading with 8 threads.
[10/03 14:12:01    532s] ### Time Record (Detail Routing) is installed.
[10/03 14:12:01    532s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Start Detail Routing..
[10/03 14:12:01    533s] #start initial detail routing ...
[10/03 14:12:01    533s] ### Design has 0 dirty nets, has valid drcs
[10/03 14:12:01    533s] ### Routing stats:
[10/03 14:12:01    533s] #   number of violations = 0
[10/03 14:12:01    533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.34 (MB), peak = 3387.12 (MB)
[10/03 14:12:01    533s] #Complete Detail Routing.
[10/03 14:12:01    533s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:12:01    533s] #Total wire length = 104062 um.
[10/03 14:12:01    533s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:12:01    533s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:12:01    533s] #Total number of vias = 56978
[10/03 14:12:01    533s] #Up-Via Summary (total 56978):
[10/03 14:12:01    533s] #           
[10/03 14:12:01    533s] #-----------------------
[10/03 14:12:01    533s] # metal1          25313
[10/03 14:12:01    533s] # metal2          20887
[10/03 14:12:01    533s] # metal3           7589
[10/03 14:12:01    533s] # metal4           1959
[10/03 14:12:01    533s] # metal5           1230
[10/03 14:12:01    533s] #-----------------------
[10/03 14:12:01    533s] #                 56978 
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Total number of DRC violations = 0
[10/03 14:12:01    533s] ### Time Record (Detail Routing) is uninstalled.
[10/03 14:12:01    533s] #Cpu time = 00:00:00
[10/03 14:12:01    533s] #Elapsed time = 00:00:00
[10/03 14:12:01    533s] #Increased memory = 0.36 (MB)
[10/03 14:12:01    533s] #Total memory = 2906.34 (MB)
[10/03 14:12:01    533s] #Peak memory = 3387.12 (MB)
[10/03 14:12:01    533s] ### Time Record (Post Route Wire Spreading) is installed.
[10/03 14:12:01    533s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 600 ( 0.30000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 6 top_pin_layer = 6
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Start Post Route wire spreading..
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Start data preparation for wire spreading...
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Data preparation is done on Tue Oct  3 14:12:01 2023
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] ### track-assign engine-init starts on Tue Oct  3 14:12:01 2023 with memory = 2906.34 (MB), peak = 3387.12 (MB)
[10/03 14:12:01    533s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.3 GB --1.22 [8]--
[10/03 14:12:01    533s] #
[10/03 14:12:01    533s] #Start Post Route Wire Spread.
[10/03 14:12:02    533s] #Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
[10/03 14:12:02    534s] #Complete Post Route Wire Spread.
[10/03 14:12:02    534s] #
[10/03 14:12:02    534s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:12:02    534s] #Total wire length = 104062 um.
[10/03 14:12:02    534s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:12:02    534s] #Total number of vias = 56978
[10/03 14:12:02    534s] #Up-Via Summary (total 56978):
[10/03 14:12:02    534s] #           
[10/03 14:12:02    534s] #-----------------------
[10/03 14:12:02    534s] # metal1          25313
[10/03 14:12:02    534s] # metal2          20887
[10/03 14:12:02    534s] # metal3           7589
[10/03 14:12:02    534s] # metal4           1959
[10/03 14:12:02    534s] # metal5           1230
[10/03 14:12:02    534s] #-----------------------
[10/03 14:12:02    534s] #                 56978 
[10/03 14:12:02    534s] #
[10/03 14:12:02    534s] #   number of violations = 0
[10/03 14:12:02    534s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2894.06 (MB), peak = 3387.12 (MB)
[10/03 14:12:02    534s] #CELL_VIEW top,init has no DRC violation.
[10/03 14:12:02    534s] #Total number of DRC violations = 0
[10/03 14:12:02    534s] #Post Route wire spread is done.
[10/03 14:12:02    534s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/03 14:12:02    534s] #Total number of nets with non-default rule or having extra spacing = 5
[10/03 14:12:02    534s] #Total wire length = 104062 um.
[10/03 14:12:02    534s] #Total half perimeter of net bounding box = 84812 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal1 = 2847 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal2 = 26477 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal3 = 35964 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal4 = 20607 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal5 = 9004 um.
[10/03 14:12:02    534s] #Total wire length on LAYER metal6 = 9164 um.
[10/03 14:12:02    534s] #Total number of vias = 56978
[10/03 14:12:02    534s] #Up-Via Summary (total 56978):
[10/03 14:12:02    534s] #           
[10/03 14:12:02    534s] #-----------------------
[10/03 14:12:02    534s] # metal1          25313
[10/03 14:12:02    534s] # metal2          20887
[10/03 14:12:02    534s] # metal3           7589
[10/03 14:12:02    534s] # metal4           1959
[10/03 14:12:02    534s] # metal5           1230
[10/03 14:12:02    534s] #-----------------------
[10/03 14:12:02    534s] #                 56978 
[10/03 14:12:02    534s] #
[10/03 14:12:02    534s] #detailRoute Statistics:
[10/03 14:12:02    534s] #Cpu time = 00:00:01
[10/03 14:12:02    534s] #Elapsed time = 00:00:01
[10/03 14:12:02    534s] #Increased memory = -11.92 (MB)
[10/03 14:12:02    534s] #Total memory = 2894.06 (MB)
[10/03 14:12:02    534s] #Peak memory = 3387.12 (MB)
[10/03 14:12:02    534s] #Skip updating routing design signature in db-snapshot flow
[10/03 14:12:02    534s] ### global_detail_route design signature (193): route=323563501 flt_obj=0 vio=1905142130 shield_wire=1
[10/03 14:12:02    534s] ### Time Record (DB Export) is installed.
[10/03 14:12:02    534s] ### export design design signature (194): route=323563501 fixed_route=1131103708 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=508223828 dirty_area=0 del_dirty_area=0 cell=1858650859 placement=114666618 pin_access=377993816 inst_pattern=1
[10/03 14:12:02    534s] #	no debugging net set
[10/03 14:12:02    534s] ### Time Record (DB Export) is uninstalled.
[10/03 14:12:02    534s] ### Time Record (Post Callback) is installed.
[10/03 14:12:02    534s] ### Time Record (Post Callback) is uninstalled.
[10/03 14:12:02    534s] #
[10/03 14:12:02    534s] #globalDetailRoute statistics:
[10/03 14:12:02    534s] #Cpu time = 00:00:03
[10/03 14:12:02    534s] #Elapsed time = 00:00:01
[10/03 14:12:02    534s] #Increased memory = -10.91 (MB)
[10/03 14:12:02    534s] #Total memory = 2890.48 (MB)
[10/03 14:12:02    534s] #Peak memory = 3387.12 (MB)
[10/03 14:12:02    534s] #Number of warnings = 1
[10/03 14:12:02    534s] #Total number of warnings = 12
[10/03 14:12:02    534s] #Number of fails = 0
[10/03 14:12:02    534s] #Total number of fails = 0
[10/03 14:12:02    534s] #Complete globalDetailRoute on Tue Oct  3 14:12:02 2023
[10/03 14:12:02    534s] #
[10/03 14:12:02    534s] ### import design signature (195): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=377993816 inst_pattern=1
[10/03 14:12:02    534s] ### Time Record (globalDetailRoute) is uninstalled.
[10/03 14:12:02    534s] ### 
[10/03 14:12:02    534s] ###   Scalability Statistics
[10/03 14:12:02    534s] ### 
[10/03 14:12:02    534s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:12:02    534s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/03 14:12:02    534s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:12:02    534s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:00|             1.0|
[10/03 14:12:02    534s] ###   Entire Command                |        00:00:03|        00:00:01|             2.2|
[10/03 14:12:02    534s] ### --------------------------------+----------------+----------------+----------------+
[10/03 14:12:02    534s] ### 
[10/03 14:12:02    534s] *** EcoRoute #9 [finish] : cpu/real = 0:00:02.8/0:00:01.3 (2.2), totSession cpu/real = 0:08:54.5/0:07:57.9 (1.1), mem = 4660.4M
[10/03 14:12:02    534s] 
[10/03 14:12:02    534s] =============================================================================================
[10/03 14:12:02    534s]  Step TAT Report for EcoRoute #9                                                21.13-s100_1
[10/03 14:12:02    534s] =============================================================================================
[10/03 14:12:02    534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:12:02    534s] ---------------------------------------------------------------------------------------------
[10/03 14:12:02    534s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:02    534s] [ DetailRoute            ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.4    4.1
[10/03 14:12:02    534s] [ MISC                   ]          0:00:01.2  (  93.2 % )     0:00:01.2 /  0:00:02.5    2.0
[10/03 14:12:02    534s] ---------------------------------------------------------------------------------------------
[10/03 14:12:02    534s]  EcoRoute #9 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.8    2.2
[10/03 14:12:02    534s] ---------------------------------------------------------------------------------------------
[10/03 14:12:02    534s] 
[10/03 14:12:02    534s] **optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2884.1M, totSessionCpu=0:08:55 **
[10/03 14:12:02    534s] New Signature Flow (restoreNanoRouteOptions) ....
[10/03 14:12:02    534s] **INFO: flowCheckPoint #61 PostEcoSummary
[10/03 14:12:02    534s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[10/03 14:12:02    534s] Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
[10/03 14:12:02    534s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/03 14:12:02    534s] RC Extraction called in multi-corner(1) mode.
[10/03 14:12:02    534s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/03 14:12:02    534s] Type 'man IMPEXT-6197' for more detail.
[10/03 14:12:02    534s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/03 14:12:02    534s] * Layer Id             : 1 - M1
[10/03 14:12:02    534s]       Thickness        : 0.13
[10/03 14:12:02    534s]       Min Width        : 0.07
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] * Layer Id             : 2 - M2
[10/03 14:12:02    534s]       Thickness        : 0.14
[10/03 14:12:02    534s]       Min Width        : 0.07
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] * Layer Id             : 3 - M3
[10/03 14:12:02    534s]       Thickness        : 0.14
[10/03 14:12:02    534s]       Min Width        : 0.07
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] * Layer Id             : 4 - M4
[10/03 14:12:02    534s]       Thickness        : 0.28
[10/03 14:12:02    534s]       Min Width        : 0.14
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] * Layer Id             : 5 - M5
[10/03 14:12:02    534s]       Thickness        : 0.28
[10/03 14:12:02    534s]       Min Width        : 0.14
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] * Layer Id             : 6 - M6
[10/03 14:12:02    534s]       Thickness        : 0.28
[10/03 14:12:02    534s]       Min Width        : 0.14
[10/03 14:12:02    534s]       Layer Dielectric : 4.1
[10/03 14:12:02    534s] extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
[10/03 14:12:02    534s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[10/03 14:12:02    534s]       RC Corner Indexes            0   
[10/03 14:12:02    534s] Capacitance Scaling Factor   : 1.00000 
[10/03 14:12:02    534s] Coupling Cap. Scaling Factor : 1.00000 
[10/03 14:12:02    534s] Resistance Scaling Factor    : 1.00000 
[10/03 14:12:02    534s] Clock Cap. Scaling Factor    : 1.00000 
[10/03 14:12:02    534s] Clock Res. Scaling Factor    : 1.00000 
[10/03 14:12:02    534s] Shrink Factor                : 1.00000
[10/03 14:12:02    534s] 
[10/03 14:12:02    534s] Trim Metal Layers:
[10/03 14:12:02    534s] LayerId::1 widthSet size::1
[10/03 14:12:02    534s] LayerId::2 widthSet size::1
[10/03 14:12:02    534s] LayerId::3 widthSet size::1
[10/03 14:12:02    534s] LayerId::4 widthSet size::1
[10/03 14:12:02    534s] LayerId::5 widthSet size::1
[10/03 14:12:02    534s] LayerId::6 widthSet size::1
[10/03 14:12:02    534s] eee: pegSigSF::1.070000
[10/03 14:12:02    534s] Initializing multi-corner resistance tables ...
[10/03 14:12:02    534s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:12:02    534s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:12:02    534s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:12:02    534s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:12:02    534s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:12:02    534s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:12:02    534s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:12:02    534s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4660.4M)
[10/03 14:12:02    534s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for storing RC.
[10/03 14:12:02    534s] Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4704.4M)
[10/03 14:12:02    534s] Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4704.4M)
[10/03 14:12:02    534s] Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4704.4M)
[10/03 14:12:02    534s] Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4704.4M)
[10/03 14:12:02    534s] Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4704.4M)
[10/03 14:12:02    534s] Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4704.4M)
[10/03 14:12:02    535s] Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4704.4M)
[10/03 14:12:02    535s] Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4704.4M)
[10/03 14:12:02    535s] Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4704.4M)
[10/03 14:12:03    535s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 4708.4M)
[10/03 14:12:03    535s] Number of Extracted Resistors     : 136783
[10/03 14:12:03    535s] Number of Extracted Ground Cap.   : 143971
[10/03 14:12:03    535s] Number of Extracted Coupling Cap. : 269860
[10/03 14:12:03    535s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4677.871M)
[10/03 14:12:03    535s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/03 14:12:03    535s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4677.9M)
[10/03 14:12:03    535s] Creating parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb_Filter.rcdb.d' for storing RC.
[10/03 14:12:03    535s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 7198 access done (mem: 4681.871M)
[10/03 14:12:03    535s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4681.871M)
[10/03 14:12:03    535s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4681.871M)
[10/03 14:12:03    535s] processing rcdb (/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d) for hinst (top) of cell (top);
[10/03 14:12:04    536s] Closing parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d': 0 access done (mem: 4681.871M)
[10/03 14:12:04    536s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4681.871M)
[10/03 14:12:04    536s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4681.871M)
[10/03 14:12:04    536s] **optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2764.5M, totSessionCpu=0:08:56 **
[10/03 14:12:04    536s] Starting delay calculation for Setup views
[10/03 14:12:04    536s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/03 14:12:04    536s] AAE_INFO: resetNetProps viewIdx 0 
[10/03 14:12:04    536s] Starting SI iteration 1 using Infinite Timing Windows
[10/03 14:12:04    536s] #################################################################################
[10/03 14:12:04    536s] # Design Stage: PostRoute
[10/03 14:12:04    536s] # Design Name: top
[10/03 14:12:04    536s] # Design Mode: 45nm
[10/03 14:12:04    536s] # Analysis Mode: MMMC OCV 
[10/03 14:12:04    536s] # Parasitics Mode: SPEF/RCDB 
[10/03 14:12:04    536s] # Signoff Settings: SI On 
[10/03 14:12:04    536s] #################################################################################
[10/03 14:12:04    536s] Topological Sorting (REAL = 0:00:00.0, MEM = 4634.6M, InitMEM = 4634.6M)
[10/03 14:12:04    536s] Setting infinite Tws ...
[10/03 14:12:04    536s] First Iteration Infinite Tw... 
[10/03 14:12:04    536s] Calculate early delays in OCV mode...
[10/03 14:12:04    536s] Calculate late delays in OCV mode...
[10/03 14:12:04    536s] Start delay calculation (fullDC) (8 T). (MEM=4634.55)
[10/03 14:12:04    537s] 
[10/03 14:12:04    537s] Trim Metal Layers:
[10/03 14:12:04    537s] LayerId::1 widthSet size::1
[10/03 14:12:04    537s] LayerId::2 widthSet size::1
[10/03 14:12:04    537s] LayerId::3 widthSet size::1
[10/03 14:12:04    537s] LayerId::4 widthSet size::1
[10/03 14:12:04    537s] LayerId::5 widthSet size::1
[10/03 14:12:04    537s] LayerId::6 widthSet size::1
[10/03 14:12:04    537s] eee: pegSigSF::1.070000
[10/03 14:12:04    537s] Initializing multi-corner resistance tables ...
[10/03 14:12:04    537s] eee: l::1 avDens::0.119432 usedTrk::943.514639 availTrk::7900.000000 sigTrk::943.514639
[10/03 14:12:04    537s] eee: l::2 avDens::0.346606 usedTrk::2068.688642 availTrk::5968.421053 sigTrk::2068.688642
[10/03 14:12:04    537s] eee: l::3 avDens::0.340813 usedTrk::2726.504848 availTrk::8000.000000 sigTrk::2726.504848
[10/03 14:12:04    537s] eee: l::4 avDens::0.397490 usedTrk::1570.086852 availTrk::3950.000000 sigTrk::1570.086852
[10/03 14:12:04    537s] eee: l::5 avDens::0.273846 usedTrk::1067.998430 availTrk::3900.000000 sigTrk::1067.998430
[10/03 14:12:04    537s] eee: l::6 avDens::0.277814 usedTrk::1097.366959 availTrk::3950.000000 sigTrk::1097.366959
[10/03 14:12:04    537s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.378958 ; uaWl: 1.000000 ; uaWlH: 0.372100 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.463400 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.158500 ;
[10/03 14:12:04    537s] End AAE Lib Interpolated Model. (MEM=4646.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:12:04    537s] Opening parasitic data file '/tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d' for reading (mem: 4646.160M)
[10/03 14:12:04    537s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4648.2M)
[10/03 14:12:04    537s] AAE_INFO: 8 threads acquired from CTE.
[10/03 14:12:05    540s] Total number of fetched objects 7470
[10/03 14:12:05    540s] AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
[10/03 14:12:05    540s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/03 14:12:05    540s] End delay calculation. (MEM=4978.63 CPU=0:00:03.2 REAL=0:00:00.0)
[10/03 14:12:05    540s] End delay calculation (fullDC). (MEM=4978.63 CPU=0:00:03.5 REAL=0:00:01.0)
[10/03 14:12:05    540s] *** CDM Built up (cpu=0:00:04.0  real=0:00:01.0  mem= 4978.6M) ***
[10/03 14:12:05    540s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4978.6M)
[10/03 14:12:05    540s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/03 14:12:05    540s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4978.6M)
[10/03 14:12:05    540s] Starting SI iteration 2
[10/03 14:12:05    541s] Calculate early delays in OCV mode...
[10/03 14:12:05    541s] Calculate late delays in OCV mode...
[10/03 14:12:05    541s] Start delay calculation (fullDC) (8 T). (MEM=4635.75)
[10/03 14:12:05    541s] End AAE Lib Interpolated Model. (MEM=4635.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:12:05    542s] Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
[10/03 14:12:05    542s] Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
[10/03 14:12:05    542s] Total number of fetched objects 7470
[10/03 14:12:05    542s] AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
[10/03 14:12:05    542s] End delay calculation. (MEM=4982.26 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:12:05    542s] End delay calculation (fullDC). (MEM=4982.26 CPU=0:00:01.0 REAL=0:00:00.0)
[10/03 14:12:05    542s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4982.3M) ***
[10/03 14:12:06    542s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:09:03 mem=4980.3M)
[10/03 14:12:06    542s] End AAE Lib Interpolated Model. (MEM=4980.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/03 14:12:06    542s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4980.3M, EPOCH TIME: 1696313526.150070
[10/03 14:12:06    542s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:5012.3M, EPOCH TIME: 1696313526.162214
[10/03 14:12:06    542s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **
[10/03 14:12:06    542s] Executing marking Critical Nets1
[10/03 14:12:06    542s] **INFO: flowCheckPoint #62 OptimizationRecovery
[10/03 14:12:06    542s] *** Timing NOT met, worst failing slack is -0.010
[10/03 14:12:06    542s] *** Check timing (0:00:00.0)
[10/03 14:12:06    542s] VT info 0 0
[10/03 14:12:06    542s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[10/03 14:12:06    542s] Running postRoute recovery in postEcoRoute mode
[10/03 14:12:06    542s] **optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **
[10/03 14:12:06    543s]   Timing/DRV Snapshot: (TGT)
[10/03 14:12:06    543s]      Weighted WNS: -0.010
[10/03 14:12:06    543s]       All  PG WNS: -0.010
[10/03 14:12:06    543s]       High PG WNS: -0.010
[10/03 14:12:06    543s]       All  PG TNS: -0.026
[10/03 14:12:06    543s]       High PG TNS: -0.026
[10/03 14:12:06    543s]       Low  PG TNS: 0.000
[10/03 14:12:06    543s]          Tran DRV: 1 (1)
[10/03 14:12:06    543s]           Cap DRV: 0 (0)
[10/03 14:12:06    543s]        Fanout DRV: 0 (0)
[10/03 14:12:06    543s]            Glitch: 0 (0)
[10/03 14:12:06    543s]    Category Slack: { [L, -0.010] [H, -0.010] }
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] Checking setup slack degradation ...
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] Recovery Manager:
[10/03 14:12:06    543s]   Low  Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.150) - Skip
[10/03 14:12:06    543s]   High Effort WNS Jump: 0.000 (REF: -0.010, TGT: -0.010, Threshold: 0.075) - Skip
[10/03 14:12:06    543s]   Low  Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 50.000) - Skip
[10/03 14:12:06    543s]   High Effort TNS Jump: 0.000 (REF: -0.026, TGT: -0.026, Threshold: 25.000) - Skip
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] Checking DRV degradation...
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] Recovery Manager:
[10/03 14:12:06    543s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[10/03 14:12:06    543s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:12:06    543s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:12:06    543s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/03 14:12:06    543s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4674.57M, totSessionCpu=0:09:03).
[10/03 14:12:06    543s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **
[10/03 14:12:06    543s] 
[10/03 14:12:06    543s] Latch borrow mode reset to max_borrow
[10/03 14:12:06    543s] **INFO: flowCheckPoint #63 FinalSummary
[10/03 14:12:06    543s] Reported timing to dir ./timingReports
[10/03 14:12:06    543s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2897.9M, totSessionCpu=0:09:03 **
[10/03 14:12:06    543s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4644.1M, EPOCH TIME: 1696313526.437576
[10/03 14:12:06    543s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:4676.1M, EPOCH TIME: 1696313526.449649
[10/03 14:12:09    544s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2900.9M, totSessionCpu=0:09:04 **
[10/03 14:12:09    544s]  ReSet Options after AAE Based Opt flow 
[10/03 14:12:09    544s] *** Finished optDesign ***
[10/03 14:12:09    544s] 
[10/03 14:12:09    544s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.3 real=0:00:19.1)
[10/03 14:12:09    544s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:12:09    544s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:04.4)
[10/03 14:12:09    544s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.0 real=0:00:02.9)
[10/03 14:12:09    544s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:12:09    544s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:12:09    544s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[10/03 14:12:09    544s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.8 real=0:00:02.8)
[10/03 14:12:09    544s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.3)
[10/03 14:12:09    544s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.9 real=0:00:01.3)
[10/03 14:12:09    544s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.6 real=0:00:01.8)
[10/03 14:12:09    544s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:12:09    544s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[10/03 14:12:09    544s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/03 14:12:09    544s] Deleting Lib Analyzer.
[10/03 14:12:09    544s] Info: Destroy the CCOpt slew target map.
[10/03 14:12:09    544s] clean pInstBBox. size 0
[10/03 14:12:09    544s] All LLGs are deleted
[10/03 14:12:09    544s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4673.9M, EPOCH TIME: 1696313529.625579
[10/03 14:12:09    544s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4673.9M, EPOCH TIME: 1696313529.625695
[10/03 14:12:09    544s] Info: pop threads available for lower-level modules during optimization.
[10/03 14:12:09    544s] *** optDesign #9 [finish] : cpu/real = 0:00:33.4/0:00:18.7 (1.8), totSession cpu/real = 0:09:04.2/0:08:05.2 (1.1), mem = 4673.9M
[10/03 14:12:09    544s] 
[10/03 14:12:09    544s] =============================================================================================
[10/03 14:12:09    544s]  Final TAT Report for optDesign #9                                              21.13-s100_1
[10/03 14:12:09    544s] =============================================================================================
[10/03 14:12:09    544s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/03 14:12:09    544s] ---------------------------------------------------------------------------------------------
[10/03 14:12:09    544s] [ InitOpt                ]      1   0:00:00.7  (   3.6 % )     0:00:00.8 /  0:00:01.4    1.8
[10/03 14:12:09    544s] [ WnsOpt                 ]      1   0:00:01.8  (   9.5 % )     0:00:01.9 /  0:00:04.2    2.2
[10/03 14:12:09    544s] [ TnsOpt                 ]      1   0:00:00.8  (   4.1 % )     0:00:00.8 /  0:00:01.2    1.5
[10/03 14:12:09    544s] [ DrvOpt                 ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.1    1.3
[10/03 14:12:09    544s] [ SkewClock              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/03 14:12:09    544s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/03 14:12:09    544s] [ LayerAssignment        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:12:09    544s] [ BuildHoldData          ]      1   0:00:00.7  (   3.8 % )     0:00:02.8 /  0:00:09.6    3.4
[10/03 14:12:09    544s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.7 % )     0:00:03.6 /  0:00:02.0    0.5
[10/03 14:12:09    544s] [ DrvReport              ]      9   0:00:03.3  (  17.7 % )     0:00:03.3 /  0:00:01.7    0.5
[10/03 14:12:09    544s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[10/03 14:12:09    544s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.0
[10/03 14:12:09    544s] [ EcoRoute               ]      1   0:00:01.3  (   7.0 % )     0:00:01.3 /  0:00:02.8    2.2
[10/03 14:12:09    544s] [ ExtractRC              ]      2   0:00:04.3  (  23.1 % )     0:00:04.3 /  0:00:03.4    0.8
[10/03 14:12:09    544s] [ TimingUpdate           ]     12   0:00:00.4  (   2.4 % )     0:00:03.8 /  0:00:14.9    4.0
[10/03 14:12:09    544s] [ FullDelayCalc          ]      3   0:00:03.3  (  17.8 % )     0:00:03.3 /  0:00:13.1    3.9
[10/03 14:12:09    544s] [ TimingReport           ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.8
[10/03 14:12:09    544s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/03 14:12:09    544s] [ MISC                   ]          0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    0.8
[10/03 14:12:09    544s] ---------------------------------------------------------------------------------------------
[10/03 14:12:09    544s]  optDesign #9 TOTAL                 0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:33.4    1.8
[10/03 14:12:09    544s] ---------------------------------------------------------------------------------------------
[10/03 14:12:09    544s] 
[10/03 14:12:09    544s] 
[10/03 14:12:09    544s] TimeStamp Deleting Cell Server Begin ...
[10/03 14:12:09    544s] 
[10/03 14:12:09    544s] TimeStamp Deleting Cell Server End ...
[10/03 14:12:42    548s] 
[10/03 14:12:42    548s] *** Memory Usage v#1 (Current mem = 4669.957M, initial mem = 387.363M) ***
[10/03 14:12:42    548s] 
[10/03 14:12:42    548s] *** Summary of all messages that are not suppressed in this session:
[10/03 14:12:42    548s] Severity  ID               Count  Summary                                  
[10/03 14:12:42    548s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/03 14:12:42    548s] WARNING   IMPEXT-6197         20  The Cap table file is not specified. Thi...
[10/03 14:12:42    548s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[10/03 14:12:42    548s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[10/03 14:12:42    548s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[10/03 14:12:42    548s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/03 14:12:42    548s] WARNING   IMPEXT-3518         19  The lower process node is set (using com...
[10/03 14:12:42    548s] WARNING   IMPEXT-3032         19  Because the cap table file was not provi...
[10/03 14:12:42    548s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/03 14:12:42    548s] WARNING   IMPVFG-1198          3  The number of CPUs requested %d is large...
[10/03 14:12:42    548s] WARNING   IMPPP-133        15074  The block boundary of the '%s' instance ...
[10/03 14:12:42    548s] WARNING   IMPPP-136            2  The currently specified %s spacing %f %s...
[10/03 14:12:42    548s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[10/03 14:12:42    548s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[10/03 14:12:42    548s] WARNING   IMPPP-220            1  The power planner does not create core r...
[10/03 14:12:42    548s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[10/03 14:12:42    548s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[10/03 14:12:42    548s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[10/03 14:12:42    548s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[10/03 14:12:42    548s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/03 14:12:42    548s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/03 14:12:42    548s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[10/03 14:12:42    548s] WARNING   IMPOPT-7293          9  Vt partitioning has found only one parti...
[10/03 14:12:42    548s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[10/03 14:12:42    548s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[10/03 14:12:42    548s] ERROR     TCLCMD-1129          1  Design must be in memory before running ...
[10/03 14:12:42    548s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/03 14:12:42    548s] *** Message Summary: 15181 warning(s), 4 error(s)
[10/03 14:12:42    548s] 
[10/03 14:12:42    548s] --- Ending "Innovus" (totcpu=0:09:08, real=0:08:42, mem=4670.0M) ---
