// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "V_read.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic V_read::ap_const_logic_0 = sc_dt::Log_0;
const sc_logic V_read::ap_const_logic_1 = sc_dt::Log_1;
const bool V_read::ap_const_boolean_1 = true;
const sc_lv<27> V_read::ap_const_lv27_0 = "000000000000000000000000000";
const sc_lv<32> V_read::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> V_read::ap_const_lv1_0 = "0";
const sc_lv<2> V_read::ap_const_lv2_0 = "00";
const sc_lv<2> V_read::ap_const_lv2_1 = "1";

V_read::V_read(sc_module_name name) : sc_module(name), mVcdFile(0) {
    voltagesBackup_U = new V_read_voltagesBabkb("voltagesBackup_U");
    voltagesBackup_U->clk(ap_clk);
    voltagesBackup_U->reset(ap_rst);
    voltagesBackup_U->i_address0(readVoltages_U0_voltagesBackup_address0);
    voltagesBackup_U->i_ce0(readVoltages_U0_voltagesBackup_ce0);
    voltagesBackup_U->i_we0(readVoltages_U0_voltagesBackup_we0);
    voltagesBackup_U->i_d0(readVoltages_U0_voltagesBackup_d0);
    voltagesBackup_U->i_q0(voltagesBackup_i_q0);
    voltagesBackup_U->i_address1(readVoltages_U0_voltagesBackup_address1);
    voltagesBackup_U->i_ce1(readVoltages_U0_voltagesBackup_ce1);
    voltagesBackup_U->i_we1(readVoltages_U0_voltagesBackup_we1);
    voltagesBackup_U->i_d1(readVoltages_U0_voltagesBackup_d1);
    voltagesBackup_U->i_q1(voltagesBackup_i_q1);
    voltagesBackup_U->t_address0(writeV2calc_U0_voltagesBackup_address0);
    voltagesBackup_U->t_ce0(writeV2calc_U0_voltagesBackup_ce0);
    voltagesBackup_U->t_we0(ap_var_for_const0);
    voltagesBackup_U->t_d0(ap_var_for_const1);
    voltagesBackup_U->t_q0(voltagesBackup_t_q0);
    voltagesBackup_U->t_address1(writeV2calc_U0_voltagesBackup_address1);
    voltagesBackup_U->t_ce1(writeV2calc_U0_voltagesBackup_ce1);
    voltagesBackup_U->t_we1(ap_var_for_const0);
    voltagesBackup_U->t_d1(ap_var_for_const1);
    voltagesBackup_U->t_q1(voltagesBackup_t_q1);
    voltagesBackup_U->i_ce(ap_var_for_const2);
    voltagesBackup_U->t_ce(ap_var_for_const2);
    voltagesBackup_U->i_full_n(voltagesBackup_i_full_n);
    voltagesBackup_U->i_write(readVoltages_U0_ap_done);
    voltagesBackup_U->t_empty_n(voltagesBackup_t_empty_n);
    voltagesBackup_U->t_read(writeV2calc_U0_ap_ready);
    V_read_entry201214_U0 = new V_read_entry201214("V_read_entry201214_U0");
    V_read_entry201214_U0->ap_clk(ap_clk);
    V_read_entry201214_U0->ap_rst(ap_rst);
    V_read_entry201214_U0->ap_start(V_read_entry201214_U0_ap_start);
    V_read_entry201214_U0->start_full_n(start_for_indexGeneration_U0_full_n);
    V_read_entry201214_U0->ap_done(V_read_entry201214_U0_ap_done);
    V_read_entry201214_U0->ap_continue(V_read_entry201214_U0_ap_continue);
    V_read_entry201214_U0->ap_idle(V_read_entry201214_U0_ap_idle);
    V_read_entry201214_U0->ap_ready(V_read_entry201214_U0_ap_ready);
    V_read_entry201214_U0->start_out(V_read_entry201214_U0_start_out);
    V_read_entry201214_U0->start_write(V_read_entry201214_U0_start_write);
    V_read_entry201214_U0->scalar_simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMBERS_V_dout);
    V_read_entry201214_U0->scalar_simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMBERS_V_empty_n);
    V_read_entry201214_U0->scalar_simConfig_BLOCK_NUMBERS_V_read(V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_out_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_out_full_n(simConfig_BLOCK_NUMBERS_V_out_full_n);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_out_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write);
    V_read_entry201214_U0->scalar_simConfig_rowsToSimulate_V_dout(simConfig_rowsToSimulate_V_dout);
    V_read_entry201214_U0->scalar_simConfig_rowsToSimulate_V_empty_n(simConfig_rowsToSimulate_V_empty_n);
    V_read_entry201214_U0->scalar_simConfig_rowsToSimulate_V_read(V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_out_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_out_full_n(simConfig_rowsToSimulate_V_out_full_n);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_out_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write);
    V_read_entry201214_U0->simConfig_rowBegin_V_dout(simConfig_rowBegin_V_dout);
    V_read_entry201214_U0->simConfig_rowBegin_V_empty_n(simConfig_rowBegin_V_empty_n);
    V_read_entry201214_U0->simConfig_rowBegin_V_read(V_read_entry201214_U0_simConfig_rowBegin_V_read);
    V_read_entry201214_U0->simConfig_rowEnd_V_dout(simConfig_rowEnd_V_dout);
    V_read_entry201214_U0->simConfig_rowEnd_V_empty_n(simConfig_rowEnd_V_empty_n);
    V_read_entry201214_U0->simConfig_rowEnd_V_read(V_read_entry201214_U0_simConfig_rowEnd_V_read);
    V_read_entry201214_U0->p_read(V_SIZE_read);
    V_read_entry201214_U0->simConfig_rowBegin_V_channel_i_din(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din);
    V_read_entry201214_U0->simConfig_rowBegin_V_channel_i_full_n(simConfig_rowBegin_V_3_full_n);
    V_read_entry201214_U0->simConfig_rowBegin_V_channel_i_write(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write);
    V_read_entry201214_U0->simConfig_rowEnd_V_channel_i_din(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din);
    V_read_entry201214_U0->simConfig_rowEnd_V_channel_i_full_n(simConfig_rowEnd_V_c_full_n);
    V_read_entry201214_U0->simConfig_rowEnd_V_channel_i_write(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_channel_i_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_channel_i_full_n(simConfig_rowsToSimu_full_n);
    V_read_entry201214_U0->simConfig_rowsToSimulate_V_channel_i_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel_i_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel_i_full_n(simConfig_BLOCK_NUMB_6_full_n);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel_i_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel1_i_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel1_i_full_n(simConfig_BLOCK_NUMB_full_n);
    V_read_entry201214_U0->simConfig_BLOCK_NUMBERS_V_channel1_i_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write);
    V_read_entry201214_U0->V_SIZE_channel_i_din(V_read_entry201214_U0_V_SIZE_channel_i_din);
    V_read_entry201214_U0->V_SIZE_channel_i_full_n(V_SIZE_channel_i_full_n);
    V_read_entry201214_U0->V_SIZE_channel_i_write(V_read_entry201214_U0_V_SIZE_channel_i_write);
    readVoltages_U0 = new readVoltages("readVoltages_U0");
    readVoltages_U0->ap_clk(ap_clk);
    readVoltages_U0->ap_rst(ap_rst);
    readVoltages_U0->ap_start(readVoltages_U0_ap_start);
    readVoltages_U0->ap_done(readVoltages_U0_ap_done);
    readVoltages_U0->ap_continue(readVoltages_U0_ap_continue);
    readVoltages_U0->ap_idle(readVoltages_U0_ap_idle);
    readVoltages_U0->ap_ready(readVoltages_U0_ap_ready);
    readVoltages_U0->voltagesBackup_address0(readVoltages_U0_voltagesBackup_address0);
    readVoltages_U0->voltagesBackup_ce0(readVoltages_U0_voltagesBackup_ce0);
    readVoltages_U0->voltagesBackup_we0(readVoltages_U0_voltagesBackup_we0);
    readVoltages_U0->voltagesBackup_d0(readVoltages_U0_voltagesBackup_d0);
    readVoltages_U0->voltagesBackup_address1(readVoltages_U0_voltagesBackup_address1);
    readVoltages_U0->voltagesBackup_ce1(readVoltages_U0_voltagesBackup_ce1);
    readVoltages_U0->voltagesBackup_we1(readVoltages_U0_voltagesBackup_we1);
    readVoltages_U0->voltagesBackup_d1(readVoltages_U0_voltagesBackup_d1);
    readVoltages_U0->V_SIZE_dout(V_SIZE_channel_i_dout);
    readVoltages_U0->V_SIZE_empty_n(V_SIZE_channel_i_empty_n);
    readVoltages_U0->V_SIZE_read(readVoltages_U0_V_SIZE_read);
    readVoltages_U0->V_data_V_data_0_dout(V_data_V_data_0_dout);
    readVoltages_U0->V_data_V_data_0_empty_n(V_data_V_data_0_empty_n);
    readVoltages_U0->V_data_V_data_0_read(readVoltages_U0_V_data_V_data_0_read);
    readVoltages_U0->V_data_V_data_1_dout(V_data_V_data_1_dout);
    readVoltages_U0->V_data_V_data_1_empty_n(V_data_V_data_1_empty_n);
    readVoltages_U0->V_data_V_data_1_read(readVoltages_U0_V_data_V_data_1_read);
    readVoltages_U0->V_data_V_data_2_dout(V_data_V_data_2_dout);
    readVoltages_U0->V_data_V_data_2_empty_n(V_data_V_data_2_empty_n);
    readVoltages_U0->V_data_V_data_2_read(readVoltages_U0_V_data_V_data_2_read);
    readVoltages_U0->V_data_V_data_3_dout(V_data_V_data_3_dout);
    readVoltages_U0->V_data_V_data_3_empty_n(V_data_V_data_3_empty_n);
    readVoltages_U0->V_data_V_data_3_read(readVoltages_U0_V_data_V_data_3_read);
    indexGeneration_U0 = new indexGeneration("indexGeneration_U0");
    indexGeneration_U0->ap_clk(ap_clk);
    indexGeneration_U0->ap_rst(ap_rst);
    indexGeneration_U0->ap_start(indexGeneration_U0_ap_start);
    indexGeneration_U0->ap_done(indexGeneration_U0_ap_done);
    indexGeneration_U0->ap_continue(indexGeneration_U0_ap_continue);
    indexGeneration_U0->ap_idle(indexGeneration_U0_ap_idle);
    indexGeneration_U0->ap_ready(indexGeneration_U0_ap_ready);
    indexGeneration_U0->simConfig_rowBegin_V_dout(simConfig_rowBegin_V_3_dout);
    indexGeneration_U0->simConfig_rowBegin_V_empty_n(simConfig_rowBegin_V_3_empty_n);
    indexGeneration_U0->simConfig_rowBegin_V_read(indexGeneration_U0_simConfig_rowBegin_V_read);
    indexGeneration_U0->simConfig_rowEnd_V_dout(simConfig_rowEnd_V_c_dout);
    indexGeneration_U0->simConfig_rowEnd_V_empty_n(simConfig_rowEnd_V_c_empty_n);
    indexGeneration_U0->simConfig_rowEnd_V_read(indexGeneration_U0_simConfig_rowEnd_V_read);
    indexGeneration_U0->simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMB_dout);
    indexGeneration_U0->simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMB_empty_n);
    indexGeneration_U0->simConfig_BLOCK_NUMBERS_V_read(indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read);
    indexGeneration_U0->Vi_idx_V_data_V_0_din(indexGeneration_U0_Vi_idx_V_data_V_0_din);
    indexGeneration_U0->Vi_idx_V_data_V_0_full_n(Vi_idx_V_data_V_0_full_n);
    indexGeneration_U0->Vi_idx_V_data_V_0_write(indexGeneration_U0_Vi_idx_V_data_V_0_write);
    indexGeneration_U0->Vi_idx_V_data_V_1_din(indexGeneration_U0_Vi_idx_V_data_V_1_din);
    indexGeneration_U0->Vi_idx_V_data_V_1_full_n(Vi_idx_V_data_V_1_full_n);
    indexGeneration_U0->Vi_idx_V_data_V_1_write(indexGeneration_U0_Vi_idx_V_data_V_1_write);
    indexGeneration_U0->Vi_idx_V_data_V_2_din(indexGeneration_U0_Vi_idx_V_data_V_2_din);
    indexGeneration_U0->Vi_idx_V_data_V_2_full_n(Vi_idx_V_data_V_2_full_n);
    indexGeneration_U0->Vi_idx_V_data_V_2_write(indexGeneration_U0_Vi_idx_V_data_V_2_write);
    indexGeneration_U0->Vi_idx_V_data_V_3_din(indexGeneration_U0_Vi_idx_V_data_V_3_din);
    indexGeneration_U0->Vi_idx_V_data_V_3_full_n(Vi_idx_V_data_V_3_full_n);
    indexGeneration_U0->Vi_idx_V_data_V_3_write(indexGeneration_U0_Vi_idx_V_data_V_3_write);
    indexGeneration_U0->Vj_idx_V_data_V_0_din(indexGeneration_U0_Vj_idx_V_data_V_0_din);
    indexGeneration_U0->Vj_idx_V_data_V_0_full_n(Vj_idx_V_data_V_0_full_n);
    indexGeneration_U0->Vj_idx_V_data_V_0_write(indexGeneration_U0_Vj_idx_V_data_V_0_write);
    indexGeneration_U0->Vj_idx_V_data_V_1_din(indexGeneration_U0_Vj_idx_V_data_V_1_din);
    indexGeneration_U0->Vj_idx_V_data_V_1_full_n(Vj_idx_V_data_V_1_full_n);
    indexGeneration_U0->Vj_idx_V_data_V_1_write(indexGeneration_U0_Vj_idx_V_data_V_1_write);
    indexGeneration_U0->Vj_idx_V_data_V_2_din(indexGeneration_U0_Vj_idx_V_data_V_2_din);
    indexGeneration_U0->Vj_idx_V_data_V_2_full_n(Vj_idx_V_data_V_2_full_n);
    indexGeneration_U0->Vj_idx_V_data_V_2_write(indexGeneration_U0_Vj_idx_V_data_V_2_write);
    indexGeneration_U0->Vj_idx_V_data_V_3_din(indexGeneration_U0_Vj_idx_V_data_V_3_din);
    indexGeneration_U0->Vj_idx_V_data_V_3_full_n(Vj_idx_V_data_V_3_full_n);
    indexGeneration_U0->Vj_idx_V_data_V_3_write(indexGeneration_U0_Vj_idx_V_data_V_3_write);
    writeV2calc_U0 = new writeV2calc("writeV2calc_U0");
    writeV2calc_U0->ap_clk(ap_clk);
    writeV2calc_U0->ap_rst(ap_rst);
    writeV2calc_U0->ap_start(writeV2calc_U0_ap_start);
    writeV2calc_U0->ap_done(writeV2calc_U0_ap_done);
    writeV2calc_U0->ap_continue(writeV2calc_U0_ap_continue);
    writeV2calc_U0->ap_idle(writeV2calc_U0_ap_idle);
    writeV2calc_U0->ap_ready(writeV2calc_U0_ap_ready);
    writeV2calc_U0->voltagesBackup_address0(writeV2calc_U0_voltagesBackup_address0);
    writeV2calc_U0->voltagesBackup_ce0(writeV2calc_U0_voltagesBackup_ce0);
    writeV2calc_U0->voltagesBackup_q0(voltagesBackup_t_q0);
    writeV2calc_U0->voltagesBackup_address1(writeV2calc_U0_voltagesBackup_address1);
    writeV2calc_U0->voltagesBackup_ce1(writeV2calc_U0_voltagesBackup_ce1);
    writeV2calc_U0->voltagesBackup_q1(voltagesBackup_t_q1);
    writeV2calc_U0->simConfig_rowsToSimu_dout(simConfig_rowsToSimu_dout);
    writeV2calc_U0->simConfig_rowsToSimu_empty_n(simConfig_rowsToSimu_empty_n);
    writeV2calc_U0->simConfig_rowsToSimu_read(writeV2calc_U0_simConfig_rowsToSimu_read);
    writeV2calc_U0->simConfig_BLOCK_NUMBERS_V_dout(simConfig_BLOCK_NUMB_6_dout);
    writeV2calc_U0->simConfig_BLOCK_NUMBERS_V_empty_n(simConfig_BLOCK_NUMB_6_empty_n);
    writeV2calc_U0->simConfig_BLOCK_NUMBERS_V_read(writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read);
    writeV2calc_U0->Vi_idx_V_data_V_0_dout(Vi_idx_V_data_V_0_dout);
    writeV2calc_U0->Vi_idx_V_data_V_0_empty_n(Vi_idx_V_data_V_0_empty_n);
    writeV2calc_U0->Vi_idx_V_data_V_0_read(writeV2calc_U0_Vi_idx_V_data_V_0_read);
    writeV2calc_U0->Vi_idx_V_data_V_1_dout(Vi_idx_V_data_V_1_dout);
    writeV2calc_U0->Vi_idx_V_data_V_1_empty_n(Vi_idx_V_data_V_1_empty_n);
    writeV2calc_U0->Vi_idx_V_data_V_1_read(writeV2calc_U0_Vi_idx_V_data_V_1_read);
    writeV2calc_U0->Vi_idx_V_data_V_2_dout(Vi_idx_V_data_V_2_dout);
    writeV2calc_U0->Vi_idx_V_data_V_2_empty_n(Vi_idx_V_data_V_2_empty_n);
    writeV2calc_U0->Vi_idx_V_data_V_2_read(writeV2calc_U0_Vi_idx_V_data_V_2_read);
    writeV2calc_U0->Vi_idx_V_data_V_3_dout(Vi_idx_V_data_V_3_dout);
    writeV2calc_U0->Vi_idx_V_data_V_3_empty_n(Vi_idx_V_data_V_3_empty_n);
    writeV2calc_U0->Vi_idx_V_data_V_3_read(writeV2calc_U0_Vi_idx_V_data_V_3_read);
    writeV2calc_U0->fixedData_V_data_din(writeV2calc_U0_fixedData_V_data_din);
    writeV2calc_U0->fixedData_V_data_full_n(fixedData_V_data_full_n);
    writeV2calc_U0->fixedData_V_data_write(writeV2calc_U0_fixedData_V_data_write);
    writeV2calc_U0->fixedData_V_tlast_V_din(writeV2calc_U0_fixedData_V_tlast_V_din);
    writeV2calc_U0->fixedData_V_tlast_V_full_n(fixedData_V_tlast_V_full_n);
    writeV2calc_U0->fixedData_V_tlast_V_write(writeV2calc_U0_fixedData_V_tlast_V_write);
    writeV2calc_U0->Vj_idx_V_data_V_0_dout(Vj_idx_V_data_V_0_dout);
    writeV2calc_U0->Vj_idx_V_data_V_0_empty_n(Vj_idx_V_data_V_0_empty_n);
    writeV2calc_U0->Vj_idx_V_data_V_0_read(writeV2calc_U0_Vj_idx_V_data_V_0_read);
    writeV2calc_U0->Vj_idx_V_data_V_1_dout(Vj_idx_V_data_V_1_dout);
    writeV2calc_U0->Vj_idx_V_data_V_1_empty_n(Vj_idx_V_data_V_1_empty_n);
    writeV2calc_U0->Vj_idx_V_data_V_1_read(writeV2calc_U0_Vj_idx_V_data_V_1_read);
    writeV2calc_U0->Vj_idx_V_data_V_2_dout(Vj_idx_V_data_V_2_dout);
    writeV2calc_U0->Vj_idx_V_data_V_2_empty_n(Vj_idx_V_data_V_2_empty_n);
    writeV2calc_U0->Vj_idx_V_data_V_2_read(writeV2calc_U0_Vj_idx_V_data_V_2_read);
    writeV2calc_U0->Vj_idx_V_data_V_3_dout(Vj_idx_V_data_V_3_dout);
    writeV2calc_U0->Vj_idx_V_data_V_3_empty_n(Vj_idx_V_data_V_3_empty_n);
    writeV2calc_U0->Vj_idx_V_data_V_3_read(writeV2calc_U0_Vj_idx_V_data_V_3_read);
    writeV2calc_U0->processedData_V_data_din(writeV2calc_U0_processedData_V_data_din);
    writeV2calc_U0->processedData_V_data_full_n(processedData_V_data_full_n);
    writeV2calc_U0->processedData_V_data_write(writeV2calc_U0_processedData_V_data_write);
    writeV2calc_U0->processedData_V_data_1_din(writeV2calc_U0_processedData_V_data_1_din);
    writeV2calc_U0->processedData_V_data_1_full_n(processedData_V_data_1_full_n);
    writeV2calc_U0->processedData_V_data_1_write(writeV2calc_U0_processedData_V_data_1_write);
    writeV2calc_U0->processedData_V_data_2_din(writeV2calc_U0_processedData_V_data_2_din);
    writeV2calc_U0->processedData_V_data_2_full_n(processedData_V_data_2_full_n);
    writeV2calc_U0->processedData_V_data_2_write(writeV2calc_U0_processedData_V_data_2_write);
    writeV2calc_U0->processedData_V_data_3_din(writeV2calc_U0_processedData_V_data_3_din);
    writeV2calc_U0->processedData_V_data_3_full_n(processedData_V_data_3_full_n);
    writeV2calc_U0->processedData_V_data_3_write(writeV2calc_U0_processedData_V_data_3_write);
    simConfig_rowBegin_V_3_U = new V_read_simConfig_cud("simConfig_rowBegin_V_3_U");
    simConfig_rowBegin_V_3_U->clk(ap_clk);
    simConfig_rowBegin_V_3_U->reset(ap_rst);
    simConfig_rowBegin_V_3_U->if_read_ce(ap_var_for_const2);
    simConfig_rowBegin_V_3_U->if_write_ce(ap_var_for_const2);
    simConfig_rowBegin_V_3_U->if_din(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din);
    simConfig_rowBegin_V_3_U->if_full_n(simConfig_rowBegin_V_3_full_n);
    simConfig_rowBegin_V_3_U->if_write(V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write);
    simConfig_rowBegin_V_3_U->if_dout(simConfig_rowBegin_V_3_dout);
    simConfig_rowBegin_V_3_U->if_empty_n(simConfig_rowBegin_V_3_empty_n);
    simConfig_rowBegin_V_3_U->if_read(indexGeneration_U0_simConfig_rowBegin_V_read);
    simConfig_rowEnd_V_c_U = new V_read_simConfig_dEe("simConfig_rowEnd_V_c_U");
    simConfig_rowEnd_V_c_U->clk(ap_clk);
    simConfig_rowEnd_V_c_U->reset(ap_rst);
    simConfig_rowEnd_V_c_U->if_read_ce(ap_var_for_const2);
    simConfig_rowEnd_V_c_U->if_write_ce(ap_var_for_const2);
    simConfig_rowEnd_V_c_U->if_din(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din);
    simConfig_rowEnd_V_c_U->if_full_n(simConfig_rowEnd_V_c_full_n);
    simConfig_rowEnd_V_c_U->if_write(V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write);
    simConfig_rowEnd_V_c_U->if_dout(simConfig_rowEnd_V_c_dout);
    simConfig_rowEnd_V_c_U->if_empty_n(simConfig_rowEnd_V_c_empty_n);
    simConfig_rowEnd_V_c_U->if_read(indexGeneration_U0_simConfig_rowEnd_V_read);
    simConfig_rowsToSimu_U = new V_read_simConfig_eOg("simConfig_rowsToSimu_U");
    simConfig_rowsToSimu_U->clk(ap_clk);
    simConfig_rowsToSimu_U->reset(ap_rst);
    simConfig_rowsToSimu_U->if_read_ce(ap_var_for_const2);
    simConfig_rowsToSimu_U->if_write_ce(ap_var_for_const2);
    simConfig_rowsToSimu_U->if_din(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din);
    simConfig_rowsToSimu_U->if_full_n(simConfig_rowsToSimu_full_n);
    simConfig_rowsToSimu_U->if_write(V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write);
    simConfig_rowsToSimu_U->if_dout(simConfig_rowsToSimu_dout);
    simConfig_rowsToSimu_U->if_empty_n(simConfig_rowsToSimu_empty_n);
    simConfig_rowsToSimu_U->if_read(writeV2calc_U0_simConfig_rowsToSimu_read);
    simConfig_BLOCK_NUMB_6_U = new V_read_simConfig_fYi("simConfig_BLOCK_NUMB_6_U");
    simConfig_BLOCK_NUMB_6_U->clk(ap_clk);
    simConfig_BLOCK_NUMB_6_U->reset(ap_rst);
    simConfig_BLOCK_NUMB_6_U->if_read_ce(ap_var_for_const2);
    simConfig_BLOCK_NUMB_6_U->if_write_ce(ap_var_for_const2);
    simConfig_BLOCK_NUMB_6_U->if_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din);
    simConfig_BLOCK_NUMB_6_U->if_full_n(simConfig_BLOCK_NUMB_6_full_n);
    simConfig_BLOCK_NUMB_6_U->if_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write);
    simConfig_BLOCK_NUMB_6_U->if_dout(simConfig_BLOCK_NUMB_6_dout);
    simConfig_BLOCK_NUMB_6_U->if_empty_n(simConfig_BLOCK_NUMB_6_empty_n);
    simConfig_BLOCK_NUMB_6_U->if_read(writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read);
    simConfig_BLOCK_NUMB_U = new V_read_simConfig_g8j("simConfig_BLOCK_NUMB_U");
    simConfig_BLOCK_NUMB_U->clk(ap_clk);
    simConfig_BLOCK_NUMB_U->reset(ap_rst);
    simConfig_BLOCK_NUMB_U->if_read_ce(ap_var_for_const2);
    simConfig_BLOCK_NUMB_U->if_write_ce(ap_var_for_const2);
    simConfig_BLOCK_NUMB_U->if_din(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din);
    simConfig_BLOCK_NUMB_U->if_full_n(simConfig_BLOCK_NUMB_full_n);
    simConfig_BLOCK_NUMB_U->if_write(V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write);
    simConfig_BLOCK_NUMB_U->if_dout(simConfig_BLOCK_NUMB_dout);
    simConfig_BLOCK_NUMB_U->if_empty_n(simConfig_BLOCK_NUMB_empty_n);
    simConfig_BLOCK_NUMB_U->if_read(indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read);
    V_SIZE_channel_i_U = new V_read_V_SIZE_chahbi("V_SIZE_channel_i_U");
    V_SIZE_channel_i_U->clk(ap_clk);
    V_SIZE_channel_i_U->reset(ap_rst);
    V_SIZE_channel_i_U->if_read_ce(ap_var_for_const2);
    V_SIZE_channel_i_U->if_write_ce(ap_var_for_const2);
    V_SIZE_channel_i_U->if_din(V_read_entry201214_U0_V_SIZE_channel_i_din);
    V_SIZE_channel_i_U->if_full_n(V_SIZE_channel_i_full_n);
    V_SIZE_channel_i_U->if_write(V_read_entry201214_U0_V_SIZE_channel_i_write);
    V_SIZE_channel_i_U->if_dout(V_SIZE_channel_i_dout);
    V_SIZE_channel_i_U->if_empty_n(V_SIZE_channel_i_empty_n);
    V_SIZE_channel_i_U->if_read(readVoltages_U0_V_SIZE_read);
    Vi_idx_V_data_V_0_U = new V_read_Vi_idx_V_dibs("Vi_idx_V_data_V_0_U");
    Vi_idx_V_data_V_0_U->clk(ap_clk);
    Vi_idx_V_data_V_0_U->reset(ap_rst);
    Vi_idx_V_data_V_0_U->if_read_ce(ap_var_for_const2);
    Vi_idx_V_data_V_0_U->if_write_ce(ap_var_for_const2);
    Vi_idx_V_data_V_0_U->if_din(indexGeneration_U0_Vi_idx_V_data_V_0_din);
    Vi_idx_V_data_V_0_U->if_full_n(Vi_idx_V_data_V_0_full_n);
    Vi_idx_V_data_V_0_U->if_write(indexGeneration_U0_Vi_idx_V_data_V_0_write);
    Vi_idx_V_data_V_0_U->if_dout(Vi_idx_V_data_V_0_dout);
    Vi_idx_V_data_V_0_U->if_empty_n(Vi_idx_V_data_V_0_empty_n);
    Vi_idx_V_data_V_0_U->if_read(writeV2calc_U0_Vi_idx_V_data_V_0_read);
    Vi_idx_V_data_V_1_U = new V_read_Vi_idx_V_djbC("Vi_idx_V_data_V_1_U");
    Vi_idx_V_data_V_1_U->clk(ap_clk);
    Vi_idx_V_data_V_1_U->reset(ap_rst);
    Vi_idx_V_data_V_1_U->if_read_ce(ap_var_for_const2);
    Vi_idx_V_data_V_1_U->if_write_ce(ap_var_for_const2);
    Vi_idx_V_data_V_1_U->if_din(indexGeneration_U0_Vi_idx_V_data_V_1_din);
    Vi_idx_V_data_V_1_U->if_full_n(Vi_idx_V_data_V_1_full_n);
    Vi_idx_V_data_V_1_U->if_write(indexGeneration_U0_Vi_idx_V_data_V_1_write);
    Vi_idx_V_data_V_1_U->if_dout(Vi_idx_V_data_V_1_dout);
    Vi_idx_V_data_V_1_U->if_empty_n(Vi_idx_V_data_V_1_empty_n);
    Vi_idx_V_data_V_1_U->if_read(writeV2calc_U0_Vi_idx_V_data_V_1_read);
    Vi_idx_V_data_V_2_U = new V_read_Vi_idx_V_dkbM("Vi_idx_V_data_V_2_U");
    Vi_idx_V_data_V_2_U->clk(ap_clk);
    Vi_idx_V_data_V_2_U->reset(ap_rst);
    Vi_idx_V_data_V_2_U->if_read_ce(ap_var_for_const2);
    Vi_idx_V_data_V_2_U->if_write_ce(ap_var_for_const2);
    Vi_idx_V_data_V_2_U->if_din(indexGeneration_U0_Vi_idx_V_data_V_2_din);
    Vi_idx_V_data_V_2_U->if_full_n(Vi_idx_V_data_V_2_full_n);
    Vi_idx_V_data_V_2_U->if_write(indexGeneration_U0_Vi_idx_V_data_V_2_write);
    Vi_idx_V_data_V_2_U->if_dout(Vi_idx_V_data_V_2_dout);
    Vi_idx_V_data_V_2_U->if_empty_n(Vi_idx_V_data_V_2_empty_n);
    Vi_idx_V_data_V_2_U->if_read(writeV2calc_U0_Vi_idx_V_data_V_2_read);
    Vi_idx_V_data_V_3_U = new V_read_Vi_idx_V_dlbW("Vi_idx_V_data_V_3_U");
    Vi_idx_V_data_V_3_U->clk(ap_clk);
    Vi_idx_V_data_V_3_U->reset(ap_rst);
    Vi_idx_V_data_V_3_U->if_read_ce(ap_var_for_const2);
    Vi_idx_V_data_V_3_U->if_write_ce(ap_var_for_const2);
    Vi_idx_V_data_V_3_U->if_din(indexGeneration_U0_Vi_idx_V_data_V_3_din);
    Vi_idx_V_data_V_3_U->if_full_n(Vi_idx_V_data_V_3_full_n);
    Vi_idx_V_data_V_3_U->if_write(indexGeneration_U0_Vi_idx_V_data_V_3_write);
    Vi_idx_V_data_V_3_U->if_dout(Vi_idx_V_data_V_3_dout);
    Vi_idx_V_data_V_3_U->if_empty_n(Vi_idx_V_data_V_3_empty_n);
    Vi_idx_V_data_V_3_U->if_read(writeV2calc_U0_Vi_idx_V_data_V_3_read);
    Vj_idx_V_data_V_0_U = new V_read_Vj_idx_V_dmb6("Vj_idx_V_data_V_0_U");
    Vj_idx_V_data_V_0_U->clk(ap_clk);
    Vj_idx_V_data_V_0_U->reset(ap_rst);
    Vj_idx_V_data_V_0_U->if_read_ce(ap_var_for_const2);
    Vj_idx_V_data_V_0_U->if_write_ce(ap_var_for_const2);
    Vj_idx_V_data_V_0_U->if_din(indexGeneration_U0_Vj_idx_V_data_V_0_din);
    Vj_idx_V_data_V_0_U->if_full_n(Vj_idx_V_data_V_0_full_n);
    Vj_idx_V_data_V_0_U->if_write(indexGeneration_U0_Vj_idx_V_data_V_0_write);
    Vj_idx_V_data_V_0_U->if_dout(Vj_idx_V_data_V_0_dout);
    Vj_idx_V_data_V_0_U->if_empty_n(Vj_idx_V_data_V_0_empty_n);
    Vj_idx_V_data_V_0_U->if_read(writeV2calc_U0_Vj_idx_V_data_V_0_read);
    Vj_idx_V_data_V_1_U = new V_read_Vj_idx_V_dncg("Vj_idx_V_data_V_1_U");
    Vj_idx_V_data_V_1_U->clk(ap_clk);
    Vj_idx_V_data_V_1_U->reset(ap_rst);
    Vj_idx_V_data_V_1_U->if_read_ce(ap_var_for_const2);
    Vj_idx_V_data_V_1_U->if_write_ce(ap_var_for_const2);
    Vj_idx_V_data_V_1_U->if_din(indexGeneration_U0_Vj_idx_V_data_V_1_din);
    Vj_idx_V_data_V_1_U->if_full_n(Vj_idx_V_data_V_1_full_n);
    Vj_idx_V_data_V_1_U->if_write(indexGeneration_U0_Vj_idx_V_data_V_1_write);
    Vj_idx_V_data_V_1_U->if_dout(Vj_idx_V_data_V_1_dout);
    Vj_idx_V_data_V_1_U->if_empty_n(Vj_idx_V_data_V_1_empty_n);
    Vj_idx_V_data_V_1_U->if_read(writeV2calc_U0_Vj_idx_V_data_V_1_read);
    Vj_idx_V_data_V_2_U = new V_read_Vj_idx_V_docq("Vj_idx_V_data_V_2_U");
    Vj_idx_V_data_V_2_U->clk(ap_clk);
    Vj_idx_V_data_V_2_U->reset(ap_rst);
    Vj_idx_V_data_V_2_U->if_read_ce(ap_var_for_const2);
    Vj_idx_V_data_V_2_U->if_write_ce(ap_var_for_const2);
    Vj_idx_V_data_V_2_U->if_din(indexGeneration_U0_Vj_idx_V_data_V_2_din);
    Vj_idx_V_data_V_2_U->if_full_n(Vj_idx_V_data_V_2_full_n);
    Vj_idx_V_data_V_2_U->if_write(indexGeneration_U0_Vj_idx_V_data_V_2_write);
    Vj_idx_V_data_V_2_U->if_dout(Vj_idx_V_data_V_2_dout);
    Vj_idx_V_data_V_2_U->if_empty_n(Vj_idx_V_data_V_2_empty_n);
    Vj_idx_V_data_V_2_U->if_read(writeV2calc_U0_Vj_idx_V_data_V_2_read);
    Vj_idx_V_data_V_3_U = new V_read_Vj_idx_V_dpcA("Vj_idx_V_data_V_3_U");
    Vj_idx_V_data_V_3_U->clk(ap_clk);
    Vj_idx_V_data_V_3_U->reset(ap_rst);
    Vj_idx_V_data_V_3_U->if_read_ce(ap_var_for_const2);
    Vj_idx_V_data_V_3_U->if_write_ce(ap_var_for_const2);
    Vj_idx_V_data_V_3_U->if_din(indexGeneration_U0_Vj_idx_V_data_V_3_din);
    Vj_idx_V_data_V_3_U->if_full_n(Vj_idx_V_data_V_3_full_n);
    Vj_idx_V_data_V_3_U->if_write(indexGeneration_U0_Vj_idx_V_data_V_3_write);
    Vj_idx_V_data_V_3_U->if_dout(Vj_idx_V_data_V_3_dout);
    Vj_idx_V_data_V_3_U->if_empty_n(Vj_idx_V_data_V_3_empty_n);
    Vj_idx_V_data_V_3_U->if_read(writeV2calc_U0_Vj_idx_V_data_V_3_read);
    start_for_indexGeqcK_U = new start_for_indexGeqcK("start_for_indexGeqcK_U");
    start_for_indexGeqcK_U->clk(ap_clk);
    start_for_indexGeqcK_U->reset(ap_rst);
    start_for_indexGeqcK_U->if_read_ce(ap_var_for_const2);
    start_for_indexGeqcK_U->if_write_ce(ap_var_for_const2);
    start_for_indexGeqcK_U->if_din(start_for_indexGeneration_U0_din);
    start_for_indexGeqcK_U->if_full_n(start_for_indexGeneration_U0_full_n);
    start_for_indexGeqcK_U->if_write(V_read_entry201214_U0_start_write);
    start_for_indexGeqcK_U->if_dout(start_for_indexGeneration_U0_dout);
    start_for_indexGeqcK_U->if_empty_n(start_for_indexGeneration_U0_empty_n);
    start_for_indexGeqcK_U->if_read(indexGeneration_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_V_data_V_data_0_read);
    sensitive << ( readVoltages_U0_V_data_V_data_0_read );

    SC_METHOD(thread_V_data_V_data_1_read);
    sensitive << ( readVoltages_U0_V_data_V_data_1_read );

    SC_METHOD(thread_V_data_V_data_2_read);
    sensitive << ( readVoltages_U0_V_data_V_data_2_read );

    SC_METHOD(thread_V_data_V_data_3_read);
    sensitive << ( readVoltages_U0_V_data_V_data_3_read );

    SC_METHOD(thread_V_read_entry201214_U0_ap_continue);
    sensitive << ( ap_continue );

    SC_METHOD(thread_V_read_entry201214_U0_ap_start);
    sensitive << ( ap_sync_V_read_entry201214_U0_ap_start );

    SC_METHOD(thread_ap_channel_done_voltagesBackup);
    sensitive << ( readVoltages_U0_ap_done );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_hs_done );

    SC_METHOD(thread_ap_hs_continue);
    sensitive << ( ap_continue );

    SC_METHOD(thread_ap_hs_done);
    sensitive << ( ap_reg_V_read_entry201214_U0_ap_done );
    sensitive << ( ap_reg_writeV2calc_U0_ap_done );

    SC_METHOD(thread_ap_hs_ready);
    sensitive << ( ap_sync_V_read_entry201214_U0_ap_ready );
    sensitive << ( ap_sync_readVoltages_U0_ap_ready );

    SC_METHOD(thread_ap_idle);
    sensitive << ( V_read_entry201214_U0_ap_idle );
    sensitive << ( readVoltages_U0_ap_idle );
    sensitive << ( indexGeneration_U0_ap_idle );
    sensitive << ( writeV2calc_U0_ap_idle );
    sensitive << ( voltagesBackup_t_empty_n );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_sync_V_read_entry201214_U0_ap_ready);
    sensitive << ( V_read_entry201214_U0_ap_ready );
    sensitive << ( ap_sync_reg_V_read_entry201214_U0_ap_ready );

    SC_METHOD(thread_ap_sync_V_read_entry201214_U0_ap_start);
    sensitive << ( real_start );
    sensitive << ( ap_sync_reg_V_read_entry201214_U0_ap_ready );

    SC_METHOD(thread_ap_sync_readVoltages_U0_ap_ready);
    sensitive << ( readVoltages_U0_ap_ready );
    sensitive << ( ap_sync_reg_readVoltages_U0_ap_ready );

    SC_METHOD(thread_ap_sync_readVoltages_U0_ap_start);
    sensitive << ( real_start );
    sensitive << ( ap_sync_reg_readVoltages_U0_ap_ready );

    SC_METHOD(thread_fixedData_V_data_din);
    sensitive << ( writeV2calc_U0_fixedData_V_data_din );

    SC_METHOD(thread_fixedData_V_data_write);
    sensitive << ( writeV2calc_U0_fixedData_V_data_write );

    SC_METHOD(thread_fixedData_V_tlast_V_din);
    sensitive << ( writeV2calc_U0_fixedData_V_tlast_V_din );

    SC_METHOD(thread_fixedData_V_tlast_V_write);
    sensitive << ( writeV2calc_U0_fixedData_V_tlast_V_write );

    SC_METHOD(thread_indexGeneration_U0_ap_continue);

    SC_METHOD(thread_indexGeneration_U0_ap_start);
    sensitive << ( start_for_indexGeneration_U0_empty_n );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_hs_ready );

    SC_METHOD(thread_processedData_V_data_1_din);
    sensitive << ( writeV2calc_U0_processedData_V_data_1_din );

    SC_METHOD(thread_processedData_V_data_1_write);
    sensitive << ( writeV2calc_U0_processedData_V_data_1_write );

    SC_METHOD(thread_processedData_V_data_2_din);
    sensitive << ( writeV2calc_U0_processedData_V_data_2_din );

    SC_METHOD(thread_processedData_V_data_2_write);
    sensitive << ( writeV2calc_U0_processedData_V_data_2_write );

    SC_METHOD(thread_processedData_V_data_3_din);
    sensitive << ( writeV2calc_U0_processedData_V_data_3_din );

    SC_METHOD(thread_processedData_V_data_3_write);
    sensitive << ( writeV2calc_U0_processedData_V_data_3_write );

    SC_METHOD(thread_processedData_V_data_din);
    sensitive << ( writeV2calc_U0_processedData_V_data_din );

    SC_METHOD(thread_processedData_V_data_write);
    sensitive << ( writeV2calc_U0_processedData_V_data_write );

    SC_METHOD(thread_readVoltages_U0_ap_continue);
    sensitive << ( voltagesBackup_i_full_n );

    SC_METHOD(thread_readVoltages_U0_ap_start);
    sensitive << ( ap_rst );
    sensitive << ( ap_sync_readVoltages_U0_ap_start );

    SC_METHOD(thread_readVoltages_U0_voltagesBackup_full_n);
    sensitive << ( voltagesBackup_i_full_n );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( real_start_status_reg );

    SC_METHOD(thread_simConfig_BLOCK_NUMBERS_V_out_din);
    sensitive << ( V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din );

    SC_METHOD(thread_simConfig_BLOCK_NUMBERS_V_out_write);
    sensitive << ( V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write );

    SC_METHOD(thread_simConfig_BLOCK_NUMBERS_V_read);
    sensitive << ( V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read );

    SC_METHOD(thread_simConfig_rowBegin_V_read);
    sensitive << ( V_read_entry201214_U0_simConfig_rowBegin_V_read );

    SC_METHOD(thread_simConfig_rowEnd_V_read);
    sensitive << ( V_read_entry201214_U0_simConfig_rowEnd_V_read );

    SC_METHOD(thread_simConfig_rowsToSimulate_V_out_din);
    sensitive << ( V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din );

    SC_METHOD(thread_simConfig_rowsToSimulate_V_out_write);
    sensitive << ( V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write );

    SC_METHOD(thread_simConfig_rowsToSimulate_V_read);
    sensitive << ( V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read );

    SC_METHOD(thread_start_for_indexGeneration_U0_din);

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( ap_start );
    sensitive << ( start_control_reg );

    SC_METHOD(thread_writeV2calc_U0_ap_continue);
    sensitive << ( ap_continue );

    SC_METHOD(thread_writeV2calc_U0_ap_start);
    sensitive << ( voltagesBackup_t_empty_n );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const1);

    real_start_status_reg = SC_LOGIC_0;
    start_once_reg = SC_LOGIC_0;
    start_control_reg = SC_LOGIC_0;
    ap_reg_V_read_entry201214_U0_ap_done = SC_LOGIC_0;
    ap_reg_writeV2calc_U0_ap_done = SC_LOGIC_0;
    ap_sync_reg_V_read_entry201214_U0_ap_ready = SC_LOGIC_0;
    V_read_entry201214_U0_ap_ready_count = "00";
    ap_sync_reg_readVoltages_U0_ap_ready = SC_LOGIC_0;
    readVoltages_U0_ap_ready_count = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "V_read_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, simConfig_rowBegin_V_dout, "(port)simConfig_rowBegin_V_dout");
    sc_trace(mVcdFile, simConfig_rowBegin_V_empty_n, "(port)simConfig_rowBegin_V_empty_n");
    sc_trace(mVcdFile, simConfig_rowBegin_V_read, "(port)simConfig_rowBegin_V_read");
    sc_trace(mVcdFile, simConfig_rowEnd_V_dout, "(port)simConfig_rowEnd_V_dout");
    sc_trace(mVcdFile, simConfig_rowEnd_V_empty_n, "(port)simConfig_rowEnd_V_empty_n");
    sc_trace(mVcdFile, simConfig_rowEnd_V_read, "(port)simConfig_rowEnd_V_read");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_dout, "(port)simConfig_rowsToSimulate_V_dout");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_empty_n, "(port)simConfig_rowsToSimulate_V_empty_n");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_read, "(port)simConfig_rowsToSimulate_V_read");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_dout, "(port)simConfig_BLOCK_NUMBERS_V_dout");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_empty_n, "(port)simConfig_BLOCK_NUMBERS_V_empty_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_read, "(port)simConfig_BLOCK_NUMBERS_V_read");
    sc_trace(mVcdFile, V_SIZE_read, "(port)V_SIZE_read");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_out_din, "(port)simConfig_rowsToSimulate_V_out_din");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_out_full_n, "(port)simConfig_rowsToSimulate_V_out_full_n");
    sc_trace(mVcdFile, simConfig_rowsToSimulate_V_out_write, "(port)simConfig_rowsToSimulate_V_out_write");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_out_din, "(port)simConfig_BLOCK_NUMBERS_V_out_din");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_out_full_n, "(port)simConfig_BLOCK_NUMBERS_V_out_full_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMBERS_V_out_write, "(port)simConfig_BLOCK_NUMBERS_V_out_write");
    sc_trace(mVcdFile, V_data_V_data_0_dout, "(port)V_data_V_data_0_dout");
    sc_trace(mVcdFile, V_data_V_data_0_empty_n, "(port)V_data_V_data_0_empty_n");
    sc_trace(mVcdFile, V_data_V_data_0_read, "(port)V_data_V_data_0_read");
    sc_trace(mVcdFile, V_data_V_data_1_dout, "(port)V_data_V_data_1_dout");
    sc_trace(mVcdFile, V_data_V_data_1_empty_n, "(port)V_data_V_data_1_empty_n");
    sc_trace(mVcdFile, V_data_V_data_1_read, "(port)V_data_V_data_1_read");
    sc_trace(mVcdFile, V_data_V_data_2_dout, "(port)V_data_V_data_2_dout");
    sc_trace(mVcdFile, V_data_V_data_2_empty_n, "(port)V_data_V_data_2_empty_n");
    sc_trace(mVcdFile, V_data_V_data_2_read, "(port)V_data_V_data_2_read");
    sc_trace(mVcdFile, V_data_V_data_3_dout, "(port)V_data_V_data_3_dout");
    sc_trace(mVcdFile, V_data_V_data_3_empty_n, "(port)V_data_V_data_3_empty_n");
    sc_trace(mVcdFile, V_data_V_data_3_read, "(port)V_data_V_data_3_read");
    sc_trace(mVcdFile, fixedData_V_data_din, "(port)fixedData_V_data_din");
    sc_trace(mVcdFile, fixedData_V_data_full_n, "(port)fixedData_V_data_full_n");
    sc_trace(mVcdFile, fixedData_V_data_write, "(port)fixedData_V_data_write");
    sc_trace(mVcdFile, fixedData_V_tlast_V_din, "(port)fixedData_V_tlast_V_din");
    sc_trace(mVcdFile, fixedData_V_tlast_V_full_n, "(port)fixedData_V_tlast_V_full_n");
    sc_trace(mVcdFile, fixedData_V_tlast_V_write, "(port)fixedData_V_tlast_V_write");
    sc_trace(mVcdFile, processedData_V_data_din, "(port)processedData_V_data_din");
    sc_trace(mVcdFile, processedData_V_data_full_n, "(port)processedData_V_data_full_n");
    sc_trace(mVcdFile, processedData_V_data_write, "(port)processedData_V_data_write");
    sc_trace(mVcdFile, processedData_V_data_1_din, "(port)processedData_V_data_1_din");
    sc_trace(mVcdFile, processedData_V_data_1_full_n, "(port)processedData_V_data_1_full_n");
    sc_trace(mVcdFile, processedData_V_data_1_write, "(port)processedData_V_data_1_write");
    sc_trace(mVcdFile, processedData_V_data_2_din, "(port)processedData_V_data_2_din");
    sc_trace(mVcdFile, processedData_V_data_2_full_n, "(port)processedData_V_data_2_full_n");
    sc_trace(mVcdFile, processedData_V_data_2_write, "(port)processedData_V_data_2_write");
    sc_trace(mVcdFile, processedData_V_data_3_din, "(port)processedData_V_data_3_din");
    sc_trace(mVcdFile, processedData_V_data_3_full_n, "(port)processedData_V_data_3_full_n");
    sc_trace(mVcdFile, processedData_V_data_3_write, "(port)processedData_V_data_3_write");
    sc_trace(mVcdFile, V_SIZE_read_ap_vld, "(port)V_SIZE_read_ap_vld");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, real_start_status_reg, "real_start_status_reg");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, start_control_reg, "start_control_reg");
    sc_trace(mVcdFile, voltagesBackup_i_q0, "voltagesBackup_i_q0");
    sc_trace(mVcdFile, voltagesBackup_i_q1, "voltagesBackup_i_q1");
    sc_trace(mVcdFile, voltagesBackup_t_q0, "voltagesBackup_t_q0");
    sc_trace(mVcdFile, voltagesBackup_t_q1, "voltagesBackup_t_q1");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_start, "V_read_entry201214_U0_ap_start");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_done, "V_read_entry201214_U0_ap_done");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_continue, "V_read_entry201214_U0_ap_continue");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_idle, "V_read_entry201214_U0_ap_idle");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_ready, "V_read_entry201214_U0_ap_ready");
    sc_trace(mVcdFile, V_read_entry201214_U0_start_out, "V_read_entry201214_U0_start_out");
    sc_trace(mVcdFile, V_read_entry201214_U0_start_write, "V_read_entry201214_U0_start_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read, "V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read, "V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din, "V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write, "V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowBegin_V_read, "V_read_entry201214_U0_simConfig_rowBegin_V_read");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowEnd_V_read, "V_read_entry201214_U0_simConfig_rowEnd_V_read");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din, "V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write, "V_read_entry201214_U0_simConfig_rowBegin_V_channel_i_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din, "V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write, "V_read_entry201214_U0_simConfig_rowEnd_V_channel_i_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din, "V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write, "V_read_entry201214_U0_simConfig_rowsToSimulate_V_channel_i_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel_i_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write, "V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_channel1_i_write");
    sc_trace(mVcdFile, V_read_entry201214_U0_V_SIZE_channel_i_din, "V_read_entry201214_U0_V_SIZE_channel_i_din");
    sc_trace(mVcdFile, V_read_entry201214_U0_V_SIZE_channel_i_write, "V_read_entry201214_U0_V_SIZE_channel_i_write");
    sc_trace(mVcdFile, ap_hs_continue, "ap_hs_continue");
    sc_trace(mVcdFile, readVoltages_U0_ap_start, "readVoltages_U0_ap_start");
    sc_trace(mVcdFile, readVoltages_U0_ap_done, "readVoltages_U0_ap_done");
    sc_trace(mVcdFile, readVoltages_U0_ap_continue, "readVoltages_U0_ap_continue");
    sc_trace(mVcdFile, readVoltages_U0_ap_idle, "readVoltages_U0_ap_idle");
    sc_trace(mVcdFile, readVoltages_U0_ap_ready, "readVoltages_U0_ap_ready");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_address0, "readVoltages_U0_voltagesBackup_address0");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_ce0, "readVoltages_U0_voltagesBackup_ce0");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_we0, "readVoltages_U0_voltagesBackup_we0");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_d0, "readVoltages_U0_voltagesBackup_d0");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_address1, "readVoltages_U0_voltagesBackup_address1");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_ce1, "readVoltages_U0_voltagesBackup_ce1");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_we1, "readVoltages_U0_voltagesBackup_we1");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_d1, "readVoltages_U0_voltagesBackup_d1");
    sc_trace(mVcdFile, readVoltages_U0_V_SIZE_read, "readVoltages_U0_V_SIZE_read");
    sc_trace(mVcdFile, readVoltages_U0_V_data_V_data_0_read, "readVoltages_U0_V_data_V_data_0_read");
    sc_trace(mVcdFile, readVoltages_U0_V_data_V_data_1_read, "readVoltages_U0_V_data_V_data_1_read");
    sc_trace(mVcdFile, readVoltages_U0_V_data_V_data_2_read, "readVoltages_U0_V_data_V_data_2_read");
    sc_trace(mVcdFile, readVoltages_U0_V_data_V_data_3_read, "readVoltages_U0_V_data_V_data_3_read");
    sc_trace(mVcdFile, ap_channel_done_voltagesBackup, "ap_channel_done_voltagesBackup");
    sc_trace(mVcdFile, readVoltages_U0_voltagesBackup_full_n, "readVoltages_U0_voltagesBackup_full_n");
    sc_trace(mVcdFile, indexGeneration_U0_ap_start, "indexGeneration_U0_ap_start");
    sc_trace(mVcdFile, indexGeneration_U0_ap_done, "indexGeneration_U0_ap_done");
    sc_trace(mVcdFile, indexGeneration_U0_ap_continue, "indexGeneration_U0_ap_continue");
    sc_trace(mVcdFile, indexGeneration_U0_ap_idle, "indexGeneration_U0_ap_idle");
    sc_trace(mVcdFile, indexGeneration_U0_ap_ready, "indexGeneration_U0_ap_ready");
    sc_trace(mVcdFile, indexGeneration_U0_simConfig_rowBegin_V_read, "indexGeneration_U0_simConfig_rowBegin_V_read");
    sc_trace(mVcdFile, indexGeneration_U0_simConfig_rowEnd_V_read, "indexGeneration_U0_simConfig_rowEnd_V_read");
    sc_trace(mVcdFile, indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read, "indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_0_din, "indexGeneration_U0_Vi_idx_V_data_V_0_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_0_write, "indexGeneration_U0_Vi_idx_V_data_V_0_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_1_din, "indexGeneration_U0_Vi_idx_V_data_V_1_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_1_write, "indexGeneration_U0_Vi_idx_V_data_V_1_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_2_din, "indexGeneration_U0_Vi_idx_V_data_V_2_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_2_write, "indexGeneration_U0_Vi_idx_V_data_V_2_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_3_din, "indexGeneration_U0_Vi_idx_V_data_V_3_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vi_idx_V_data_V_3_write, "indexGeneration_U0_Vi_idx_V_data_V_3_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_0_din, "indexGeneration_U0_Vj_idx_V_data_V_0_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_0_write, "indexGeneration_U0_Vj_idx_V_data_V_0_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_1_din, "indexGeneration_U0_Vj_idx_V_data_V_1_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_1_write, "indexGeneration_U0_Vj_idx_V_data_V_1_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_2_din, "indexGeneration_U0_Vj_idx_V_data_V_2_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_2_write, "indexGeneration_U0_Vj_idx_V_data_V_2_write");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_3_din, "indexGeneration_U0_Vj_idx_V_data_V_3_din");
    sc_trace(mVcdFile, indexGeneration_U0_Vj_idx_V_data_V_3_write, "indexGeneration_U0_Vj_idx_V_data_V_3_write");
    sc_trace(mVcdFile, writeV2calc_U0_ap_start, "writeV2calc_U0_ap_start");
    sc_trace(mVcdFile, writeV2calc_U0_ap_done, "writeV2calc_U0_ap_done");
    sc_trace(mVcdFile, writeV2calc_U0_ap_continue, "writeV2calc_U0_ap_continue");
    sc_trace(mVcdFile, writeV2calc_U0_ap_idle, "writeV2calc_U0_ap_idle");
    sc_trace(mVcdFile, writeV2calc_U0_ap_ready, "writeV2calc_U0_ap_ready");
    sc_trace(mVcdFile, writeV2calc_U0_voltagesBackup_address0, "writeV2calc_U0_voltagesBackup_address0");
    sc_trace(mVcdFile, writeV2calc_U0_voltagesBackup_ce0, "writeV2calc_U0_voltagesBackup_ce0");
    sc_trace(mVcdFile, writeV2calc_U0_voltagesBackup_address1, "writeV2calc_U0_voltagesBackup_address1");
    sc_trace(mVcdFile, writeV2calc_U0_voltagesBackup_ce1, "writeV2calc_U0_voltagesBackup_ce1");
    sc_trace(mVcdFile, writeV2calc_U0_simConfig_rowsToSimu_read, "writeV2calc_U0_simConfig_rowsToSimu_read");
    sc_trace(mVcdFile, writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read, "writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vi_idx_V_data_V_0_read, "writeV2calc_U0_Vi_idx_V_data_V_0_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vi_idx_V_data_V_1_read, "writeV2calc_U0_Vi_idx_V_data_V_1_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vi_idx_V_data_V_2_read, "writeV2calc_U0_Vi_idx_V_data_V_2_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vi_idx_V_data_V_3_read, "writeV2calc_U0_Vi_idx_V_data_V_3_read");
    sc_trace(mVcdFile, writeV2calc_U0_fixedData_V_data_din, "writeV2calc_U0_fixedData_V_data_din");
    sc_trace(mVcdFile, writeV2calc_U0_fixedData_V_data_write, "writeV2calc_U0_fixedData_V_data_write");
    sc_trace(mVcdFile, writeV2calc_U0_fixedData_V_tlast_V_din, "writeV2calc_U0_fixedData_V_tlast_V_din");
    sc_trace(mVcdFile, writeV2calc_U0_fixedData_V_tlast_V_write, "writeV2calc_U0_fixedData_V_tlast_V_write");
    sc_trace(mVcdFile, writeV2calc_U0_Vj_idx_V_data_V_0_read, "writeV2calc_U0_Vj_idx_V_data_V_0_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vj_idx_V_data_V_1_read, "writeV2calc_U0_Vj_idx_V_data_V_1_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vj_idx_V_data_V_2_read, "writeV2calc_U0_Vj_idx_V_data_V_2_read");
    sc_trace(mVcdFile, writeV2calc_U0_Vj_idx_V_data_V_3_read, "writeV2calc_U0_Vj_idx_V_data_V_3_read");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_din, "writeV2calc_U0_processedData_V_data_din");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_write, "writeV2calc_U0_processedData_V_data_write");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_1_din, "writeV2calc_U0_processedData_V_data_1_din");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_1_write, "writeV2calc_U0_processedData_V_data_1_write");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_2_din, "writeV2calc_U0_processedData_V_data_2_din");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_2_write, "writeV2calc_U0_processedData_V_data_2_write");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_3_din, "writeV2calc_U0_processedData_V_data_3_din");
    sc_trace(mVcdFile, writeV2calc_U0_processedData_V_data_3_write, "writeV2calc_U0_processedData_V_data_3_write");
    sc_trace(mVcdFile, voltagesBackup_i_full_n, "voltagesBackup_i_full_n");
    sc_trace(mVcdFile, voltagesBackup_t_empty_n, "voltagesBackup_t_empty_n");
    sc_trace(mVcdFile, simConfig_rowBegin_V_3_full_n, "simConfig_rowBegin_V_3_full_n");
    sc_trace(mVcdFile, simConfig_rowBegin_V_3_dout, "simConfig_rowBegin_V_3_dout");
    sc_trace(mVcdFile, simConfig_rowBegin_V_3_empty_n, "simConfig_rowBegin_V_3_empty_n");
    sc_trace(mVcdFile, simConfig_rowEnd_V_c_full_n, "simConfig_rowEnd_V_c_full_n");
    sc_trace(mVcdFile, simConfig_rowEnd_V_c_dout, "simConfig_rowEnd_V_c_dout");
    sc_trace(mVcdFile, simConfig_rowEnd_V_c_empty_n, "simConfig_rowEnd_V_c_empty_n");
    sc_trace(mVcdFile, simConfig_rowsToSimu_full_n, "simConfig_rowsToSimu_full_n");
    sc_trace(mVcdFile, simConfig_rowsToSimu_dout, "simConfig_rowsToSimu_dout");
    sc_trace(mVcdFile, simConfig_rowsToSimu_empty_n, "simConfig_rowsToSimu_empty_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_6_full_n, "simConfig_BLOCK_NUMB_6_full_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_6_dout, "simConfig_BLOCK_NUMB_6_dout");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_6_empty_n, "simConfig_BLOCK_NUMB_6_empty_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_full_n, "simConfig_BLOCK_NUMB_full_n");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_dout, "simConfig_BLOCK_NUMB_dout");
    sc_trace(mVcdFile, simConfig_BLOCK_NUMB_empty_n, "simConfig_BLOCK_NUMB_empty_n");
    sc_trace(mVcdFile, V_SIZE_channel_i_full_n, "V_SIZE_channel_i_full_n");
    sc_trace(mVcdFile, V_SIZE_channel_i_dout, "V_SIZE_channel_i_dout");
    sc_trace(mVcdFile, V_SIZE_channel_i_empty_n, "V_SIZE_channel_i_empty_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_0_full_n, "Vi_idx_V_data_V_0_full_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_0_dout, "Vi_idx_V_data_V_0_dout");
    sc_trace(mVcdFile, Vi_idx_V_data_V_0_empty_n, "Vi_idx_V_data_V_0_empty_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_1_full_n, "Vi_idx_V_data_V_1_full_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_1_dout, "Vi_idx_V_data_V_1_dout");
    sc_trace(mVcdFile, Vi_idx_V_data_V_1_empty_n, "Vi_idx_V_data_V_1_empty_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_2_full_n, "Vi_idx_V_data_V_2_full_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_2_dout, "Vi_idx_V_data_V_2_dout");
    sc_trace(mVcdFile, Vi_idx_V_data_V_2_empty_n, "Vi_idx_V_data_V_2_empty_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_3_full_n, "Vi_idx_V_data_V_3_full_n");
    sc_trace(mVcdFile, Vi_idx_V_data_V_3_dout, "Vi_idx_V_data_V_3_dout");
    sc_trace(mVcdFile, Vi_idx_V_data_V_3_empty_n, "Vi_idx_V_data_V_3_empty_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_0_full_n, "Vj_idx_V_data_V_0_full_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_0_dout, "Vj_idx_V_data_V_0_dout");
    sc_trace(mVcdFile, Vj_idx_V_data_V_0_empty_n, "Vj_idx_V_data_V_0_empty_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_1_full_n, "Vj_idx_V_data_V_1_full_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_1_dout, "Vj_idx_V_data_V_1_dout");
    sc_trace(mVcdFile, Vj_idx_V_data_V_1_empty_n, "Vj_idx_V_data_V_1_empty_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_2_full_n, "Vj_idx_V_data_V_2_full_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_2_dout, "Vj_idx_V_data_V_2_dout");
    sc_trace(mVcdFile, Vj_idx_V_data_V_2_empty_n, "Vj_idx_V_data_V_2_empty_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_3_full_n, "Vj_idx_V_data_V_3_full_n");
    sc_trace(mVcdFile, Vj_idx_V_data_V_3_dout, "Vj_idx_V_data_V_3_dout");
    sc_trace(mVcdFile, Vj_idx_V_data_V_3_empty_n, "Vj_idx_V_data_V_3_empty_n");
    sc_trace(mVcdFile, ap_hs_done, "ap_hs_done");
    sc_trace(mVcdFile, ap_reg_V_read_entry201214_U0_ap_done, "ap_reg_V_read_entry201214_U0_ap_done");
    sc_trace(mVcdFile, ap_reg_writeV2calc_U0_ap_done, "ap_reg_writeV2calc_U0_ap_done");
    sc_trace(mVcdFile, ap_hs_ready, "ap_hs_ready");
    sc_trace(mVcdFile, ap_sync_reg_V_read_entry201214_U0_ap_ready, "ap_sync_reg_V_read_entry201214_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_V_read_entry201214_U0_ap_ready, "ap_sync_V_read_entry201214_U0_ap_ready");
    sc_trace(mVcdFile, V_read_entry201214_U0_ap_ready_count, "V_read_entry201214_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_readVoltages_U0_ap_ready, "ap_sync_reg_readVoltages_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_readVoltages_U0_ap_ready, "ap_sync_readVoltages_U0_ap_ready");
    sc_trace(mVcdFile, readVoltages_U0_ap_ready_count, "readVoltages_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_V_read_entry201214_U0_ap_start, "ap_sync_V_read_entry201214_U0_ap_start");
    sc_trace(mVcdFile, ap_sync_readVoltages_U0_ap_start, "ap_sync_readVoltages_U0_ap_start");
    sc_trace(mVcdFile, start_for_indexGeneration_U0_din, "start_for_indexGeneration_U0_din");
    sc_trace(mVcdFile, start_for_indexGeneration_U0_full_n, "start_for_indexGeneration_U0_full_n");
    sc_trace(mVcdFile, start_for_indexGeneration_U0_dout, "start_for_indexGeneration_U0_dout");
    sc_trace(mVcdFile, start_for_indexGeneration_U0_empty_n, "start_for_indexGeneration_U0_empty_n");
#endif

    }
}

V_read::~V_read() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete voltagesBackup_U;
    delete V_read_entry201214_U0;
    delete readVoltages_U0;
    delete indexGeneration_U0;
    delete writeV2calc_U0;
    delete simConfig_rowBegin_V_3_U;
    delete simConfig_rowEnd_V_c_U;
    delete simConfig_rowsToSimu_U;
    delete simConfig_BLOCK_NUMB_6_U;
    delete simConfig_BLOCK_NUMB_U;
    delete V_SIZE_channel_i_U;
    delete Vi_idx_V_data_V_0_U;
    delete Vi_idx_V_data_V_1_U;
    delete Vi_idx_V_data_V_2_U;
    delete Vi_idx_V_data_V_3_U;
    delete Vj_idx_V_data_V_0_U;
    delete Vj_idx_V_data_V_1_U;
    delete Vj_idx_V_data_V_2_U;
    delete Vj_idx_V_data_V_3_U;
    delete start_for_indexGeqcK_U;
}

void V_read::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_0;
}

void V_read::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_logic_1;
}

void V_read::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv32_0;
}

void V_read::thread_ap_clk_no_reset_() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, V_read_entry201214_U0_ap_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_hs_ready.read()))) {
        V_read_entry201214_U0_ap_ready_count = (!V_read_entry201214_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(V_read_entry201214_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, V_read_entry201214_U0_ap_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_0, ap_hs_ready.read()))) {
        V_read_entry201214_U0_ap_ready_count = (!V_read_entry201214_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(V_read_entry201214_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_V_read_entry201214_U0_ap_done = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_hs_done.read())) {
            ap_reg_V_read_entry201214_U0_ap_done = ap_const_logic_0;
        } else {
            ap_reg_V_read_entry201214_U0_ap_done = (V_read_entry201214_U0_ap_done.read() | ap_reg_V_read_entry201214_U0_ap_done.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_writeV2calc_U0_ap_done = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_hs_done.read())) {
            ap_reg_writeV2calc_U0_ap_done = ap_const_logic_0;
        } else {
            ap_reg_writeV2calc_U0_ap_done = (writeV2calc_U0_ap_done.read() | ap_reg_writeV2calc_U0_ap_done.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_V_read_entry201214_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (real_start.read() & 
             ap_hs_ready.read()))) {
            ap_sync_reg_V_read_entry201214_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_V_read_entry201214_U0_ap_ready = ap_sync_V_read_entry201214_U0_ap_ready.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_readVoltages_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (real_start.read() & 
             ap_hs_ready.read()))) {
            ap_sync_reg_readVoltages_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_readVoltages_U0_ap_ready = ap_sync_readVoltages_U0_ap_ready.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_hs_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, readVoltages_U0_ap_ready.read()))) {
        readVoltages_U0_ap_ready_count = (!readVoltages_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(readVoltages_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_hs_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, readVoltages_U0_ap_ready.read()))) {
        readVoltages_U0_ap_ready_count = (!readVoltages_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(readVoltages_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        real_start_status_reg = ap_const_logic_0;
    } else {
        if (!esl_seteq<1,1,1>(start_full_n.read(), ap_const_logic_0)) {
            real_start_status_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(start_full_n.read(), ap_const_logic_0) && 
                    esl_seteq<1,1,1>(internal_ap_ready.read(), ap_const_logic_1))) {
            real_start_status_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_control_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_1) && 
             (esl_seteq<1,1,1>(internal_ap_ready.read(), ap_const_logic_1) || 
              esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read())))) {
            start_control_reg = ap_const_logic_1;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, start_control_reg.read()) && 
                    esl_seteq<1,1,1>(start_full_n.read(), ap_const_logic_1))) {
            start_control_reg = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_1)) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
            start_once_reg = ap_const_logic_0;
        }
    }
}

void V_read::thread_V_data_V_data_0_read() {
    V_data_V_data_0_read = readVoltages_U0_V_data_V_data_0_read.read();
}

void V_read::thread_V_data_V_data_1_read() {
    V_data_V_data_1_read = readVoltages_U0_V_data_V_data_1_read.read();
}

void V_read::thread_V_data_V_data_2_read() {
    V_data_V_data_2_read = readVoltages_U0_V_data_V_data_2_read.read();
}

void V_read::thread_V_data_V_data_3_read() {
    V_data_V_data_3_read = readVoltages_U0_V_data_V_data_3_read.read();
}

void V_read::thread_V_read_entry201214_U0_ap_continue() {
    V_read_entry201214_U0_ap_continue = ap_continue.read();
}

void V_read::thread_V_read_entry201214_U0_ap_start() {
    V_read_entry201214_U0_ap_start = ap_sync_V_read_entry201214_U0_ap_start.read();
}

void V_read::thread_ap_channel_done_voltagesBackup() {
    ap_channel_done_voltagesBackup = readVoltages_U0_ap_done.read();
}

void V_read::thread_ap_done() {
    ap_done = ap_hs_done.read();
}

void V_read::thread_ap_hs_continue() {
    ap_hs_continue = ap_continue.read();
}

void V_read::thread_ap_hs_done() {
    ap_hs_done = (ap_reg_V_read_entry201214_U0_ap_done.read() & ap_reg_writeV2calc_U0_ap_done.read());
}

void V_read::thread_ap_hs_ready() {
    ap_hs_ready = (ap_sync_V_read_entry201214_U0_ap_ready.read() & ap_sync_readVoltages_U0_ap_ready.read());
}

void V_read::thread_ap_idle() {
    ap_idle = (V_read_entry201214_U0_ap_idle.read() & readVoltages_U0_ap_idle.read() & indexGeneration_U0_ap_idle.read() & writeV2calc_U0_ap_idle.read() & (voltagesBackup_t_empty_n.read() ^ 
  ap_const_logic_1));
}

void V_read::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void V_read::thread_ap_sync_V_read_entry201214_U0_ap_ready() {
    ap_sync_V_read_entry201214_U0_ap_ready = (V_read_entry201214_U0_ap_ready.read() | ap_sync_reg_V_read_entry201214_U0_ap_ready.read());
}

void V_read::thread_ap_sync_V_read_entry201214_U0_ap_start() {
    ap_sync_V_read_entry201214_U0_ap_start = (real_start.read() & (ap_sync_reg_V_read_entry201214_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void V_read::thread_ap_sync_readVoltages_U0_ap_ready() {
    ap_sync_readVoltages_U0_ap_ready = (readVoltages_U0_ap_ready.read() | ap_sync_reg_readVoltages_U0_ap_ready.read());
}

void V_read::thread_ap_sync_readVoltages_U0_ap_start() {
    ap_sync_readVoltages_U0_ap_start = (real_start.read() & (ap_sync_reg_readVoltages_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void V_read::thread_fixedData_V_data_din() {
    fixedData_V_data_din = writeV2calc_U0_fixedData_V_data_din.read();
}

void V_read::thread_fixedData_V_data_write() {
    fixedData_V_data_write = writeV2calc_U0_fixedData_V_data_write.read();
}

void V_read::thread_fixedData_V_tlast_V_din() {
    fixedData_V_tlast_V_din = writeV2calc_U0_fixedData_V_tlast_V_din.read();
}

void V_read::thread_fixedData_V_tlast_V_write() {
    fixedData_V_tlast_V_write = writeV2calc_U0_fixedData_V_tlast_V_write.read();
}

void V_read::thread_indexGeneration_U0_ap_continue() {
    indexGeneration_U0_ap_continue = ap_const_logic_1;
}

void V_read::thread_indexGeneration_U0_ap_start() {
    indexGeneration_U0_ap_start = start_for_indexGeneration_U0_empty_n.read();
}

void V_read::thread_internal_ap_ready() {
    internal_ap_ready = ap_hs_ready.read();
}

void V_read::thread_processedData_V_data_1_din() {
    processedData_V_data_1_din = writeV2calc_U0_processedData_V_data_1_din.read();
}

void V_read::thread_processedData_V_data_1_write() {
    processedData_V_data_1_write = writeV2calc_U0_processedData_V_data_1_write.read();
}

void V_read::thread_processedData_V_data_2_din() {
    processedData_V_data_2_din = writeV2calc_U0_processedData_V_data_2_din.read();
}

void V_read::thread_processedData_V_data_2_write() {
    processedData_V_data_2_write = writeV2calc_U0_processedData_V_data_2_write.read();
}

void V_read::thread_processedData_V_data_3_din() {
    processedData_V_data_3_din = writeV2calc_U0_processedData_V_data_3_din.read();
}

void V_read::thread_processedData_V_data_3_write() {
    processedData_V_data_3_write = writeV2calc_U0_processedData_V_data_3_write.read();
}

void V_read::thread_processedData_V_data_din() {
    processedData_V_data_din = writeV2calc_U0_processedData_V_data_din.read();
}

void V_read::thread_processedData_V_data_write() {
    processedData_V_data_write = writeV2calc_U0_processedData_V_data_write.read();
}

void V_read::thread_readVoltages_U0_ap_continue() {
    readVoltages_U0_ap_continue = voltagesBackup_i_full_n.read();
}

void V_read::thread_readVoltages_U0_ap_start() {
    if ( ap_rst.read() == ap_const_logic_1) {
        readVoltages_U0_ap_start = ap_const_logic_0;
    } else {
        readVoltages_U0_ap_start = ap_sync_readVoltages_U0_ap_start.read();
    }
}

void V_read::thread_readVoltages_U0_voltagesBackup_full_n() {
    readVoltages_U0_voltagesBackup_full_n = voltagesBackup_i_full_n.read();
}

void V_read::thread_real_start() {
    if (esl_seteq<1,1,1>(real_start_status_reg.read(), ap_const_logic_1)) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void V_read::thread_simConfig_BLOCK_NUMBERS_V_out_din() {
    simConfig_BLOCK_NUMBERS_V_out_din = V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_din.read();
}

void V_read::thread_simConfig_BLOCK_NUMBERS_V_out_write() {
    simConfig_BLOCK_NUMBERS_V_out_write = V_read_entry201214_U0_simConfig_BLOCK_NUMBERS_V_out_write.read();
}

void V_read::thread_simConfig_BLOCK_NUMBERS_V_read() {
    simConfig_BLOCK_NUMBERS_V_read = V_read_entry201214_U0_scalar_simConfig_BLOCK_NUMBERS_V_read.read();
}

void V_read::thread_simConfig_rowBegin_V_read() {
    simConfig_rowBegin_V_read = V_read_entry201214_U0_simConfig_rowBegin_V_read.read();
}

void V_read::thread_simConfig_rowEnd_V_read() {
    simConfig_rowEnd_V_read = V_read_entry201214_U0_simConfig_rowEnd_V_read.read();
}

void V_read::thread_simConfig_rowsToSimulate_V_out_din() {
    simConfig_rowsToSimulate_V_out_din = V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_din.read();
}

void V_read::thread_simConfig_rowsToSimulate_V_out_write() {
    simConfig_rowsToSimulate_V_out_write = V_read_entry201214_U0_simConfig_rowsToSimulate_V_out_write.read();
}

void V_read::thread_simConfig_rowsToSimulate_V_read() {
    simConfig_rowsToSimulate_V_read = V_read_entry201214_U0_scalar_simConfig_rowsToSimulate_V_read.read();
}

void V_read::thread_start_for_indexGeneration_U0_din() {
    start_for_indexGeneration_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void V_read::thread_start_out() {
    start_out = real_start.read();
}

void V_read::thread_start_write() {
    start_write = (ap_start.read() & start_control_reg.read());
}

void V_read::thread_writeV2calc_U0_ap_continue() {
    writeV2calc_U0_ap_continue = ap_continue.read();
}

void V_read::thread_writeV2calc_U0_ap_start() {
    writeV2calc_U0_ap_start = voltagesBackup_t_empty_n.read();
}

}

