// Seed: 3067813088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd60
);
  wire id_1;
  ;
  logic id_2;
  wand  id_3;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
  wire [-1  ==  1 : 1] id_4, id_5, id_6, id_7, _id_8, id_9[1 : id_8], id_10;
  assign id_4 = id_2;
  wire id_11, id_12;
endmodule
