Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Feb  6 22:19:48 2020
| Host             : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command          : report_power -file ddr3_hdmi_power_routed.rpt -pb ddr3_hdmi_power_summary_routed.pb -rpx ddr3_hdmi_power_routed.rpx
| Design           : ddr3_hdmi
| Device           : xc7a75tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.234        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.128        |
| Device Static (W)        | 0.105        |
| Total Off-Chip Power (W) | 0.506        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.054 |       31 |       --- |             --- |
| Slice Logic              |     0.015 |    19724 |       --- |             --- |
|   LUT as Logic           |     0.013 |     6937 |     47200 |           14.70 |
|   Register               |    <0.001 |     9052 |     94400 |            9.59 |
|   LUT as Distributed RAM |    <0.001 |      552 |     19000 |            2.91 |
|   CARRY4                 |    <0.001 |      239 |     15850 |            1.51 |
|   LUT as Shift Register  |    <0.001 |      227 |     19000 |            1.19 |
|   F7/F8 Muxes            |    <0.001 |       25 |     63400 |            0.04 |
|   Others                 |     0.000 |      632 |       --- |             --- |
| Signals                  |     0.020 |    15706 |       --- |             --- |
| Block RAM                |     0.014 |       13 |       105 |           12.38 |
| MMCM                     |     0.323 |        3 |         6 |           50.00 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| I/O                      |     0.402 |       59 |       285 |           20.70 |
| PHASER                   |     0.205 |       18 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.105 |          |           |                 |
| Total                    |     1.234 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.177 |       0.160 |      0.017 |
| Vccaux    |       1.800 |     0.393 |       0.374 |      0.018 |
| Vcco33    |       3.300 |     0.044 |       0.040 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.497 |       0.493 |      0.004 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                                                                                       | clk                                                                                                                                                                                                                      |            20.0 |
| clk1x_hdmi_clk_gen                                                                                                                                        | inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen                                                                                                                                                                                |            15.4 |
| clk5x_hdmi_clk_gen                                                                                                                                        | inst_hdmi_clk_gen/inst/clk5x_hdmi_clk_gen                                                                                                                                                                                |             3.1 |
| clk_out1_ddr3_clk_gen                                                                                                                                     | inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen                                                                                                                                                                             |             5.0 |
| clk_out2_ddr3_clk_gen                                                                                                                                     | inst_ddr3_clk_gen/inst/clk_out2_ddr3_clk_gen                                                                                                                                                                             |            10.0 |
| clk_pll_i                                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout_ddr3_clk_gen                                                                                                                                     | inst_ddr3_clk_gen/inst/clkfbout_ddr3_clk_gen                                                                                                                                                                             |            20.0 |
| clkfbout_hdmi_clk_gen                                                                                                                                     | inst_hdmi_clk_gen/inst/clkfbout_hdmi_clk_gen                                                                                                                                                                             |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                     |            33.0 |
| freq_refclk                                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_4                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| p1_clk_hdmi_clk_gen                                                                                                                                       | inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen                                                                                                                                                                               |            10.0 |
| pll_clk3_out                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| ddr3_hdmi                                                                          |     1.128 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   inst_A7_arbit                                                                    |    <0.001 |
|   inst_A7_rd_ctrl                                                                  |    <0.001 |
|   inst_A7_wr_ctrl                                                                  |    <0.001 |
|   inst_bit8to128                                                                   |     0.015 |
|     inst_ila_uart_buffer                                                           |     0.009 |
|       inst                                                                         |     0.009 |
|         ila_core_inst                                                              |     0.009 |
|           ila_trace_memory_inst                                                    |     0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.001 |
|               inst_blk_mem_gen                                                     |     0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |     0.001 |
|                   valid.cstr                                                       |     0.001 |
|                     ramloop[0].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[1].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|           u_ila_cap_ctrl                                                           |     0.001 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |    <0.001 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.004 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |     0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |     0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |    <0.001 |
|     inst_uart_fifo                                                                 |     0.006 |
|       U0                                                                           |     0.006 |
|         inst_fifo_gen                                                              |     0.006 |
|           gconvfifo.rf                                                             |     0.006 |
|             grf.rf                                                                 |     0.006 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gr1.grdc2.rdc                                                      |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                   c1                                                               |    <0.001 |
|                   c2                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |     0.005 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |     0.004 |
|                   inst_blk_mem_gen                                                 |     0.004 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |     0.004 |
|                       valid.cstr                                                   |     0.004 |
|                         ramloop[0].ram.r                                           |     0.002 |
|                           prim_noinit.ram                                          |     0.002 |
|                         ramloop[1].ram.r                                           |     0.002 |
|                           prim_noinit.ram                                          |     0.002 |
|   inst_ddr3_clk_gen                                                                |     0.106 |
|     inst                                                                           |     0.106 |
|   inst_hdmi_buffer                                                                 |     0.001 |
|     inst_hdmi_buffer_fifo                                                          |     0.001 |
|       U0                                                                           |     0.001 |
|         inst_fifo_gen                                                              |     0.001 |
|           gconvfifo.rf                                                             |     0.001 |
|             grf.rf                                                                 |     0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gr1.grdc2.rdc                                                      |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                   c0                                                               |    <0.001 |
|                   c1                                                               |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                   c1                                                               |    <0.001 |
|                   c2                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|   inst_hdmi_clk_gen                                                                |     0.124 |
|     inst                                                                           |     0.124 |
|   inst_hdmi_dis                                                                    |     0.135 |
|     inst_VGA_TIMING                                                                |    <0.001 |
|     inst_hdmi_trans                                                                |     0.135 |
|       inst_Serializer10_1_blue                                                     |     0.034 |
|       inst_Serializer10_1_clk                                                      |     0.034 |
|       inst_Serializer10_1_green                                                    |     0.034 |
|       inst_Serializer10_1_red                                                      |     0.034 |
|       inst_encode_blue                                                             |    <0.001 |
|       inst_encode_green                                                            |    <0.001 |
|       inst_encode_red                                                              |    <0.001 |
|   inst_ila_ddr                                                                     |     0.007 |
|     inst                                                                           |     0.007 |
|       ila_core_inst                                                                |     0.007 |
|         ila_trace_memory_inst                                                      |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |    <0.001 |
|             inst_blk_mem_gen                                                       |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                 valid.cstr                                                         |    <0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |    <0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |    <0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.004 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   inst_rd_cmd_fifo_ctrl                                                            |    <0.001 |
|     inst_rd_cmd_fifo                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_fifo_gen                                                              |    <0.001 |
|           gconvfifo.rf                                                             |    <0.001 |
|             grf.rf                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|   inst_rd_data_fifo_ctrl                                                           |     0.002 |
|     inst_rd_data_fifo                                                              |     0.002 |
|       U0                                                                           |     0.002 |
|         inst_fifo_gen                                                              |     0.002 |
|           gconvfifo.rf                                                             |     0.002 |
|             grf.rf                                                                 |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gr1.grdc2.rdc                                                      |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|   inst_uart_rx                                                                     |    <0.001 |
|   inst_user_rd_ctrl                                                                |    <0.001 |
|   inst_user_wr_ctrl                                                                |     0.002 |
|   inst_wr_cmd_fifo_ctrl                                                            |    <0.001 |
|     inst_wr_cmd_fifo                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_fifo_gen                                                              |    <0.001 |
|           gconvfifo.rf                                                             |    <0.001 |
|             grf.rf                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|   inst_wr_data_fifo_ctrl                                                           |     0.009 |
|     inst_wr_data_fifo                                                              |     0.009 |
|       U0                                                                           |     0.009 |
|         inst_fifo_gen                                                              |     0.009 |
|           gconvfifo.rf                                                             |     0.009 |
|             grf.rf                                                                 |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                 rd_pntr_cdc_inst                                                   |    <0.001 |
|                 wr_pntr_cdc_inst                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.gr1_int.rfwft                                                  |    <0.001 |
|                 gras.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwas.wsts                                                          |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |     0.008 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |     0.007 |
|                   inst_blk_mem_gen                                                 |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |     0.007 |
|                       valid.cstr                                                   |     0.007 |
|                         ramloop[0].ram.r                                           |     0.004 |
|                           prim_noinit.ram                                          |     0.004 |
|                         ramloop[1].ram.r                                           |     0.004 |
|                           prim_noinit.ram                                          |     0.004 |
|   u_ddr3_ctrl                                                                      |     0.721 |
|     u_ddr3_ctrl_mig                                                                |     0.721 |
|       temp_mon_enabled.u_tempmon                                                   |     0.007 |
|       u_ddr3_clk_ibuf                                                              |     0.000 |
|       u_ddr3_infrastructure                                                        |     0.188 |
|       u_iodelay_ctrl                                                               |    <0.001 |
|       u_memc_ui_top_std                                                            |     0.526 |
|         mem_intfc0                                                                 |     0.519 |
|           ddr_phy_top0                                                             |     0.514 |
|             u_ddr_calib_top                                                        |     0.030 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                          |     0.005 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                    |     0.006 |
|               ddr_phy_tempmon_0                                                    |     0.001 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                        |     0.001 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                            |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                        |     0.003 |
|               u_ddr_phy_init                                                       |     0.010 |
|               u_ddr_phy_wrcal                                                      |     0.002 |
|               u_ddr_prbs_gen                                                       |     0.001 |
|             u_ddr_mc_phy_wrapper                                                   |     0.483 |
|               gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq                      |     0.007 |
|               gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq                     |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq                      |     0.006 |
|               gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq                      |     0.007 |
|               gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq                      |     0.006 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs           |     0.016 |
|                 OBUFTDS                                                            |     0.005 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs           |     0.016 |
|                 OBUFTDS                                                            |     0.005 |
|               u_ddr_mc_phy                                                         |     0.295 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                  |     0.163 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                  |     0.056 |
|                     ddr_byte_group_io                                              |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |    <0.001 |
|                       mem_reg_0_3_12_17                                            |    <0.001 |
|                       mem_reg_0_3_18_23                                            |    <0.001 |
|                       mem_reg_0_3_24_29                                            |    <0.001 |
|                       mem_reg_0_3_30_35                                            |    <0.001 |
|                       mem_reg_0_3_36_41                                            |    <0.001 |
|                       mem_reg_0_3_42_47                                            |    <0.001 |
|                       mem_reg_0_3_48_53                                            |    <0.001 |
|                       mem_reg_0_3_54_59                                            |    <0.001 |
|                       mem_reg_0_3_60_65                                            |    <0.001 |
|                       mem_reg_0_3_66_71                                            |    <0.001 |
|                       mem_reg_0_3_6_11                                             |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                              |    <0.001 |
|                       mem_reg_0_15_0_5                                             |    <0.001 |
|                       mem_reg_0_15_12_17                                           |    <0.001 |
|                       mem_reg_0_15_18_23                                           |    <0.001 |
|                       mem_reg_0_15_24_29                                           |    <0.001 |
|                       mem_reg_0_15_30_35                                           |    <0.001 |
|                       mem_reg_0_15_36_41                                           |    <0.001 |
|                       mem_reg_0_15_42_47                                           |    <0.001 |
|                       mem_reg_0_15_48_53                                           |    <0.001 |
|                       mem_reg_0_15_54_59                                           |    <0.001 |
|                       mem_reg_0_15_60_65                                           |    <0.001 |
|                       mem_reg_0_15_66_71                                           |    <0.001 |
|                       mem_reg_0_15_6_11                                            |    <0.001 |
|                       mem_reg_0_15_72_77                                           |    <0.001 |
|                       mem_reg_0_15_78_79                                           |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                  |     0.056 |
|                     ddr_byte_group_io                                              |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                  |    <0.001 |
|                       mem_reg_0_3_12_17                                            |    <0.001 |
|                       mem_reg_0_3_18_23                                            |    <0.001 |
|                       mem_reg_0_3_24_29                                            |    <0.001 |
|                       mem_reg_0_3_30_35                                            |    <0.001 |
|                       mem_reg_0_3_36_41                                            |    <0.001 |
|                       mem_reg_0_3_42_47                                            |    <0.001 |
|                       mem_reg_0_3_48_53                                            |    <0.001 |
|                       mem_reg_0_3_54_59                                            |    <0.001 |
|                       mem_reg_0_3_60_65                                            |    <0.001 |
|                       mem_reg_0_3_66_71                                            |    <0.001 |
|                       mem_reg_0_3_6_11                                             |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                              |    <0.001 |
|                       mem_reg_0_15_0_5                                             |    <0.001 |
|                       mem_reg_0_15_12_17                                           |    <0.001 |
|                       mem_reg_0_15_18_23                                           |    <0.001 |
|                       mem_reg_0_15_24_29                                           |    <0.001 |
|                       mem_reg_0_15_30_35                                           |    <0.001 |
|                       mem_reg_0_15_36_41                                           |    <0.001 |
|                       mem_reg_0_15_42_47                                           |    <0.001 |
|                       mem_reg_0_15_48_53                                           |    <0.001 |
|                       mem_reg_0_15_54_59                                           |    <0.001 |
|                       mem_reg_0_15_60_65                                           |    <0.001 |
|                       mem_reg_0_15_66_71                                           |    <0.001 |
|                       mem_reg_0_15_6_11                                            |    <0.001 |
|                       mem_reg_0_15_72_77                                           |    <0.001 |
|                       mem_reg_0_15_78_79                                           |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                  |     0.131 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                  |     0.019 |
|                     ddr_byte_group_io                                              |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                              |    <0.001 |
|                       mem_reg_0_15_42_47                                           |    <0.001 |
|                       mem_reg_0_15_48_53                                           |    <0.001 |
|                       mem_reg_0_15_54_59                                           |    <0.001 |
|                       mem_reg_0_15_6_11                                            |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                  |     0.020 |
|                     ddr_byte_group_io                                              |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                              |     0.001 |
|                       mem_reg_0_15_0_5                                             |    <0.001 |
|                       mem_reg_0_15_12_17                                           |    <0.001 |
|                       mem_reg_0_15_18_23                                           |    <0.001 |
|                       mem_reg_0_15_24_29                                           |    <0.001 |
|                       mem_reg_0_15_30_35                                           |    <0.001 |
|                       mem_reg_0_15_36_41                                           |    <0.001 |
|                       mem_reg_0_15_42_47                                           |    <0.001 |
|                       mem_reg_0_15_48_53                                           |    <0.001 |
|                       mem_reg_0_15_54_59                                           |    <0.001 |
|                       mem_reg_0_15_60_65                                           |    <0.001 |
|                       mem_reg_0_15_66_71                                           |    <0.001 |
|                       mem_reg_0_15_6_11                                            |    <0.001 |
|                       mem_reg_0_15_72_77                                           |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                  |     0.040 |
|                     ddr_byte_group_io                                              |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                      |     0.019 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                              |    <0.001 |
|                       mem_reg_0_15_0_5                                             |    <0.001 |
|                       mem_reg_0_15_12_17                                           |    <0.001 |
|                       mem_reg_0_15_18_23                                           |    <0.001 |
|                       mem_reg_0_15_24_29                                           |    <0.001 |
|                       mem_reg_0_15_30_35                                           |    <0.001 |
|                       mem_reg_0_15_36_41                                           |    <0.001 |
|                       mem_reg_0_15_42_47                                           |    <0.001 |
|                       mem_reg_0_15_48_53                                           |    <0.001 |
|                       mem_reg_0_15_54_59                                           |    <0.001 |
|                       mem_reg_0_15_60_65                                           |    <0.001 |
|                       mem_reg_0_15_66_71                                           |    <0.001 |
|                       mem_reg_0_15_6_11                                            |    <0.001 |
|                       mem_reg_0_15_72_77                                           |    <0.001 |
|                       mem_reg_0_15_78_79                                           |    <0.001 |
|           mc0                                                                      |     0.006 |
|             bank_mach0                                                             |     0.003 |
|               arb_mux0                                                             |    <0.001 |
|                 arb_row_col0                                                       |    <0.001 |
|                   col_arb0                                                         |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                          |    <0.001 |
|                   row_arb0                                                         |    <0.001 |
|                 arb_select0                                                        |    <0.001 |
|               bank_cntrl[0].bank0                                                  |    <0.001 |
|                 bank_compare0                                                      |    <0.001 |
|                 bank_queue0                                                        |    <0.001 |
|                 bank_state0                                                        |    <0.001 |
|               bank_cntrl[1].bank0                                                  |    <0.001 |
|                 bank_compare0                                                      |    <0.001 |
|                 bank_queue0                                                        |    <0.001 |
|                 bank_state0                                                        |    <0.001 |
|               bank_cntrl[2].bank0                                                  |    <0.001 |
|                 bank_compare0                                                      |    <0.001 |
|                 bank_queue0                                                        |    <0.001 |
|                 bank_state0                                                        |    <0.001 |
|               bank_cntrl[3].bank0                                                  |    <0.001 |
|                 bank_compare0                                                      |    <0.001 |
|                 bank_queue0                                                        |    <0.001 |
|                 bank_state0                                                        |    <0.001 |
|               bank_common0                                                         |    <0.001 |
|             col_mach0                                                              |    <0.001 |
|               read_fifo.fifo_ram[0].RAM32M0                                        |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                                        |    <0.001 |
|             rank_mach0                                                             |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                            |    <0.001 |
|               rank_common0                                                         |    <0.001 |
|                 maintenance_request.maint_arb0                                     |    <0.001 |
|         u_ui_top                                                                   |     0.007 |
|           ui_cmd0                                                                  |    <0.001 |
|           ui_rd_data0                                                              |     0.002 |
|             not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                       |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                        |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                        |    <0.001 |
|             not_strict_mode.status_ram.RAM32M0                                     |    <0.001 |
|           ui_wr_data0                                                              |     0.004 |
|             pointer_ram.rams[0].RAM32M0                                            |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                            |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                                 |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                                  |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


