#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 17 17:25:39 2022
# Process ID: 9448
# Current directory: C:/formation_hls/tp3_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14952 C:\formation_hls\tp3_p1\tp3_p1.xpr
# Log file: C:/formation_hls/tp3_p1/vivado.log
# Journal file: C:/formation_hls/tp3_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/formation_hls/tp3_p1/tp3_p1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 921.039 ; gain = 208.758
update_compile_order -fileset sources_1
open_bd_design {C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:im_load:1.0 - im_load_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Adding component instance block -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding component instance block -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Successfully read diagram <design_1> from BD file <C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.918 ; gain = 51.047
add_files -norecurse C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/mux_rgb.vhd
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets video_ctrl/xlslice_1_Dout] [get_bd_cells video_ctrl/xlslice_1]
delete_bd_objs [get_bd_pins video_ctrl/vga_blue]
create_bd_cell -type module -reference mux_rgb mux_rgb_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/tp3_p1/hls/im_load'.
set_property location {4 1723 307} [get_bd_cells mux_rgb_0]
set_property location {4 1887 206} [get_bd_cells mux_rgb_0]
move_bd_cells [get_bd_cells video_ctrl] [get_bd_cells mux_rgb_0]
connect_bd_net [get_bd_pins video_ctrl/mux_rgb_0/gray_in] [get_bd_pins video_ctrl/v_axi4s_vid_out_0/vid_data]
connect_bd_net [get_bd_pins video_ctrl/mux_rgb_0/mux_sel] [get_bd_pins video_ctrl/v_axi4s_vid_out_0/vid_active_video]
connect_bd_net [get_bd_ports vga_red] [get_bd_pins video_ctrl/mux_rgb_0/gray_out]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /ov7670/ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /ov7670/debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\formation_hls\tp3_p1\tp3_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 17:28:55 2022...
