#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 18 11:27:33 2019
# Process ID: 9960
# Current directory: C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top.vdi
# Journal file: C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_wrapper_i/xadc'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_i/inst'
Finished Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_i/inst'
Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1256.945 ; gain = 510.477
Finished Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_i/inst'
Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_wrapper_i/xadc/U0'
Finished Parsing XDC File [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_wrapper_i/xadc/U0'
Parsing XDC File [C:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1256.945 ; gain = 1008.340
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -748 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1256.945 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14ceca78f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17e6e9134

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1262.438 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 17e6e9134

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1262.438 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: df9582e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1262.438 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: df9582e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1262.438 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1262.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: df9582e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1262.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: df9582e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1262.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1262.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -748 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1262.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1262.438 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2208198

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 105631eea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 105631eea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.438 ; gain = 38.000
Phase 1 Placer Initialization | Checksum: 105631eea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12df56e98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12df56e98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13a603030

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6e3acb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e6e3acb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e6e3acb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21e13a78f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e079dd0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e079dd0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.438 ; gain = 38.000
Phase 3 Detail Placement | Checksum: 1e079dd0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.438 ; gain = 38.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.231. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14c6da0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.414 ; gain = 66.977
Phase 4.1 Post Commit Optimization | Checksum: 14c6da0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.414 ; gain = 66.977

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c6da0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.414 ; gain = 66.977

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14c6da0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.414 ; gain = 66.977

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15382e504

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.414 ; gain = 66.977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15382e504

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.414 ; gain = 66.977
Ending Placer Task | Checksum: f2fc23ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.414 ; gain = 66.977
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1329.414 ; gain = 66.977
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1329.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1329.414 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1329.414 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.414 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -748 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b2649a58 ConstDB: 0 ShapeSum: 40978953 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1503239b9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1703.914 ; gain = 374.500

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1503239b9

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1703.914 ; gain = 374.500

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1503239b9

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1703.914 ; gain = 374.500

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1503239b9

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1703.914 ; gain = 374.500
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10fcfd19c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1717.945 ; gain = 388.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.167  | TNS=0.000  | WHS=-0.096 | THS=-0.522 |

Phase 2 Router Initialization | Checksum: 19b51a7d5

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 110cdb9e3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1847a2948

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.051  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5a5d51a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531
Phase 4 Rip-up And Reroute | Checksum: 1d5a5d51a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d5a5d51a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5a5d51a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531
Phase 5 Delay and Skew Optimization | Checksum: 1d5a5d51a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180b2dc76

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.138  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180b2dc76

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531
Phase 6 Post Hold Fix | Checksum: 180b2dc76

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00157785 %
  Global Horizontal Routing Utilization  = 0.00188324 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180b2dc76

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180b2dc76

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ff1236c2

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.138  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ff1236c2

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1717.945 ; gain = 388.531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1717.945 ; gain = 388.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1717.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Burak/Desktop/XADC_Example/XADC_Example.runs/impl_1/top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 11:30:16 2019...
