design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_rst_ps8_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps8_0_100M_0/sim/design_1_rst_ps8_0_100M_0.vhd,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_ClockDivider_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ClockDivider_0_0/sim/design_1_ClockDivider_0_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_ov7670_controller_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_controller_0_0/sim/design_1_ov7670_controller_0_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_ov7670_capture_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_capture_0_0/sim/design_1_ov7670_capture_0_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
bd_f60c_ila_lib_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
bd_f60c.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_system_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/abef/hdl"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../camera_vga.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
