<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1559219243">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="top_module.drc"/>
  <File Type="BG-BGN" Name="top_module.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="top_module.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top_module.ltx"/>
  <File Type="BITSTR-MMI" Name="top_module.mmi"/>
  <File Type="BITSTR-BMM" Name="top_module_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="top_module.nky"/>
  <File Type="BITSTR-RBT" Name="top_module.rbt"/>
  <File Type="BITSTR-MSK" Name="top_module.msk"/>
  <File Type="BG-BIN" Name="top_module.bin"/>
  <File Type="BG-BIT" Name="top_module.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="top_module_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="top_module_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="top_module_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="top_module.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_module_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_module_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_module_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_module_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_module_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="top_module_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="top_module_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="top_module_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_module_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="top_module_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_module_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_module_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="top_module_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="top_module_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="top_module_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="top_module_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_module_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_module_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_module_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="top_module_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="top_module_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="top_module_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_module_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="top_module_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_module_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="top_module_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="top_module_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_module_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_module_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_module_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="top_module_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_module_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_module_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="top_module_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_module_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="top_module_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_module_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="top_module_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="top_module_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="top_module_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_module_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="top_module_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="top_module_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top_module.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_module_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="top_module_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="top_module_opt.dcp"/>
  <File Type="INIT-TIMING" Name="top_module_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="top_module_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="top_module_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="top_module_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="top_module.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v"/>
        <Attr Name="ImportTime" Val="1557335829"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/MIPS_opcode.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PipelineCPU/PipelineCPU.srcs/sources_1/new/MIPS_opcode.vh"/>
        <Attr Name="ImportTime" Val="1558873088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v"/>
        <Attr Name="ImportTime" Val="1559201505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v"/>
        <Attr Name="ImportTime" Val="1559200175"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/DebugandDisplayUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/DebugandDisplayUnit.v"/>
        <Attr Name="ImportTime" Val="1557335361"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/DisplayPulse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/DisplayPulse.v"/>
        <Attr Name="ImportTime" Val="1557335504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v"/>
        <Attr Name="ImportTime" Val="1559202090"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/FrequencyDivision.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/FrequencyDivision.v"/>
        <Attr Name="ImportTime" Val="1557402753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Hex7SegmentDisplay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Hex7SegmentDisplay.v"/>
        <Attr Name="ImportTime" Val="1556987000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v"/>
        <Attr Name="ImportTime" Val="1557335574"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v"/>
        <Attr Name="ImportTime" Val="1557335589"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v"/>
        <Attr Name="ImportTime" Val="1559215297"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v"/>
        <Attr Name="ImportTime" Val="1559143963"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v"/>
        <Attr Name="ImportTime" Val="1557469287"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v"/>
        <Attr Name="ImportTime" Val="1559201976"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/SinglePulse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/SinglePulse.v"/>
        <Attr Name="ImportTime" Val="1557335469"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v"/>
        <Attr Name="ImportTime" Val="1559138914"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/clocking.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/sources_1/new/clocking.v"/>
        <Attr Name="ImportTime" Val="1559140638"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v"/>
        <Attr Name="ImportTime" Val="1559211758"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v"/>
        <Attr Name="ImportTime" Val="1559142234"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/sources_1/new/top module.v"/>
        <Attr Name="ImportTime" Val="1559201472"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Debounce.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Debounce.v"/>
        <Attr Name="ImportTime" Val="1557297693"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Counter.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Counter.v"/>
        <Attr Name="ImportTime" Val="1555550961"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../BubbleSort.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_module"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/COD/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../文档/CPUsort3/CPU.srcs/constrs_1/imports/COD/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1559183646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ClockingWizrad_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ClockingWizard_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Memory"/>
</GenRun>
