`timescale 1ns / 1ps
`include "common.vh"

module CSR_DECODER(
    input wire[31:0] instr,
    output reg[2:0] op_code
);



endmodule
