<!--
	- I/O mapping
	- Version: 
	- Date: Fri Feb 23 19:02:10 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[8131:8131]" net="a[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8206:8206]" net="a[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8086:8086]" net="a[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8076:8076]" net="a[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8072:8072]" net="a[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8071:8071]" net="a[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8091:8091]" net="a[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8066:8066]" net="a[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8079:8079]" net="a[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8078:8078]" net="a[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8075:8075]" net="a[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8064:8064]" net="a[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8109:8109]" net="a[12]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8128:8128]" net="a[13]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8175:8175]" net="a[14]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8069:8069]" net="a[15]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8108:8108]" net="a[16]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8099:8099]" net="a[17]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8129:8129]" net="a[18]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8089:8089]" net="a[19]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8067:8067]" net="b[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8093:8093]" net="b[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8065:8065]" net="b[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8133:8133]" net="b[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8132:8132]" net="b[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8120:8120]" net="b[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8070:8070]" net="b[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8100:8100]" net="b[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8113:8113]" net="b[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8106:8106]" net="b[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8077:8077]" net="b[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8085:8085]" net="b[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8118:8118]" net="b[12]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8107:8107]" net="b[13]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8094:8094]" net="b[14]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8096:8096]" net="b[15]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8126:8126]" net="b[16]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8125:8125]" net="b[17]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24418:24418]" net="clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8092:8092]" net="reset" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8123:8123]" net="acc_fir[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8068:8068]" net="acc_fir[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8088:8088]" net="acc_fir[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8082:8082]" net="acc_fir[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8119:8119]" net="acc_fir[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8305:8305]" net="z_out[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8196:8196]" net="z_out[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8161:8161]" net="z_out[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8320:8320]" net="z_out[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8019:8019]" net="z_out[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8049:8049]" net="z_out[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8182:8182]" net="z_out[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8199:8199]" net="z_out[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8039:8039]" net="z_out[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8032:8032]" net="z_out[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8056:8056]" net="z_out[10]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8062:8062]" net="z_out[11]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8194:8194]" net="z_out[12]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8285:8285]" net="z_out[13]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8146:8146]" net="z_out[14]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8204:8204]" net="z_out[15]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[7896:7896]" net="z_out[16]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8152:8152]" net="z_out[17]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8149:8149]" net="z_out[18]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8188:8188]" net="z_out[19]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8029:8029]" net="z_out[20]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8170:8170]" net="z_out[21]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[7885:7885]" net="z_out[22]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8160:8160]" net="z_out[23]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8174:8174]" net="z_out[24]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8186:8186]" net="z_out[25]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8140:8140]" net="z_out[26]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8169:8169]" net="z_out[27]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8063:8063]" net="z_out[28]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8193:8193]" net="z_out[29]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8198:8198]" net="z_out[30]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8143:8143]" net="z_out[31]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8017:8017]" net="z_out[32]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8164:8164]" net="z_out[33]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8159:8159]" net="z_out[34]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8162:8162]" net="z_out[35]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8035:8035]" net="z_out[36]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8179:8179]" net="z_out[37]" dir="output"/>
</io_mapping>
