# Design of the MIPS R2000

Design of the 5 pipeline stages of the MIPS R2000.

## Language : 
* SystemVerilog


## Tools : 
* [Modelsim](https://www.mentor.com/products/fv/modelsim/) - Verification and test benches
* [Precision RTL](https://www.mentor.com/products/fpga/synthesis/precision_rtl/) - RTL synthesis



## Directories :

 + **./src/** : Contains all the modules
 + **./test_bench/** : Contains all the test benches
 
 ## Authors :
 * de Sainte Marie Nils & Edde Jean-Baptiste - Fourth year Master's students at **Grenoble INP Phelma**


