{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1492090257484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj_1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"proj_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492090257575 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1492090257816 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1492090257816 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492090258577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492090259312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492090259312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492090259312 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492090259312 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 602 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492090259358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 604 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492090259358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492090259358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 608 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492090259358 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492090259358 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492090259361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1492090262137 ""}
{ "Info" "ISTA_SDC_FOUND" "proj_1.scf " "Reading SDC File: 'proj_1.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492090262138 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090262175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090262175 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1492090262175 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492090262175 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492090262176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492090262176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    IntF\|nADV " "  20.000    IntF\|nADV" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492090262176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     IntF\|nWR " "  20.000     IntF\|nWR" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492090262176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492090262176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492090263190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492090263190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492090263191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492090263192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492090263193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492090263193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492090263193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492090263194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492090263236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492090263237 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492090263237 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492090263302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492090264693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_PARSER_NO_RCF_FILE" "" "Cannot open a Routing Constraints File -- routing will continue without constraints" {  } {  } 0 170117 "Cannot open a Routing Constraints File -- routing will continue without constraints" 0 0 "Fitter" 0 -1 1492090264739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492090264859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492090264864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492090265080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492090265080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492090265749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492090266695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492090266695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492090266837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492090266837 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1492090266837 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492090266837 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492090266852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492090266946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492090267441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492090267545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492090268041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492090269190 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[0\] 3.3-V LVCMOS A4 " "Pin AD\[0\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[0] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[0\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[1\] 3.3-V LVCMOS B4 " "Pin AD\[1\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[1] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[1\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[2\] 3.3-V LVCMOS B6 " "Pin AD\[2\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[2] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[2\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[3\] 3.3-V LVCMOS A6 " "Pin AD\[3\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[3] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[3\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[4\] 3.3-V LVCMOS D11 " "Pin AD\[4\] uses I/O standard 3.3-V LVCMOS at D11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[4] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[4\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[5\] 3.3-V LVCMOS C11 " "Pin AD\[5\] uses I/O standard 3.3-V LVCMOS at C11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[5] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[5\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[6\] 3.3-V LVCMOS E10 " "Pin AD\[6\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[6] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[6\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[7\] 3.3-V LVCMOS D9 " "Pin AD\[7\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[7] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[7\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[8\] 3.3-V LVCMOS C9 " "Pin AD\[8\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[8] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[9\] 3.3-V LVCMOS E9 " "Pin AD\[9\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[9] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[10\] 3.3-V LVCMOS F9 " "Pin AD\[10\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[10] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[11\] 3.3-V LVCMOS F8 " "Pin AD\[11\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[11] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[12\] 3.3-V LVCMOS E8 " "Pin AD\[12\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[12] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[13\] 3.3-V LVCMOS D8 " "Pin AD\[13\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[13] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[14\] 3.3-V LVCMOS F7 " "Pin AD\[14\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[14] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[15\] 3.3-V LVCMOS E7 " "Pin AD\[15\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[15] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[0\] 3.3-V LVCMOS J2 " "Pin SRAM_D\[0\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[0] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[1\] 3.3-V LVCMOS K1 " "Pin SRAM_D\[1\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[1] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[2\] 3.3-V LVCMOS G1 " "Pin SRAM_D\[2\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[2] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[3\] 3.3-V LVCMOS J1 " "Pin SRAM_D\[3\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[3] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[4\] 3.3-V LVCMOS F1 " "Pin SRAM_D\[4\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[4] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[5\] 3.3-V LVCMOS G2 " "Pin SRAM_D\[5\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[5] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[6\] 3.3-V LVCMOS D1 " "Pin SRAM_D\[6\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[6] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[7\] 3.3-V LVCMOS F2 " "Pin SRAM_D\[7\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[7] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[8\] 3.3-V LVCMOS E5 " "Pin SRAM_D\[8\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[8] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[9\] 3.3-V LVCMOS F3 " "Pin SRAM_D\[9\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[9] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[10\] 3.3-V LVCMOS D3 " "Pin SRAM_D\[10\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[10] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[11\] 3.3-V LVCMOS E6 " "Pin SRAM_D\[11\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[11] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[12\] 3.3-V LVCMOS D4 " "Pin SRAM_D\[12\] uses I/O standard 3.3-V LVCMOS at D4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[12] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[13\] 3.3-V LVCMOS C3 " "Pin SRAM_D\[13\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[13] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[14\] 3.3-V LVCMOS D6 " "Pin SRAM_D\[14\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[14] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[15\] 3.3-V LVCMOS D5 " "Pin SRAM_D\[15\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[15] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[25\] 3.3-V LVCMOS B9 " "Pin ADDRH\[25\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[25] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[25\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_25M 3.3-V LVCMOS E1 " "Pin CLK_25M uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { CLK_25M } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_25M" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 52 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRD 3.3-V LVCMOS A7 " "Pin nRD uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nRD } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nRD" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 58 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nWR 3.3-V LVCMOS B8 " "Pin nWR uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nWR } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nWR" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nE1 3.3-V LVCMOS C8 " "Pin nE1 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nE1 } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nE1" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 56 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nADV 3.3-V LVCMOS A10 " "Pin nADV uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nADV } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nADV" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 55 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[24\] 3.3-V LVCMOS A9 " "Pin ADDRH\[24\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[24] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[24\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[23\] 3.3-V LVCMOS B10 " "Pin ADDRH\[23\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[23] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[23\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[22\] 3.3-V LVCMOS B12 " "Pin ADDRH\[22\] uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[22] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[22\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[21\] 3.3-V LVCMOS A12 " "Pin ADDRH\[21\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[21] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[21\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[20\] 3.3-V LVCMOS B11 " "Pin ADDRH\[20\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[20] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[20\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[19\] 3.3-V LVCMOS A11 " "Pin ADDRH\[19\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[19] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[19\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[18\] 3.3-V LVCMOS B5 " "Pin ADDRH\[18\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[18] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[18\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[17\] 3.3-V LVCMOS A5 " "Pin ADDRH\[17\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[17] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[17\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[16\] 3.3-V LVCMOS C6 " "Pin ADDRH\[16\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[16] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[16\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492090270067 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1492090270067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/zyd/FPGA/synplify/proj_1.fit.smsg " "Generated suppressed messages file F:/zyd/FPGA/synplify/proj_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492090270227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492090270880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 21:31:10 2017 " "Processing ended: Thu Apr 13 21:31:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492090270880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492090270880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492090270880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492090270880 ""}
