---
title: Add New DIY Instruction ACE to LLVM
date: 2023-11-21
permalink: /pages/000005/
---

### 1. Add Register Class in RISCV

```
// RegACE - 4-bit register for RISC-V ACE inst
class RISCVRegACE<bits<16> Enc, string n, list<string> alt = []> : Register<n> {
  let HWEncoding = Enc;
  let AltNames = alt;
}

// Define the ACE registers
let RegAltNameIndices = [ABIRegAltName] in {
  //foreach Index = !range(0, 16, 1) in {
  //  def ACE#Index : RISCVRegACE<Index, "ace_reg_"#Index, ["ace_reg_"#Index]>, DwarfRegNum<[!add(Index, 128)]>;
  //}
  def ACE0  : RISCVRegACE<0, "ace_reg_0", ["ace_reg_0"]>, DwarfRegNum<[128]>;
  def ACE1  : RISCVRegACE<1, "ace_reg_1", ["ace_reg_1"]>, DwarfRegNum<[129]>;
  def ACE2  : RISCVRegACE<2, "ace_reg_2", ["ace_reg_2"]>, DwarfRegNum<[130]>;
  def ACE3  : RISCVRegACE<3, "ace_reg_3", ["ace_reg_3"]>, DwarfRegNum<[131]>;
}
```

```
anonymous_8306: 	(trunc:{ *:[i16] m1:[i16 i32] } GPR:{ *:[i32] m1:[i32 i64] }:$src)
Included from /home/qishao/Project/llvm-project/llvm/lib/Target/RISCV/RISCV.td:30:
/home/qishao/Project/llvm-project/llvm/lib/Target/RISCV/RISCVInstrInfo.td:1915:1: error: In anonymous_8306: Could not infer all types in pattern!
def : Pat<(trunc GPR:$src), (COPY GPR:$src)>;
^
anonymous_8306: 	(trunc:{ *:[i16] m1:[i16 i32] } GPR:{ *:[i32] m1:[i32 i64] }:$src)
anonymous_8306: 	(COPY:{ *:[i16] m1:[i16 i32] } GPR:{ *:[i32] m1:[i32 i64] }:$src)
Included from /home/qishao/Project/llvm-project/llvm/lib/Target/RISCV/RISCV.td:30:
/home/qishao/Project/llvm-project/llvm/lib/Target/RISCV/RISCVInstrInfo.td:1915:1: error: In anonymous_8306: Could not infer all types in pattern result!
def : Pat<(trunc GPR:$src), (COPY GPR:$src)>;
^
```

The failed issues after I def ACE Register Class
```
def ACE : RegisterClass<"RISCV", [i16], 16, (add
    (sequence "ACE%u", 0, 3)
)>;

```
