5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd null_stmt1.2.vcd -o null_stmt1.2.cdd -v null_stmt1.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt1.2.v 10 33 1
2 1 14 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 102
1 b 12 830007 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" null_stmt1.2.v 0 22 1
2 2 15 50008 1 0 20004 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 1 37 11006 2 3
2 5 16 50008 1 0 20004 0 0 1 36 0
2 6 16 10001 0 1 400 0 0 b
2 7 16 10008 1 37 6 5 6
2 8 17 50005 1 1 14 0 0 a
2 9 17 10007 1 39 26 8 0
2 10 20 30003 1 4e 20002 0 0 1 34 2
2 11 21 50008 1 0 20008 0 0 1 36 1
2 12 21 10001 0 1 400 0 0 a
2 13 21 10008 1 37 a 11 12
2 14 18 7000a 0 0 20010 0 0 1 36 1
2 15 18 30003 0 1 400 0 0 b
2 16 18 3000a 0 37 6022 14 15
4 13 0 0
4 10 13 13
4 16 13 13
4 9 16 10
4 7 9 9
4 4 7 7
3 1 main.$u1 "main.$u1" null_stmt1.2.v 0 31 1
