
Recoil-Motor-Controller-G431-DRV8350RS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc44  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d4  0800fe28  0800fe28  0001fe28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080106fc  080106fc  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  080106fc  080106fc  000206fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010704  08010704  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010704  08010704  00020704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010708  08010708  00020708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0801070c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  200001fc  08010908  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  08010908  00030778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026c73  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000460e  00000000  00000000  00056e9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  0005b4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001be8  00000000  00000000  0005d280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024185  00000000  00000000  0005ee68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022a6d  00000000  00000000  00082fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8041  00000000  00000000  000a5a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018da9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009438  00000000  00000000  0018daec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800fe0c 	.word	0x0800fe0c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000200 	.word	0x20000200
 800021c:	0800fe0c 	.word	0x0800fe0c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <HAL_FDCAN_RxFifo0Callback>:

float user_input_pot;
uint8_t user_input_button;
uint8_t user_output_led;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  CAN_Frame rx_frame;
  CAN_getRxFrame(&hfdcan1, &rx_frame);
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	4619      	mov	r1, r3
 8000fac:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 8000fae:	f000 f913 	bl	80011d8 <CAN_getRxFrame>
  MotorController_handleCANMessage(&controller, &rx_frame);
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4804      	ldr	r0, [pc, #16]	; (8000fcc <HAL_FDCAN_RxFifo0Callback+0x30>)
 8000fba:	f002 fbc1 	bl	8003740 <MotorController_handleCANMessage>
}
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000420 	.word	0x20000420
 8000fcc:	20000218 	.word	0x20000218

08000fd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  if (htim == &htim1) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a15      	ldr	r2, [pc, #84]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d104      	bne.n	8000fea <HAL_TIM_PeriodElapsedCallback+0x1a>
    MotorController_updateCommutation(&controller, &hadc1);
 8000fe0:	4914      	ldr	r1, [pc, #80]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000fe2:	4815      	ldr	r0, [pc, #84]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000fe4:	f001 ffaa 	bl	8002f3c <MotorController_updateCommutation>
    #endif
  }
  else if (htim == &htim4) {
    MotorController_triggerPositionUpdate(&controller);
  }
}
 8000fe8:	e01d      	b.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
  else if (htim == &htim2) {
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a13      	ldr	r2, [pc, #76]	; (800103c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d112      	bne.n	8001018 <HAL_TIM_PeriodElapsedCallback+0x48>
    if (controller.mode != MODE_IDLE && controller.mode != MODE_CALIBRATION) {
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ff4:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d014      	beq.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ffe:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8001002:	2b05      	cmp	r3, #5
 8001004:	d00f      	beq.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
      MotorController_setMode(&controller, MODE_DISABLED);
 8001006:	2100      	movs	r1, #0
 8001008:	480b      	ldr	r0, [pc, #44]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800100a:	f001 fd8d 	bl	8002b28 <MotorController_setMode>
      controller.error = ERROR_HEARTBEAT_TIMEOUT;
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001010:	2204      	movs	r2, #4
 8001012:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
}
 8001016:	e006      	b.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
  else if (htim == &htim4) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a09      	ldr	r2, [pc, #36]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d102      	bne.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
    MotorController_triggerPositionUpdate(&controller);
 8001020:	4805      	ldr	r0, [pc, #20]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001022:	f002 f803 	bl	800302c <MotorController_triggerPositionUpdate>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000059c 	.word	0x2000059c
 8001034:	20000348 	.word	0x20000348
 8001038:	20000218 	.word	0x20000218
 800103c:	200005e8 	.word	0x200005e8
 8001040:	20000634 	.word	0x20000634

08001044 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001056:	f006 ffc7 	bl	8007fe8 <HAL_GPIO_WritePin>

  MotorController_updatePositionReading(&controller);
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800105c:	f002 f838 	bl	80030d0 <MotorController_updatePositionReading>
  /* ====== Start user APP code ====== */
//  controller.position_controller.position_target = APP_getUserPot() * M_PI;

  /* ====== End user APP code ====== */

  MotorController_updatePositionController(&controller);
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001062:	f002 f885 	bl	8003170 <MotorController_updatePositionController>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000218 	.word	0x20000218

08001074 <APP_initFlashOption>:

/**
 * Procedure following G431 User Manual Section 4.4.2 Option bytes programming
 *
 */
void APP_initFlashOption() {
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  // 1. Unlock the FLASH_CR with the LOCK clearing sequence
  // Check that no Flash memory operation is on going by checking the BSY bit in the Flash status register (FLASH_SR).
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {}
 8001078:	bf00      	nop
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <APP_initFlashOption+0x68>)
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001082:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001086:	d0f8      	beq.n	800107a <APP_initFlashOption+0x6>
  HAL_FLASH_Unlock();
 8001088:	f006 fbc0 	bl	800780c <HAL_FLASH_Unlock>

  // 2. Unlock the FLASH Option Byte with the LOCK clearing sequence
  // Check that no Flash memory operation is on going by checking the BSY bit in the Flash status register (FLASH_SR).
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {}
 800108c:	bf00      	nop
 800108e:	4b13      	ldr	r3, [pc, #76]	; (80010dc <APP_initFlashOption+0x68>)
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800109a:	d0f8      	beq.n	800108e <APP_initFlashOption+0x1a>
  HAL_FLASH_OB_Unlock();
 800109c:	f006 fbf2 	bl	8007884 <HAL_FLASH_OB_Unlock>

  // 3. program OPTR
  FLASH->OPTR = 0xFBEFF8AAU;  // default to boot from flash
 80010a0:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <APP_initFlashOption+0x68>)
 80010a2:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <APP_initFlashOption+0x6c>)
 80010a4:	621a      	str	r2, [r3, #32]

  // 4. Set the Options Start bit OPTSTRT in the Flash control register (FLASH_CR).
  SET_BITS(FLASH->CR, FLASH_CR_OPTSTRT);
 80010a6:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <APP_initFlashOption+0x68>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a0c      	ldr	r2, [pc, #48]	; (80010dc <APP_initFlashOption+0x68>)
 80010ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b0:	6153      	str	r3, [r2, #20]

  // 4.1 clear status register
  SET_BITS(FLASH->SR, FLASH_SR_OPTVERR | FLASH_SR_RDERR);
 80010b2:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <APP_initFlashOption+0x68>)
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	4a09      	ldr	r2, [pc, #36]	; (80010dc <APP_initFlashOption+0x68>)
 80010b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010bc:	6113      	str	r3, [r2, #16]

  // 5. Wait for the BSY bit to be cleared.
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {}
 80010be:	bf00      	nop
 80010c0:	4b06      	ldr	r3, [pc, #24]	; (80010dc <APP_initFlashOption+0x68>)
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010cc:	d0f8      	beq.n	80010c0 <APP_initFlashOption+0x4c>
  // so decide to comment out this line and just power cycle to update the flash settings


  // 6. Lock Flash
  // If LOCK is set by software, OPTLOCK is automatically set too
  HAL_FLASH_Lock();
 80010ce:	f006 fbbf 	bl	8007850 <HAL_FLASH_Lock>

  HAL_FLASH_OB_Launch();    // reload the new settings
 80010d2:	f006 fbfd 	bl	80078d0 <HAL_FLASH_OB_Launch>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000
 80010e0:	fbeff8aa 	.word	0xfbeff8aa

080010e4 <APP_init>:

void APP_init() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  APP_initFlashOption();
 80010e8:	f7ff ffc4 	bl	8001074 <APP_initFlashOption>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2104      	movs	r1, #4
 80010f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f4:	f006 ff78 	bl	8007fe8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80010f8:	2201      	movs	r2, #1
 80010fa:	2110      	movs	r1, #16
 80010fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001100:	f006 ff72 	bl	8007fe8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	2140      	movs	r1, #64	; 0x40
 8001108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110c:	f006 ff6c 	bl	8007fe8 <HAL_GPIO_WritePin>

  MotorController_init(&controller);
 8001110:	480a      	ldr	r0, [pc, #40]	; (800113c <APP_init+0x58>)
 8001112:	f001 fc07 	bl	8002924 <MotorController_init>

  MotorController_setMode(&controller, MODE_IDLE);
 8001116:	2101      	movs	r1, #1
 8001118:	4808      	ldr	r0, [pc, #32]	; (800113c <APP_init+0x58>)
 800111a:	f001 fd05 	bl	8002b28 <MotorController_setMode>

  controller.position_controller.position_kp = 0.5;
 800111e:	4b07      	ldr	r3, [pc, #28]	; (800113c <APP_init+0x58>)
 8001120:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001124:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  controller.position_controller.torque_limit_lower = -3;
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <APP_init+0x58>)
 800112a:	4a05      	ldr	r2, [pc, #20]	; (8001140 <APP_init+0x5c>)
 800112c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  controller.position_controller.torque_limit_upper = 3;
 8001130:	4b02      	ldr	r3, [pc, #8]	; (800113c <APP_init+0x58>)
 8001132:	4a04      	ldr	r2, [pc, #16]	; (8001144 <APP_init+0x60>)
 8001134:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
//  MotorController_setMode(&controller, MODE_POSITION);

//  controller.current_controller.v_q_target = 1.5;
//  controller.current_controller.v_d_target = 0;
//  MotorController_setMode(&controller, MODE_OPEN_VDQ);
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000218 	.word	0x20000218
 8001140:	c0400000 	.word	0xc0400000
 8001144:	40400000 	.word	0x40400000

08001148 <APP_main>:


void APP_main() {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b0a2      	sub	sp, #136	; 0x88
 800114c:	af02      	add	r7, sp, #8
  MotorController_updateService(&controller);
 800114e:	481f      	ldr	r0, [pc, #124]	; (80011cc <APP_main+0x84>)
 8001150:	f002 f84a 	bl	80031e8 <MotorController_updateService>


  if (controller.mode != MODE_IDLE) {
 8001154:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <APP_main+0x84>)
 8001156:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 800115a:	2b01      	cmp	r3, #1
 800115c:	d006      	beq.n	800116c <APP_main+0x24>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);    // blue LED
 800115e:	2201      	movs	r2, #1
 8001160:	2140      	movs	r1, #64	; 0x40
 8001162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001166:	f006 ff3f 	bl	8007fe8 <HAL_GPIO_WritePin>
 800116a:	e005      	b.n	8001178 <APP_main+0x30>
  }
  else {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);    // blue LED
 800116c:	2200      	movs	r2, #0
 800116e:	2140      	movs	r1, #64	; 0x40
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f006 ff38 	bl	8007fe8 <HAL_GPIO_WritePin>
//  sprintf(str, "ia:%f\tib:%f\tic:%f\r\n",
//      controller.current_controller.i_a_measured,
//      controller.current_controller.i_b_measured,
//      controller.current_controller.i_c_measured);
    sprintf(str, "pos:%f\tvbus:%f\r\n",
        controller.position_controller.position_measured,
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <APP_main+0x84>)
 800117a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
    sprintf(str, "pos:%f\tvbus:%f\r\n",
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fa0a 	bl	8000598 <__aeabi_f2d>
 8001184:	4604      	mov	r4, r0
 8001186:	460d      	mov	r5, r1
        controller.powerstage.bus_voltage_measured);
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <APP_main+0x84>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    sprintf(str, "pos:%f\tvbus:%f\r\n",
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff fa03 	bl	8000598 <__aeabi_f2d>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4638      	mov	r0, r7
 8001198:	e9cd 2300 	strd	r2, r3, [sp]
 800119c:	4622      	mov	r2, r4
 800119e:	462b      	mov	r3, r5
 80011a0:	490b      	ldr	r1, [pc, #44]	; (80011d0 <APP_main+0x88>)
 80011a2:	f00b fd05 	bl	800cbb0 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 1000);
 80011a6:	463b      	mov	r3, r7
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff f839 	bl	8000220 <strlen>
 80011ae:	4603      	mov	r3, r0
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4639      	mov	r1, r7
 80011b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b8:	4806      	ldr	r0, [pc, #24]	; (80011d4 <APP_main+0x8c>)
 80011ba:	f00a fa42 	bl	800b642 <HAL_UART_Transmit>
////
  HAL_Delay(5);
 80011be:	2005      	movs	r0, #5
 80011c0:	f004 f85e 	bl	8005280 <HAL_Delay>

}
 80011c4:	bf00      	nop
 80011c6:	3780      	adds	r7, #128	; 0x80
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bdb0      	pop	{r4, r5, r7, pc}
 80011cc:	20000218 	.word	0x20000218
 80011d0:	0800fe28 	.word	0x0800fe28
 80011d4:	200006cc 	.word	0x200006cc

080011d8 <CAN_getRxFrame>:
 *      Author: TK
 */

#include "can.h"

void CAN_getRxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *rx_frame) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08c      	sub	sp, #48	; 0x30
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef rx_header;
  HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_frame->data);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	3308      	adds	r3, #8
 80011e6:	f107 0208 	add.w	r2, r7, #8
 80011ea:	2140      	movs	r1, #64	; 0x40
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f005 fe83 	bl	8006ef8 <HAL_FDCAN_GetRxMessage>

  rx_frame->id = rx_header.Identifier;
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	601a      	str	r2, [r3, #0]
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	bf14      	ite	ne
 80011fe:	2301      	movne	r3, #1
 8001200:	2300      	moveq	r3, #0
 8001202:	b2db      	uxtb	r3, r3
 8001204:	461a      	mov	r2, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	711a      	strb	r2, [r3, #4]
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <CAN_getRxFrame+0x3c>
 8001210:	2201      	movs	r2, #1
 8001212:	e000      	b.n	8001216 <CAN_getRxFrame+0x3e>
 8001214:	2200      	movs	r2, #0
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	715a      	strb	r2, [r3, #5]
  switch (rx_header.DataLength) {
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001220:	d04c      	beq.n	80012bc <CAN_getRxFrame+0xe4>
 8001222:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001226:	d84d      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001228:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 800122c:	d042      	beq.n	80012b4 <CAN_getRxFrame+0xdc>
 800122e:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8001232:	d847      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001234:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001238:	d038      	beq.n	80012ac <CAN_getRxFrame+0xd4>
 800123a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800123e:	d841      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001244:	d02e      	beq.n	80012a4 <CAN_getRxFrame+0xcc>
 8001246:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800124a:	d83b      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 800124c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001250:	d024      	beq.n	800129c <CAN_getRxFrame+0xc4>
 8001252:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001256:	d835      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001258:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800125c:	d01a      	beq.n	8001294 <CAN_getRxFrame+0xbc>
 800125e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001262:	d82f      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001268:	d010      	beq.n	800128c <CAN_getRxFrame+0xb4>
 800126a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800126e:	d829      	bhi.n	80012c4 <CAN_getRxFrame+0xec>
 8001270:	2b00      	cmp	r3, #0
 8001272:	d003      	beq.n	800127c <CAN_getRxFrame+0xa4>
 8001274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001278:	d004      	beq.n	8001284 <CAN_getRxFrame+0xac>
 800127a:	e023      	b.n	80012c4 <CAN_getRxFrame+0xec>
    case FDCAN_DLC_BYTES_0:
      rx_frame->size = 0; break;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	2200      	movs	r2, #0
 8001280:	80da      	strh	r2, [r3, #6]
 8001282:	e023      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_1:
      rx_frame->size = 1; break;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	2201      	movs	r2, #1
 8001288:	80da      	strh	r2, [r3, #6]
 800128a:	e01f      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_2:
      rx_frame->size = 2; break;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	2202      	movs	r2, #2
 8001290:	80da      	strh	r2, [r3, #6]
 8001292:	e01b      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_3:
      rx_frame->size = 3; break;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	2203      	movs	r2, #3
 8001298:	80da      	strh	r2, [r3, #6]
 800129a:	e017      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_4:
      rx_frame->size = 4; break;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	2204      	movs	r2, #4
 80012a0:	80da      	strh	r2, [r3, #6]
 80012a2:	e013      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_5:
      rx_frame->size = 5; break;
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	2205      	movs	r2, #5
 80012a8:	80da      	strh	r2, [r3, #6]
 80012aa:	e00f      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_6:
      rx_frame->size = 6; break;
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	2206      	movs	r2, #6
 80012b0:	80da      	strh	r2, [r3, #6]
 80012b2:	e00b      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_7:
      rx_frame->size = 7; break;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2207      	movs	r2, #7
 80012b8:	80da      	strh	r2, [r3, #6]
 80012ba:	e007      	b.n	80012cc <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_8:
      rx_frame->size = 8; break;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	2208      	movs	r2, #8
 80012c0:	80da      	strh	r2, [r3, #6]
 80012c2:	e003      	b.n	80012cc <CAN_getRxFrame+0xf4>
    default:
      rx_frame->size = 0;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	80da      	strh	r2, [r3, #6]
  }
}
 80012ca:	bf00      	nop
 80012cc:	bf00      	nop
 80012ce:	3730      	adds	r7, #48	; 0x30
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <CAN_putTxFrame>:

HAL_StatusTypeDef CAN_putTxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *tx_frame) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08c      	sub	sp, #48	; 0x30
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  FDCAN_TxHeaderTypeDef tx_header;

  tx_header.Identifier = tx_frame->id;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	60fb      	str	r3, [r7, #12]
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	791b      	ldrb	r3, [r3, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d101      	bne.n	80012f0 <CAN_putTxFrame+0x1c>
 80012ec:	2300      	movs	r3, #0
 80012ee:	e001      	b.n	80012f4 <CAN_putTxFrame+0x20>
 80012f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012f4:	613b      	str	r3, [r7, #16]
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	795b      	ldrb	r3, [r3, #5]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d101      	bne.n	8001302 <CAN_putTxFrame+0x2e>
 80012fe:	2300      	movs	r3, #0
 8001300:	e001      	b.n	8001306 <CAN_putTxFrame+0x32>
 8001302:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001306:	617b      	str	r3, [r7, #20]
  switch (tx_frame->size) {
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	88db      	ldrh	r3, [r3, #6]
 800130c:	2b08      	cmp	r3, #8
 800130e:	d838      	bhi.n	8001382 <CAN_putTxFrame+0xae>
 8001310:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <CAN_putTxFrame+0x44>)
 8001312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001316:	bf00      	nop
 8001318:	0800133d 	.word	0x0800133d
 800131c:	08001343 	.word	0x08001343
 8001320:	0800134b 	.word	0x0800134b
 8001324:	08001353 	.word	0x08001353
 8001328:	0800135b 	.word	0x0800135b
 800132c:	08001363 	.word	0x08001363
 8001330:	0800136b 	.word	0x0800136b
 8001334:	08001373 	.word	0x08001373
 8001338:	0800137b 	.word	0x0800137b
    case 0:
      tx_header.DataLength = FDCAN_DLC_BYTES_0; break;
 800133c:	2300      	movs	r3, #0
 800133e:	61bb      	str	r3, [r7, #24]
 8001340:	e021      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 1:
      tx_header.DataLength = FDCAN_DLC_BYTES_1; break;
 8001342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001346:	61bb      	str	r3, [r7, #24]
 8001348:	e01d      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 2:
      tx_header.DataLength = FDCAN_DLC_BYTES_2; break;
 800134a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800134e:	61bb      	str	r3, [r7, #24]
 8001350:	e019      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 3:
      tx_header.DataLength = FDCAN_DLC_BYTES_3; break;
 8001352:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001356:	61bb      	str	r3, [r7, #24]
 8001358:	e015      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 4:
      tx_header.DataLength = FDCAN_DLC_BYTES_4; break;
 800135a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800135e:	61bb      	str	r3, [r7, #24]
 8001360:	e011      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 5:
      tx_header.DataLength = FDCAN_DLC_BYTES_5; break;
 8001362:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	e00d      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 6:
      tx_header.DataLength = FDCAN_DLC_BYTES_6; break;
 800136a:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	e009      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 7:
      tx_header.DataLength = FDCAN_DLC_BYTES_7; break;
 8001372:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	e005      	b.n	8001386 <CAN_putTxFrame+0xb2>
    case 8:
      tx_header.DataLength = FDCAN_DLC_BYTES_8; break;
 800137a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800137e:	61bb      	str	r3, [r7, #24]
 8001380:	e001      	b.n	8001386 <CAN_putTxFrame+0xb2>
    default:
      tx_header.DataLength = FDCAN_DLC_BYTES_0;
 8001382:	2300      	movs	r3, #0
 8001384:	61bb      	str	r3, [r7, #24]
  }
  tx_header.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 8001386:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800138a:	61fb      	str	r3, [r7, #28]
  tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 800138c:	2300      	movs	r3, #0
 800138e:	623b      	str	r3, [r7, #32]
  tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
  tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	; 0x28
  tx_header.MessageMarker = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	62fb      	str	r3, [r7, #44]	; 0x2c

  return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &tx_header, tx_frame->data);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	f103 0208 	add.w	r2, r3, #8
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	4619      	mov	r1, r3
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f005 fd61 	bl	8006e70 <HAL_FDCAN_AddMessageToTxFifoQ>
 80013ae:	4603      	mov	r3, r0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3730      	adds	r7, #48	; 0x30
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <clampf>:
#define SET_BITS(REG, BIT)                    ((REG) |= (BIT))
#define CLEAR_BITS(REG, BIT)                  ((REG) &= ~(BIT))
#define READ_BITS(REG, BIT)                   ((REG) & (BIT))
#define WRITE_BITS(REG, CLEARMASK, SETMASK)   ((REG) = (((REG) & (~(CLEARMASK))) | (SETMASK)))

static inline float clampf(float value, float min, float max) {
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	ed87 0a03 	vstr	s0, [r7, #12]
 80013c2:	edc7 0a02 	vstr	s1, [r7, #8]
 80013c6:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 80013ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80013ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80013d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	dd01      	ble.n	80013e0 <clampf+0x28>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	e00b      	b.n	80013f8 <clampf+0x40>
 80013e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80013e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f0:	d501      	bpl.n	80013f6 <clampf+0x3e>
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	e000      	b.n	80013f8 <clampf+0x40>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	ee07 3a90 	vmov	s15, r3
}
 80013fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <CurrentController_init>:

#include "current_controller.h"

void CurrentController_init(CurrentController *controller) {
 800140a:	b480      	push	{r7}
 800140c:	b083      	sub	sp, #12
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
  controller->current_filter_alpha = 0.5;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001418:	601a      	str	r2, [r3, #0]

  controller->i_q_kp = 1.;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001420:	605a      	str	r2, [r3, #4]
  controller->i_q_ki = 0.; // 0.01
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	609a      	str	r2, [r3, #8]

  controller->i_d_kp = 1.;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001430:	60da      	str	r2, [r3, #12]
  controller->i_d_ki = 0.;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	611a      	str	r2, [r3, #16]

  controller->i_q_measured = 0;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	669a      	str	r2, [r3, #104]	; 0x68
  controller->i_d_measured = 0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <CurrentController_update>:

void CurrentController_update(CurrentController *controller, Mode mode, float sin_theta, float cos_theta, float v_bus) {
 8001458:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800145c:	b08c      	sub	sp, #48	; 0x30
 800145e:	af00      	add	r7, sp, #0
 8001460:	6178      	str	r0, [r7, #20]
 8001462:	460b      	mov	r3, r1
 8001464:	ed87 0a03 	vstr	s0, [r7, #12]
 8001468:	edc7 0a02 	vstr	s1, [r7, #8]
 800146c:	ed87 1a01 	vstr	s2, [r7, #4]
 8001470:	74fb      	strb	r3, [r7, #19]
  //  current_error = command_current - feedback_current
  //  current_integrator = limit(current_integrator + ki * current_error, ilimit)
  //  voltage = current_integrator + kp * current_error

  FOC_clarkTransform(
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	f103 0144 	add.w	r1, r3, #68	; 0x44
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	edd3 7a08 	vldr	s15, [r3, #32]
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001490:	eeb0 1a66 	vmov.f32	s2, s13
 8001494:	eef0 0a47 	vmov.f32	s1, s14
 8001498:	eeb0 0a67 	vmov.f32	s0, s15
 800149c:	4610      	mov	r0, r2
 800149e:	f000 fb57 	bl	8001b50 <FOC_clarkTransform>
    controller->i_c_measured);

  float i_q;
  float i_d;

  FOC_parkTransform(
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80014ae:	f107 021c 	add.w	r2, r7, #28
 80014b2:	f107 0320 	add.w	r3, r7, #32
 80014b6:	edd7 1a02 	vldr	s3, [r7, #8]
 80014ba:	ed97 1a03 	vldr	s2, [r7, #12]
 80014be:	eef0 0a47 	vmov.f32	s1, s14
 80014c2:	eeb0 0a67 	vmov.f32	s0, s15
 80014c6:	4611      	mov	r1, r2
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 fba5 	bl	8001c18 <FOC_parkTransform>
    controller->i_alpha_measured,
    controller->i_beta_measured,
    sin_theta, cos_theta);

  controller->i_q_measured = (
      controller->current_filter_alpha * i_q
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	ed93 7a00 	vldr	s14, [r3]
 80014d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80014d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014dc:	ee17 0a90 	vmov	r0, s15
 80014e0:	f7ff f85a 	bl	8000598 <__aeabi_f2d>
 80014e4:	4604      	mov	r4, r0
 80014e6:	460d      	mov	r5, r1
      + (1.-controller->current_filter_alpha) * controller->i_q_measured
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f853 	bl	8000598 <__aeabi_f2d>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	f04f 0000 	mov.w	r0, #0
 80014fa:	49bd      	ldr	r1, [pc, #756]	; (80017f0 <CurrentController_update+0x398>)
 80014fc:	f7fe feec 	bl	80002d8 <__aeabi_dsub>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4690      	mov	r8, r2
 8001506:	4699      	mov	r9, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f843 	bl	8000598 <__aeabi_f2d>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4640      	mov	r0, r8
 8001518:	4649      	mov	r1, r9
 800151a:	f7ff f895 	bl	8000648 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4620      	mov	r0, r4
 8001524:	4629      	mov	r1, r5
 8001526:	f7fe fed9 	bl	80002dc <__adddf3>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff fb61 	bl	8000bf8 <__aeabi_d2f>
 8001536:	4602      	mov	r2, r0
  controller->i_q_measured = (
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	669a      	str	r2, [r3, #104]	; 0x68
      );

  controller->i_d_measured = (
      controller->current_filter_alpha * i_d
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	ed93 7a00 	vldr	s14, [r3]
 8001542:	edd7 7a07 	vldr	s15, [r7, #28]
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	ee17 0a90 	vmov	r0, s15
 800154e:	f7ff f823 	bl	8000598 <__aeabi_f2d>
 8001552:	4604      	mov	r4, r0
 8001554:	460d      	mov	r5, r1
      + (1.-controller->current_filter_alpha) * controller->i_d_measured
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f81c 	bl	8000598 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	f04f 0000 	mov.w	r0, #0
 8001568:	49a1      	ldr	r1, [pc, #644]	; (80017f0 <CurrentController_update+0x398>)
 800156a:	f7fe feb5 	bl	80002d8 <__aeabi_dsub>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4690      	mov	r8, r2
 8001574:	4699      	mov	r9, r3
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff f80c 	bl	8000598 <__aeabi_f2d>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4640      	mov	r0, r8
 8001586:	4649      	mov	r1, r9
 8001588:	f7ff f85e 	bl	8000648 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4620      	mov	r0, r4
 8001592:	4629      	mov	r1, r5
 8001594:	f7fe fea2 	bl	80002dc <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	f7ff fb2a 	bl	8000bf8 <__aeabi_d2f>
 80015a4:	4602      	mov	r2, r0
  controller->i_d_measured = (
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	66da      	str	r2, [r3, #108]	; 0x6c
      );


  if (mode != MODE_OPEN_IDQ) {
 80015aa:	7cfb      	ldrb	r3, [r7, #19]
 80015ac:	2b21      	cmp	r3, #33	; 0x21
 80015ae:	d016      	beq.n	80015de <CurrentController_update+0x186>
    controller->i_q_setpoint = controller->i_q_target - controller->i_q_measured;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80015bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->i_d_setpoint = controller->i_d_target - controller->i_d_measured;
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80015d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
 80015dc:	e007      	b.n	80015ee <CurrentController_update+0x196>
  }
  else {
    controller->i_q_setpoint = controller->i_q_target;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	671a      	str	r2, [r3, #112]	; 0x70
    controller->i_d_setpoint = controller->i_d_target;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	675a      	str	r2, [r3, #116]	; 0x74
  }

  if (mode != MODE_OPEN_VDQ) {
 80015ee:	7cfb      	ldrb	r3, [r7, #19]
 80015f0:	2b22      	cmp	r3, #34	; 0x22
 80015f2:	d054      	beq.n	800169e <CurrentController_update+0x246>
    controller->i_q_integrator = clampf(
        controller->i_q_integrator + controller->i_q_ki * controller->i_q_setpoint, -1, 1);
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001606:	ee66 7aa7 	vmul.f32	s15, s13, s15
    controller->i_q_integrator = clampf(
 800160a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800160e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001612:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8001616:	eeb0 0a67 	vmov.f32	s0, s15
 800161a:	f7ff fecd 	bl	80013b8 <clampf>
 800161e:	eef0 7a40 	vmov.f32	s15, s0
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->i_d_integrator = clampf(
        controller->i_d_integrator + controller->i_d_ki * controller->i_d_setpoint, -1, 1);
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	edd3 6a04 	vldr	s13, [r3, #16]
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800163a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    controller->i_d_integrator = clampf(
 800163e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001642:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001646:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 800164a:	eeb0 0a67 	vmov.f32	s0, s15
 800164e:	f7ff feb3 	bl	80013b8 <clampf>
 8001652:	eef0 7a40 	vmov.f32	s15, s0
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c

    controller->v_q_setpoint =
        controller->i_q_kp * controller->i_q_setpoint + controller->i_q_integrator;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8001672:	ee77 7a27 	vadd.f32	s15, s14, s15
    controller->v_q_setpoint =
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
    controller->v_d_setpoint =
        controller->i_d_kp * controller->i_d_setpoint + controller->i_d_integrator;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001688:	ee27 7a27 	vmul.f32	s14, s14, s15
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001692:	ee77 7a27 	vadd.f32	s15, s14, s15
    controller->v_d_setpoint =
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
 800169c:	e007      	b.n	80016ae <CurrentController_update+0x256>
  }
  else {
    controller->v_q_setpoint = controller->v_q_target;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	659a      	str	r2, [r3, #88]	; 0x58
    controller->v_d_setpoint = controller->v_d_target;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  // clamp voltage
  if (v_bus > 0) {
 80016ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80016b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	dd53      	ble.n	8001764 <CurrentController_update+0x30c>
    // CSVPWM over modulation
    float v_max_sq = v_bus * v_bus * 1.15;
 80016bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80016c4:	ee17 0a90 	vmov	r0, s15
 80016c8:	f7fe ff66 	bl	8000598 <__aeabi_f2d>
 80016cc:	a346      	add	r3, pc, #280	; (adr r3, 80017e8 <CurrentController_update+0x390>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ffb9 	bl	8000648 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa8b 	bl	8000bf8 <__aeabi_d2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    float v_norm = (
        (controller->v_q_setpoint * controller->v_q_setpoint)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80016f2:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (controller->v_d_setpoint * controller->v_d_setpoint)
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001702:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float v_norm = (
 8001706:	ee77 7a27 	vadd.f32	s15, s14, s15
 800170a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        );
    if (v_norm > v_max_sq) {
 800170e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001712:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	dd21      	ble.n	8001764 <CurrentController_update+0x30c>
      float k = sqrtf(fabsf(v_norm / v_max_sq));
 8001720:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001724:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001728:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800172c:	eef0 7ae7 	vabs.f32	s15, s15
 8001730:	eeb0 0a67 	vmov.f32	s0, s15
 8001734:	f00d fdb0 	bl	800f298 <sqrtf>
 8001738:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
      controller->v_q_setpoint *= k;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001742:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
      controller->v_d_setpoint *= k;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8001756:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
    }
  }

  if (mode != MODE_OPEN_VALPHABETA && mode != MODE_CALIBRATION) {
 8001764:	7cfb      	ldrb	r3, [r7, #19]
 8001766:	2b23      	cmp	r3, #35	; 0x23
 8001768:	d01a      	beq.n	80017a0 <CurrentController_update+0x348>
 800176a:	7cfb      	ldrb	r3, [r7, #19]
 800176c:	2b05      	cmp	r3, #5
 800176e:	d017      	beq.n	80017a0 <CurrentController_update+0x348>
    FOC_invParkTransform(
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8001788:	edd7 1a02 	vldr	s3, [r7, #8]
 800178c:	ed97 1a03 	vldr	s2, [r7, #12]
 8001790:	eef0 0a47 	vmov.f32	s1, s14
 8001794:	eeb0 0a67 	vmov.f32	s0, s15
 8001798:	4610      	mov	r0, r2
 800179a:	f000 fa72 	bl	8001c82 <FOC_invParkTransform>
 800179e:	e007      	b.n	80017b0 <CurrentController_update+0x358>
      controller->v_q_setpoint,
      controller->v_d_setpoint,
      sin_theta, cos_theta);
  }
  else {
    controller->v_alpha_setpoint = controller->v_alpha_target;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	649a      	str	r2, [r3, #72]	; 0x48
    controller->v_beta_setpoint = controller->v_beta_target;
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (mode != MODE_OPEN_VABC) {
 80017b0:	7cfb      	ldrb	r3, [r7, #19]
 80017b2:	2b24      	cmp	r3, #36	; 0x24
 80017b4:	d01e      	beq.n	80017f4 <CurrentController_update+0x39c>
    FOC_invClarkSVPWM(
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80017d4:	eef0 0a47 	vmov.f32	s1, s14
 80017d8:	eeb0 0a67 	vmov.f32	s0, s15
 80017dc:	f000 fa88 	bl	8001cf0 <FOC_invClarkSVPWM>
  else {
    controller->v_a_setpoint = controller->v_a_target;
    controller->v_b_setpoint = controller->v_b_target;
    controller->v_c_setpoint = controller->v_c_target;
  }
}
 80017e0:	e014      	b.n	800180c <CurrentController_update+0x3b4>
 80017e2:	bf00      	nop
 80017e4:	f3af 8000 	nop.w
 80017e8:	66666666 	.word	0x66666666
 80017ec:	3ff26666 	.word	0x3ff26666
 80017f0:	3ff00000 	.word	0x3ff00000
    controller->v_a_setpoint = controller->v_a_target;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	695a      	ldr	r2, [r3, #20]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	62da      	str	r2, [r3, #44]	; 0x2c
    controller->v_b_setpoint = controller->v_b_target;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	699a      	ldr	r2, [r3, #24]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	631a      	str	r2, [r3, #48]	; 0x30
    controller->v_c_setpoint = controller->v_c_target;
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	69da      	ldr	r2, [r3, #28]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800180c:	bf00      	nop
 800180e:	3730      	adds	r7, #48	; 0x30
 8001810:	46bd      	mov	sp, r7
 8001812:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001816:	bf00      	nop

08001818 <getParity>:
 * If that count is odd, the parity bit value is set to 1, making the total count of occurrences of 1s in the whole set (including the parity bit) an even number.
 * If the count of 1s in a given set of bits is already even, the parity bit's value is 0.
 *
 * @return true if the number of ones in the data package is even, else false.
 */
uint16_t getParity(uint16_t data) {
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	80fb      	strh	r3, [r7, #6]
  data ^= data >> 8;              // example for 8-bit (this line scales it up to 16 bit)
 8001822:	88fb      	ldrh	r3, [r7, #6]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	b29a      	uxth	r2, r3
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	4053      	eors	r3, r2
 800182c:	80fb      	strh	r3, [r7, #6]
  data ^= data >> 4;              // ( a b c d e f g h ) xor ( 0 0 0 0 a b c d ) = ( a b c d ae bf cg dh )
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	091b      	lsrs	r3, r3, #4
 8001832:	b29a      	uxth	r2, r3
 8001834:	88fb      	ldrh	r3, [r7, #6]
 8001836:	4053      	eors	r3, r2
 8001838:	80fb      	strh	r3, [r7, #6]
  data ^= data >> 2;              // ( a b c d ae bf cg dh ) xor ( 0 0 a b c d ae bf ) = ( a b ac bd ace bdf aceg bdfh )
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	089b      	lsrs	r3, r3, #2
 800183e:	b29a      	uxth	r2, r3
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	4053      	eors	r3, r2
 8001844:	80fb      	strh	r3, [r7, #6]
  data ^= data >> 1;              // ( a b ac bd ace bdf aceg bdfh ) xor ( 0 a b ac bd ace bdf aceg ) = ( a ab abc abcd abcde abcdef abcdefg abcdefgh )
 8001846:	88fb      	ldrh	r3, [r7, #6]
 8001848:	085b      	lsrs	r3, r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	88fb      	ldrh	r3, [r7, #6]
 800184e:	4053      	eors	r3, r2
 8001850:	80fb      	strh	r3, [r7, #6]
  return data & 1;                // if lsb of data is 0 -> data is even. if lsb of data is 1 -> data is odd.
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	b29b      	uxth	r3, r3
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <Encoder_init>:


void Encoder_init(Encoder *encoder, SPI_HandleTypeDef *hspi, TIM_HandleTypeDef *htim) {
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  encoder->hspi = hspi;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	68ba      	ldr	r2, [r7, #8]
 8001878:	601a      	str	r2, [r3, #0]
  encoder->htim = htim;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	605a      	str	r2, [r3, #4]

  encoder->cpr = -16384;  // 14 bit precision
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4a09      	ldr	r2, [pc, #36]	; (80018a8 <Encoder_init+0x40>)
 8001884:	60da      	str	r2, [r3, #12]

  encoder->velocity_filter_alpha = 0.02;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	4a08      	ldr	r2, [pc, #32]	; (80018ac <Encoder_init+0x44>)
 800188a:	615a      	str	r2, [r3, #20]
  encoder->position_offset = 0;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	611a      	str	r2, [r3, #16]

  encoder->n_rotations = 0;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2200      	movs	r2, #0
 8001898:	619a      	str	r2, [r3, #24]
}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	ffffc000 	.word	0xffffc000
 80018ac:	3ca3d70a 	.word	0x3ca3d70a

080018b0 <Encoder_triggerUpdate>:

void Encoder_setOffset(Encoder *encoder, float offset) {
  encoder->position_offset = offset;
}

void Encoder_triggerUpdate(Encoder *encoder) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(encoder->htim, 0);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	; 0x24

  encoder->spi_tx_buffer = 0x3FFF;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80018c8:	811a      	strh	r2, [r3, #8]
  encoder->spi_tx_buffer |= 1 << 14;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	891b      	ldrh	r3, [r3, #8]
 80018ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	811a      	strh	r2, [r3, #8]
  encoder->spi_tx_buffer |= getParity(encoder->spi_tx_buffer) << 15;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	891b      	ldrh	r3, [r3, #8]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff9b 	bl	8001818 <getParity>
 80018e2:	4603      	mov	r3, r0
 80018e4:	03d9      	lsls	r1, r3, #15
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	891b      	ldrh	r3, [r3, #8]
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	b20b      	sxth	r3, r1
 80018ee:	4313      	orrs	r3, r2
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	811a      	strh	r2, [r3, #8]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001902:	f006 fb71 	bl	8007fe8 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive_IT(encoder->hspi, (uint8_t *)&encoder->spi_tx_buffer, (uint8_t *)&encoder->spi_rx_buffer, 1);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6818      	ldr	r0, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f103 0108 	add.w	r1, r3, #8
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f103 020a 	add.w	r2, r3, #10
 8001916:	2301      	movs	r3, #1
 8001918:	f007 fcf4 	bl	8009304 <HAL_SPI_TransmitReceive_IT>
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	0000      	movs	r0, r0
	...

08001928 <Encoder_update>:

void Encoder_update(Encoder *encoder) {
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  float dt = (float)__HAL_TIM_GET_COUNTER(encoder->htim) / 100000.;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001938:	ee07 3a90 	vmov	s15, r3
 800193c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001940:	ee17 0a90 	vmov	r0, s15
 8001944:	f7fe fe28 	bl	8000598 <__aeabi_f2d>
 8001948:	a361      	add	r3, pc, #388	; (adr r3, 8001ad0 <Encoder_update+0x1a8>)
 800194a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194e:	f7fe ffa5 	bl	800089c <__aeabi_ddiv>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	f7ff f94d 	bl	8000bf8 <__aeabi_d2f>
 800195e:	4603      	mov	r3, r0
 8001960:	613b      	str	r3, [r7, #16]
//
//  float dt = 1/4000.;

  uint16_t reading = READ_BITS(encoder->spi_rx_buffer, 0x3FFF);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	895b      	ldrh	r3, [r3, #10]
 8001966:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800196a:	81fb      	strh	r3, [r7, #14]
//  uint16_t error = READ_BITS(encoder->spi_rx_buffer, 0x4000);

  float position_relative = ((float)reading / (float)encoder->cpr) * (2*M_PI);
 800196c:	89fb      	ldrh	r3, [r7, #14]
 800196e:	ee07 3a90 	vmov	s15, r3
 8001972:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	ee07 3a90 	vmov	s15, r3
 800197e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001982:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001986:	ee16 0a90 	vmov	r0, s13
 800198a:	f7fe fe05 	bl	8000598 <__aeabi_f2d>
 800198e:	a352      	add	r3, pc, #328	; (adr r3, 8001ad8 <Encoder_update+0x1b0>)
 8001990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001994:	f7fe fe58 	bl	8000648 <__aeabi_dmul>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	f7ff f92a 	bl	8000bf8 <__aeabi_d2f>
 80019a4:	4603      	mov	r3, r0
 80019a6:	60bb      	str	r3, [r7, #8]

  float delta_position = position_relative - encoder->position_relative;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	edd3 7a07 	vldr	s15, [r3, #28]
 80019ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80019b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b6:	edc7 7a05 	vstr	s15, [r7, #20]

  if (fabsf(delta_position) > 0.75 * (2*M_PI)) {
 80019ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80019be:	eef0 7ae7 	vabs.f32	s15, s15
 80019c2:	ee17 0a90 	vmov	r0, s15
 80019c6:	f7fe fde7 	bl	8000598 <__aeabi_f2d>
 80019ca:	a345      	add	r3, pc, #276	; (adr r3, 8001ae0 <Encoder_update+0x1b8>)
 80019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d0:	f7ff f8ca 	bl	8000b68 <__aeabi_dcmpgt>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d02c      	beq.n	8001a34 <Encoder_update+0x10c>
    encoder->n_rotations += (delta_position > 0) ? -1 : 1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	edd7 7a05 	vldr	s15, [r7, #20]
 80019e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	dd02      	ble.n	80019f2 <Encoder_update+0xca>
 80019ec:	f04f 32ff 	mov.w	r2, #4294967295
 80019f0:	e000      	b.n	80019f4 <Encoder_update+0xcc>
 80019f2:	2201      	movs	r2, #1
 80019f4:	441a      	add	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	619a      	str	r2, [r3, #24]

    // unwrap delta pos to correct value for velocity calculation
    delta_position += (delta_position > 0) ? -2*M_PI : 2*M_PI;
 80019fa:	6978      	ldr	r0, [r7, #20]
 80019fc:	f7fe fdcc 	bl	8000598 <__aeabi_f2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a10:	dd03      	ble.n	8001a1a <Encoder_update+0xf2>
 8001a12:	a135      	add	r1, pc, #212	; (adr r1, 8001ae8 <Encoder_update+0x1c0>)
 8001a14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a18:	e002      	b.n	8001a20 <Encoder_update+0xf8>
 8001a1a:	a12f      	add	r1, pc, #188	; (adr r1, 8001ad8 <Encoder_update+0x1b0>)
 8001a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a20:	f7fe fc5c 	bl	80002dc <__adddf3>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f7ff f8e4 	bl	8000bf8 <__aeabi_d2f>
 8001a30:	4603      	mov	r3, r0
 8001a32:	617b      	str	r3, [r7, #20]
  }

  encoder->position_relative = position_relative;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	61da      	str	r2, [r3, #28]
  encoder->position_raw = encoder->position_relative + (encoder->n_rotations * (2*M_PI));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7fe fdaa 	bl	8000598 <__aeabi_f2d>
 8001a44:	4604      	mov	r4, r0
 8001a46:	460d      	mov	r5, r1
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fd91 	bl	8000574 <__aeabi_i2d>
 8001a52:	a321      	add	r3, pc, #132	; (adr r3, 8001ad8 <Encoder_update+0x1b0>)
 8001a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a58:	f7fe fdf6 	bl	8000648 <__aeabi_dmul>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4620      	mov	r0, r4
 8001a62:	4629      	mov	r1, r5
 8001a64:	f7fe fc3a 	bl	80002dc <__adddf3>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f7ff f8c2 	bl	8000bf8 <__aeabi_d2f>
 8001a74:	4602      	mov	r2, r0
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	621a      	str	r2, [r3, #32]
  encoder->position = encoder->position_raw + encoder->position_offset;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  encoder->velocity = (encoder->velocity_filter_alpha * delta_position / dt) + ((1 - encoder->velocity_filter_alpha) * encoder->velocity);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	ed93 7a05 	vldr	s14, [r3, #20]
 8001a96:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a9a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001a9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001aac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ab0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001abe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 8001ac8:	bf00      	nop
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad0:	00000000 	.word	0x00000000
 8001ad4:	40f86a00 	.word	0x40f86a00
 8001ad8:	54442d18 	.word	0x54442d18
 8001adc:	401921fb 	.word	0x401921fb
 8001ae0:	7f3321d2 	.word	0x7f3321d2
 8001ae4:	4012d97c 	.word	0x4012d97c
 8001ae8:	54442d18 	.word	0x54442d18
 8001aec:	c01921fb 	.word	0xc01921fb

08001af0 <Encoder_getRelativePosition>:

float Encoder_getRelativePosition(Encoder *encoder) {
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  return encoder->position_relative;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	ee07 3a90 	vmov	s15, r3
}
 8001b00:	eeb0 0a67 	vmov.f32	s0, s15
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <Encoder_getPosition>:

float Encoder_getRawPosition(Encoder *encoder) {
  return encoder->position_raw;
}

float Encoder_getPosition(Encoder *encoder) {
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  return encoder->position;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	ee07 3a90 	vmov	s15, r3
}
 8001b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <Encoder_getVelocity>:

float Encoder_getVelocity(Encoder *encoder) {
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  return encoder->velocity;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	ee07 3a90 	vmov	s15, r3
}
 8001b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	0000      	movs	r0, r0
 8001b4c:	0000      	movs	r0, r0
	...

08001b50 <FOC_clarkTransform>:
 *      Author: TK
 */

#include "foc_math.h"

void FOC_clarkTransform(float *i_alpha, float *i_beta, float i_a, float i_b, float i_c) {
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6178      	str	r0, [r7, #20]
 8001b58:	6139      	str	r1, [r7, #16]
 8001b5a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b5e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b62:	ed87 1a01 	vstr	s2, [r7, #4]
//  float i_beta_raw  = sinf((2./3.) * M_PI) * i_b + sinf((4./3.) * M_PI) * i_c;
//
//  *i_alpha = i_alpha_raw * (2.f/3.f);
//  *i_beta  = i_beta_raw * (2.f/3.f);

  *i_alpha = (1. / 3.) * (2. * i_a - i_b - i_c);
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f7fe fd16 	bl	8000598 <__aeabi_f2d>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	f7fe fbb4 	bl	80002dc <__adddf3>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4614      	mov	r4, r2
 8001b7a:	461d      	mov	r5, r3
 8001b7c:	68b8      	ldr	r0, [r7, #8]
 8001b7e:	f7fe fd0b 	bl	8000598 <__aeabi_f2d>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4620      	mov	r0, r4
 8001b88:	4629      	mov	r1, r5
 8001b8a:	f7fe fba5 	bl	80002d8 <__aeabi_dsub>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	4614      	mov	r4, r2
 8001b94:	461d      	mov	r5, r3
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7fe fcfe 	bl	8000598 <__aeabi_f2d>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	f7fe fb98 	bl	80002d8 <__aeabi_dsub>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4610      	mov	r0, r2
 8001bae:	4619      	mov	r1, r3
 8001bb0:	a315      	add	r3, pc, #84	; (adr r3, 8001c08 <FOC_clarkTransform+0xb8>)
 8001bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb6:	f7fe fd47 	bl	8000648 <__aeabi_dmul>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f7ff f819 	bl	8000bf8 <__aeabi_d2f>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	601a      	str	r2, [r3, #0]
  *i_beta = (1. / sqrtf(3.)) * (i_b - i_c);
 8001bcc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd8:	ee17 0a90 	vmov	r0, s15
 8001bdc:	f7fe fcdc 	bl	8000598 <__aeabi_f2d>
 8001be0:	a30b      	add	r3, pc, #44	; (adr r3, 8001c10 <FOC_clarkTransform+0xc0>)
 8001be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be6:	f7fe fd2f 	bl	8000648 <__aeabi_dmul>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4610      	mov	r0, r2
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f7ff f801 	bl	8000bf8 <__aeabi_d2f>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	601a      	str	r2, [r3, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bdb0      	pop	{r4, r5, r7, pc}
 8001c04:	f3af 8000 	nop.w
 8001c08:	55555555 	.word	0x55555555
 8001c0c:	3fd55555 	.word	0x3fd55555
 8001c10:	4b20663a 	.word	0x4b20663a
 8001c14:	3fe279a7 	.word	0x3fe279a7

08001c18 <FOC_parkTransform>:


void FOC_parkTransform(float *i_q, float *i_d, float i_alpha, float i_beta, float sin_theta, float cos_theta) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b087      	sub	sp, #28
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6178      	str	r0, [r7, #20]
 8001c20:	6139      	str	r1, [r7, #16]
 8001c22:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c26:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c2a:	ed87 1a01 	vstr	s2, [r7, #4]
 8001c2e:	edc7 1a00 	vstr	s3, [r7]
  *i_q  = -(sin_theta * i_alpha) + (cos_theta * i_beta);
 8001c32:	ed97 7a00 	vldr	s14, [r7]
 8001c36:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c3e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c42:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	edc3 7a00 	vstr	s15, [r3]
  *i_d  =  (cos_theta * i_alpha) + (sin_theta * i_beta);
 8001c54:	ed97 7a00 	vldr	s14, [r7]
 8001c58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c60:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	edc3 7a00 	vstr	s15, [r3]

}
 8001c76:	bf00      	nop
 8001c78:	371c      	adds	r7, #28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <FOC_invParkTransform>:

void FOC_invParkTransform(float *v_alpha, float *v_beta, float v_q, float v_d, float sin_theta, float cos_theta) {
 8001c82:	b480      	push	{r7}
 8001c84:	b087      	sub	sp, #28
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6178      	str	r0, [r7, #20]
 8001c8a:	6139      	str	r1, [r7, #16]
 8001c8c:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c90:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c94:	ed87 1a01 	vstr	s2, [r7, #4]
 8001c98:	edc7 1a00 	vstr	s3, [r7]
  *v_alpha  = -sin_theta * v_q + cos_theta * v_d;
 8001c9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca0:	eeb1 7a67 	vneg.f32	s14, s15
 8001ca4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ca8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cac:	edd7 6a00 	vldr	s13, [r7]
 8001cb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	edc3 7a00 	vstr	s15, [r3]
  *v_beta   =  cos_theta * v_q + sin_theta * v_d;
 8001cc2:	ed97 7a00 	vldr	s14, [r7]
 8001cc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cce:	edd7 6a01 	vldr	s13, [r7, #4]
 8001cd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	edc3 7a00 	vstr	s15, [r3]
}
 8001ce4:	bf00      	nop
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <FOC_invClarkSVPWM>:


void FOC_invClarkSVPWM(float *v_a, float *v_b, float *v_c, float v_alpha, float v_beta) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	ed2d 8b02 	vpush	{d8}
 8001cf6:	b08a      	sub	sp, #40	; 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6178      	str	r0, [r7, #20]
 8001cfc:	6139      	str	r1, [r7, #16]
 8001cfe:	60fa      	str	r2, [r7, #12]
 8001d00:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d04:	edc7 0a01 	vstr	s1, [r7, #4]
  float v_a_phase = v_alpha;
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
  float v_b_phase = (-.5f * v_alpha) + ((sqrtf(3.f)/2.f) * v_beta);
 8001d0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d10:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001d14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d18:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d1c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001de0 <FOC_invClarkSVPWM+0xf0>
 8001d20:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d28:	edc7 7a08 	vstr	s15, [r7, #32]
  float v_c_phase = (-.5f * v_alpha) - ((sqrtf(3.f)/2.f) * v_beta);
 8001d2c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d30:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001d34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d38:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d3c:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001de0 <FOC_invClarkSVPWM+0xf0>
 8001d40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d48:	edc7 7a07 	vstr	s15, [r7, #28]

  float v_neutral = .5f * (fmaxf(fmaxf(v_a_phase, v_b_phase), v_c_phase) + fminf(fminf(v_a_phase, v_b_phase), v_c_phase));
 8001d4c:	edd7 0a08 	vldr	s1, [r7, #32]
 8001d50:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001d54:	f00d f9e8 	bl	800f128 <fmaxf>
 8001d58:	eef0 7a40 	vmov.f32	s15, s0
 8001d5c:	edd7 0a07 	vldr	s1, [r7, #28]
 8001d60:	eeb0 0a67 	vmov.f32	s0, s15
 8001d64:	f00d f9e0 	bl	800f128 <fmaxf>
 8001d68:	eeb0 8a40 	vmov.f32	s16, s0
 8001d6c:	edd7 0a08 	vldr	s1, [r7, #32]
 8001d70:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001d74:	f00d f9f3 	bl	800f15e <fminf>
 8001d78:	eef0 7a40 	vmov.f32	s15, s0
 8001d7c:	edd7 0a07 	vldr	s1, [r7, #28]
 8001d80:	eeb0 0a67 	vmov.f32	s0, s15
 8001d84:	f00d f9eb 	bl	800f15e <fminf>
 8001d88:	eef0 7a40 	vmov.f32	s15, s0
 8001d8c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001d90:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d98:	edc7 7a06 	vstr	s15, [r7, #24]

  *v_a = v_a_phase - v_neutral;
 8001d9c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001da0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001da4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	edc3 7a00 	vstr	s15, [r3]
  *v_b = v_b_phase - v_neutral;
 8001dae:	ed97 7a08 	vldr	s14, [r7, #32]
 8001db2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001db6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	edc3 7a00 	vstr	s15, [r3]
  *v_c = v_c_phase - v_neutral;
 8001dc0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001dc4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	edc3 7a00 	vstr	s15, [r3]
}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	; 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	ecbd 8b02 	vpop	{d8}
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	3f5db3d7 	.word	0x3f5db3d7

08001de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001de8:	f003 f9d9 	bl	800519e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dec:	f000 f81f 	bl	8001e2e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001df0:	f000 fc98 	bl	8002724 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001df4:	f000 f866 	bl	8001ec4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8001df8:	f000 f98e 	bl	8002118 <MX_FDCAN1_Init>
  MX_OPAMP1_Init();
 8001dfc:	f000 f9d2 	bl	80021a4 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8001e00:	f000 f9fe 	bl	8002200 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8001e04:	f000 fa2a 	bl	800225c <MX_OPAMP3_Init>
  MX_SPI1_Init();
 8001e08:	f000 fa56 	bl	80022b8 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001e0c:	f000 fa92 	bl	8002334 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001e10:	f000 fc3c 	bl	800268c <MX_USART3_UART_Init>
  MX_ADC2_Init();
 8001e14:	f000 f8fc 	bl	8002010 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001e18:	f000 fb64 	bl	80024e4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001e1c:	f000 fbb0 	bl	8002580 <MX_TIM4_Init>
  MX_TIM6_Init();
 8001e20:	f000 fbfc 	bl	800261c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  APP_init();
 8001e24:	f7ff f95e 	bl	80010e4 <APP_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    APP_main();
 8001e28:	f7ff f98e 	bl	8001148 <APP_main>
  {
 8001e2c:	e7fc      	b.n	8001e28 <main+0x44>

08001e2e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b094      	sub	sp, #80	; 0x50
 8001e32:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e34:	f107 0318 	add.w	r3, r7, #24
 8001e38:	2238      	movs	r2, #56	; 0x38
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f00a fa45 	bl	800c2cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f006 f9e3 	bl	800821c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e60:	2340      	movs	r3, #64	; 0x40
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e64:	2302      	movs	r3, #2
 8001e66:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001e70:	2314      	movs	r3, #20
 8001e72:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e74:	2302      	movs	r3, #2
 8001e76:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e80:	f107 0318 	add.w	r3, r7, #24
 8001e84:	4618      	mov	r0, r3
 8001e86:	f006 fa6d 	bl	8008364 <HAL_RCC_OscConfig>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e90:	f000 fcfa 	bl	8002888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e94:	230f      	movs	r3, #15
 8001e96:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	2104      	movs	r1, #4
 8001eac:	4618      	mov	r0, r3
 8001eae:	f006 fd71 	bl	8008994 <HAL_RCC_ClockConfig>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001eb8:	f000 fce6 	bl	8002888 <Error_Handler>
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	3750      	adds	r7, #80	; 0x50
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b092      	sub	sp, #72	; 0x48
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001eca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001ed6:	463b      	mov	r3, r7
 8001ed8:	223c      	movs	r2, #60	; 0x3c
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f00a f9f5 	bl	800c2cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ee2:	4b47      	ldr	r3, [pc, #284]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001ee4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001ee8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001eea:	4b45      	ldr	r3, [pc, #276]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001eec:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ef0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ef2:	4b43      	ldr	r3, [pc, #268]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ef8:	4b41      	ldr	r3, [pc, #260]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001efe:	4b40      	ldr	r3, [pc, #256]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f04:	4b3e      	ldr	r3, [pc, #248]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001f0a:	4b3d      	ldr	r3, [pc, #244]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001f10:	4b3b      	ldr	r3, [pc, #236]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f16:	4b3a      	ldr	r3, [pc, #232]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001f1c:	4b38      	ldr	r3, [pc, #224]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f22:	4b37      	ldr	r3, [pc, #220]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f2a:	4b35      	ldr	r3, [pc, #212]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001f32:	4b33      	ldr	r3, [pc, #204]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f38:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001f3a:	4b31      	ldr	r3, [pc, #196]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f42:	482f      	ldr	r0, [pc, #188]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f44:	f003 fa6c 	bl	8005420 <HAL_ADC_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001f4e:	f000 fc9b 	bl	8002888 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f52:	2300      	movs	r3, #0
 8001f54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4828      	ldr	r0, [pc, #160]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001f5e:	f004 fb91 	bl	8006684 <HAL_ADCEx_MultiModeConfigChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001f68:	f000 fc8e 	bl	8002888 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP1;
 8001f6c:	4b25      	ldr	r3, [pc, #148]	; (8002004 <MX_ADC1_Init+0x140>)
 8001f6e:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001f70:	2309      	movs	r3, #9
 8001f72:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001f78:	237f      	movs	r3, #127	; 0x7f
 8001f7a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001f84:	2303      	movs	r3, #3
 8001f86:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001f9a:	2380      	movs	r3, #128	; 0x80
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001f9e:	2380      	movs	r3, #128	; 0x80
 8001fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001fa8:	463b      	mov	r3, r7
 8001faa:	4619      	mov	r1, r3
 8001fac:	4814      	ldr	r0, [pc, #80]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001fae:	f003 fe89 	bl	8005cc4 <HAL_ADCEx_InjectedConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8001fb8:	f000 fc66 	bl	8002888 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <MX_ADC1_Init+0x144>)
 8001fbe:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001fc0:	f240 130f 	movw	r3, #271	; 0x10f
 8001fc4:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	480d      	ldr	r0, [pc, #52]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001fcc:	f003 fe7a 	bl	8005cc4 <HAL_ADCEx_InjectedConfigChannel>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001fd6:	f000 fc57 	bl	8002888 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <MX_ADC1_Init+0x148>)
 8001fdc:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001fde:	f240 2315 	movw	r3, #533	; 0x215
 8001fe2:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001fe4:	463b      	mov	r3, r7
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4805      	ldr	r0, [pc, #20]	; (8002000 <MX_ADC1_Init+0x13c>)
 8001fea:	f003 fe6b 	bl	8005cc4 <HAL_ADCEx_InjectedConfigChannel>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8001ff4:	f000 fc48 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	3748      	adds	r7, #72	; 0x48
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000348 	.word	0x20000348
 8002004:	b6902000 	.word	0xb6902000
 8002008:	04300002 	.word	0x04300002
 800200c:	2e300800 	.word	0x2e300800

08002010 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b090      	sub	sp, #64	; 0x40
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002016:	1d3b      	adds	r3, r7, #4
 8002018:	223c      	movs	r2, #60	; 0x3c
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f00a f955 	bl	800c2cc <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002022:	4b39      	ldr	r3, [pc, #228]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002024:	4a39      	ldr	r2, [pc, #228]	; (800210c <MX_ADC2_Init+0xfc>)
 8002026:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002028:	4b37      	ldr	r3, [pc, #220]	; (8002108 <MX_ADC2_Init+0xf8>)
 800202a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800202e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002030:	4b35      	ldr	r3, [pc, #212]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002036:	4b34      	ldr	r3, [pc, #208]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002038:	2200      	movs	r2, #0
 800203a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800203c:	4b32      	ldr	r3, [pc, #200]	; (8002108 <MX_ADC2_Init+0xf8>)
 800203e:	2200      	movs	r2, #0
 8002040:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002042:	4b31      	ldr	r3, [pc, #196]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002044:	2201      	movs	r2, #1
 8002046:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002048:	4b2f      	ldr	r3, [pc, #188]	; (8002108 <MX_ADC2_Init+0xf8>)
 800204a:	2208      	movs	r2, #8
 800204c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800204e:	4b2e      	ldr	r3, [pc, #184]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002050:	2200      	movs	r2, #0
 8002052:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002054:	4b2c      	ldr	r3, [pc, #176]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002056:	2200      	movs	r2, #0
 8002058:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800205a:	4b2b      	ldr	r3, [pc, #172]	; (8002108 <MX_ADC2_Init+0xf8>)
 800205c:	2201      	movs	r2, #1
 800205e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002060:	4b29      	ldr	r3, [pc, #164]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002068:	4b27      	ldr	r3, [pc, #156]	; (8002108 <MX_ADC2_Init+0xf8>)
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002070:	4b25      	ldr	r3, [pc, #148]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002072:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002076:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002078:	4b23      	ldr	r3, [pc, #140]	; (8002108 <MX_ADC2_Init+0xf8>)
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002080:	4821      	ldr	r0, [pc, #132]	; (8002108 <MX_ADC2_Init+0xf8>)
 8002082:	f003 f9cd 	bl	8005420 <HAL_ADC_Init>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 800208c:	f000 fbfc 	bl	8002888 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP2;
 8002090:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <MX_ADC2_Init+0x100>)
 8002092:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002094:	2309      	movs	r3, #9
 8002096:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800209c:	237f      	movs	r3, #127	; 0x7f
 800209e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80020a0:	2304      	movs	r3, #4
 80020a2:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 80020a8:	2302      	movs	r3, #2
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80020be:	2380      	movs	r3, #128	; 0x80
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80020c2:	2380      	movs	r3, #128	; 0x80
 80020c4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80020cc:	1d3b      	adds	r3, r7, #4
 80020ce:	4619      	mov	r1, r3
 80020d0:	480d      	ldr	r0, [pc, #52]	; (8002108 <MX_ADC2_Init+0xf8>)
 80020d2:	f003 fdf7 	bl	8005cc4 <HAL_ADCEx_InjectedConfigChannel>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80020dc:	f000 fbd4 	bl	8002888 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <MX_ADC2_Init+0x104>)
 80020e2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80020e4:	f240 130f 	movw	r3, #271	; 0x10f
 80020e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	4619      	mov	r1, r3
 80020ee:	4806      	ldr	r0, [pc, #24]	; (8002108 <MX_ADC2_Init+0xf8>)
 80020f0:	f003 fde8 	bl	8005cc4 <HAL_ADCEx_InjectedConfigChannel>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 80020fa:	f000 fbc5 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80020fe:	bf00      	nop
 8002100:	3740      	adds	r7, #64	; 0x40
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	200003b4 	.word	0x200003b4
 800210c:	50000100 	.word	0x50000100
 8002110:	c3290000 	.word	0xc3290000
 8002114:	cb8c0000 	.word	0xcb8c0000

08002118 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800211c:	4b1f      	ldr	r3, [pc, #124]	; (800219c <MX_FDCAN1_Init+0x84>)
 800211e:	4a20      	ldr	r2, [pc, #128]	; (80021a0 <MX_FDCAN1_Init+0x88>)
 8002120:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002122:	4b1e      	ldr	r3, [pc, #120]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002128:	4b1c      	ldr	r3, [pc, #112]	; (800219c <MX_FDCAN1_Init+0x84>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800212e:	4b1b      	ldr	r3, [pc, #108]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002130:	2200      	movs	r2, #0
 8002132:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002134:	4b19      	ldr	r3, [pc, #100]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002136:	2200      	movs	r2, #0
 8002138:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800213a:	4b18      	ldr	r3, [pc, #96]	; (800219c <MX_FDCAN1_Init+0x84>)
 800213c:	2200      	movs	r2, #0
 800213e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002140:	4b16      	ldr	r3, [pc, #88]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002142:	2200      	movs	r2, #0
 8002144:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002146:	4b15      	ldr	r3, [pc, #84]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002148:	2210      	movs	r2, #16
 800214a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800214c:	4b13      	ldr	r3, [pc, #76]	; (800219c <MX_FDCAN1_Init+0x84>)
 800214e:	2201      	movs	r2, #1
 8002150:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002154:	2207      	movs	r2, #7
 8002156:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002158:	4b10      	ldr	r3, [pc, #64]	; (800219c <MX_FDCAN1_Init+0x84>)
 800215a:	2202      	movs	r2, #2
 800215c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800215e:	4b0f      	ldr	r3, [pc, #60]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002160:	2201      	movs	r2, #1
 8002162:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002164:	4b0d      	ldr	r3, [pc, #52]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002166:	2201      	movs	r2, #1
 8002168:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800216a:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_FDCAN1_Init+0x84>)
 800216c:	2201      	movs	r2, #1
 800216e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002170:	4b0a      	ldr	r3, [pc, #40]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002172:	2201      	movs	r2, #1
 8002174:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002178:	2200      	movs	r2, #0
 800217a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800217c:	4b07      	ldr	r3, [pc, #28]	; (800219c <MX_FDCAN1_Init+0x84>)
 800217e:	2200      	movs	r2, #0
 8002180:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_FDCAN1_Init+0x84>)
 8002184:	2200      	movs	r2, #0
 8002186:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002188:	4804      	ldr	r0, [pc, #16]	; (800219c <MX_FDCAN1_Init+0x84>)
 800218a:	f004 fc95 	bl	8006ab8 <HAL_FDCAN_Init>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002194:	f000 fb78 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000420 	.word	0x20000420
 80021a0:	40006400 	.word	0x40006400

080021a4 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80021a8:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021aa:	4a14      	ldr	r2, [pc, #80]	; (80021fc <MX_OPAMP1_Init+0x58>)
 80021ac:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80021ae:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80021b4:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021b6:	2240      	movs	r2, #64	; 0x40
 80021b8:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80021ba:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 80021c0:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80021c6:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80021cc:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021d2:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80021d4:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021d6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021de:	2200      	movs	r2, #0
 80021e0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_OPAMP1_Init+0x54>)
 80021e4:	f005 ff18 	bl	8008018 <HAL_OPAMP_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 80021ee:	f000 fb4b 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000484 	.word	0x20000484
 80021fc:	40010300 	.word	0x40010300

08002200 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8002204:	4b13      	ldr	r3, [pc, #76]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002206:	4a14      	ldr	r2, [pc, #80]	; (8002258 <MX_OPAMP2_Init+0x58>)
 8002208:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800220a:	4b12      	ldr	r3, [pc, #72]	; (8002254 <MX_OPAMP2_Init+0x54>)
 800220c:	2200      	movs	r2, #0
 800220e:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8002210:	4b10      	ldr	r3, [pc, #64]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002212:	2240      	movs	r2, #64	; 0x40
 8002214:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002218:	2200      	movs	r2, #0
 800221a:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 800221c:	4b0d      	ldr	r3, [pc, #52]	; (8002254 <MX_OPAMP2_Init+0x54>)
 800221e:	2201      	movs	r2, #1
 8002220:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <MX_OPAMP2_Init+0x54>)
 800222a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800222e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002232:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002236:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <MX_OPAMP2_Init+0x54>)
 800223a:	2200      	movs	r2, #0
 800223c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800223e:	4805      	ldr	r0, [pc, #20]	; (8002254 <MX_OPAMP2_Init+0x54>)
 8002240:	f005 feea 	bl	8008018 <HAL_OPAMP_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 800224a:	f000 fb1d 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200004c0 	.word	0x200004c0
 8002258:	40010304 	.word	0x40010304

0800225c <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8002260:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002262:	4a14      	ldr	r2, [pc, #80]	; (80022b4 <MX_OPAMP3_Init+0x58>)
 8002264:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002266:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002268:	2200      	movs	r2, #0
 800226a:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800226c:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 800226e:	2240      	movs	r2, #64	; 0x40
 8002270:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002272:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8002278:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 800227a:	2201      	movs	r2, #1
 800227c:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800227e:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002284:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002286:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800228a:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 800228e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002292:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 8002296:	2200      	movs	r2, #0
 8002298:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800229a:	4805      	ldr	r0, [pc, #20]	; (80022b0 <MX_OPAMP3_Init+0x54>)
 800229c:	f005 febc 	bl	8008018 <HAL_OPAMP_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 80022a6:	f000 faef 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200004fc 	.word	0x200004fc
 80022b4:	40010308 	.word	0x40010308

080022b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022bc:	4b1b      	ldr	r3, [pc, #108]	; (800232c <MX_SPI1_Init+0x74>)
 80022be:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <MX_SPI1_Init+0x78>)
 80022c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022c2:	4b1a      	ldr	r3, [pc, #104]	; (800232c <MX_SPI1_Init+0x74>)
 80022c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <MX_SPI1_Init+0x74>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80022d0:	4b16      	ldr	r3, [pc, #88]	; (800232c <MX_SPI1_Init+0x74>)
 80022d2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80022d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <MX_SPI1_Init+0x74>)
 80022da:	2200      	movs	r2, #0
 80022dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80022de:	4b13      	ldr	r3, [pc, #76]	; (800232c <MX_SPI1_Init+0x74>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <MX_SPI1_Init+0x74>)
 80022e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <MX_SPI1_Init+0x74>)
 80022ee:	2218      	movs	r2, #24
 80022f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <MX_SPI1_Init+0x74>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <MX_SPI1_Init+0x74>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fe:	4b0b      	ldr	r3, [pc, #44]	; (800232c <MX_SPI1_Init+0x74>)
 8002300:	2200      	movs	r2, #0
 8002302:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002304:	4b09      	ldr	r3, [pc, #36]	; (800232c <MX_SPI1_Init+0x74>)
 8002306:	2207      	movs	r2, #7
 8002308:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <MX_SPI1_Init+0x74>)
 800230c:	2200      	movs	r2, #0
 800230e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <MX_SPI1_Init+0x74>)
 8002312:	2200      	movs	r2, #0
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002316:	4805      	ldr	r0, [pc, #20]	; (800232c <MX_SPI1_Init+0x74>)
 8002318:	f006 ff48 	bl	80091ac <HAL_SPI_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002322:	f000 fab1 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000538 	.word	0x20000538
 8002330:	40013000 	.word	0x40013000

08002334 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b09c      	sub	sp, #112	; 0x70
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800233a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002348:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002354:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]
 8002364:	615a      	str	r2, [r3, #20]
 8002366:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002368:	1d3b      	adds	r3, r7, #4
 800236a:	2234      	movs	r2, #52	; 0x34
 800236c:	2100      	movs	r1, #0
 800236e:	4618      	mov	r0, r3
 8002370:	f009 ffac 	bl	800c2cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002374:	4b59      	ldr	r3, [pc, #356]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002376:	4a5a      	ldr	r2, [pc, #360]	; (80024e0 <MX_TIM1_Init+0x1ac>)
 8002378:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800237a:	4b58      	ldr	r3, [pc, #352]	; (80024dc <MX_TIM1_Init+0x1a8>)
 800237c:	2200      	movs	r2, #0
 800237e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002380:	4b56      	ldr	r3, [pc, #344]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002382:	2220      	movs	r2, #32
 8002384:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 8002386:	4b55      	ldr	r3, [pc, #340]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002388:	f640 729f 	movw	r2, #3999	; 0xf9f
 800238c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800238e:	4b53      	ldr	r3, [pc, #332]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002390:	2200      	movs	r2, #0
 8002392:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8002394:	4b51      	ldr	r3, [pc, #324]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002396:	2201      	movs	r2, #1
 8002398:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800239a:	4b50      	ldr	r3, [pc, #320]	; (80024dc <MX_TIM1_Init+0x1a8>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023a0:	484e      	ldr	r0, [pc, #312]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80023a2:	f007 fc39 	bl	8009c18 <HAL_TIM_Base_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80023ac:	f000 fa6c 	bl	8002888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023b4:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023b6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80023ba:	4619      	mov	r1, r3
 80023bc:	4847      	ldr	r0, [pc, #284]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80023be:	f008 f945 	bl	800a64c <HAL_TIM_ConfigClockSource>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80023c8:	f000 fa5e 	bl	8002888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80023cc:	4843      	ldr	r0, [pc, #268]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80023ce:	f007 fd47 	bl	8009e60 <HAL_TIM_PWM_Init>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80023d8:	f000 fa56 	bl	8002888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80023dc:	2370      	movs	r3, #112	; 0x70
 80023de:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023e0:	2300      	movs	r3, #0
 80023e2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023e8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023ec:	4619      	mov	r1, r3
 80023ee:	483b      	ldr	r0, [pc, #236]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80023f0:	f008 ff4a 	bl	800b288 <HAL_TIMEx_MasterConfigSynchronization>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80023fa:	f000 fa45 	bl	8002888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023fe:	2360      	movs	r3, #96	; 0x60
 8002400:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002406:	2300      	movs	r3, #0
 8002408:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800240a:	2300      	movs	r3, #0
 800240c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002412:	2300      	movs	r3, #0
 8002414:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002416:	2300      	movs	r3, #0
 8002418:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800241a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800241e:	2200      	movs	r2, #0
 8002420:	4619      	mov	r1, r3
 8002422:	482e      	ldr	r0, [pc, #184]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002424:	f007 fffe 	bl	800a424 <HAL_TIM_PWM_ConfigChannel>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800242e:	f000 fa2b 	bl	8002888 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002432:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002436:	2204      	movs	r2, #4
 8002438:	4619      	mov	r1, r3
 800243a:	4828      	ldr	r0, [pc, #160]	; (80024dc <MX_TIM1_Init+0x1a8>)
 800243c:	f007 fff2 	bl	800a424 <HAL_TIM_PWM_ConfigChannel>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8002446:	f000 fa1f 	bl	8002888 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800244a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800244e:	2208      	movs	r2, #8
 8002450:	4619      	mov	r1, r3
 8002452:	4822      	ldr	r0, [pc, #136]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002454:	f007 ffe6 	bl	800a424 <HAL_TIM_PWM_ConfigChannel>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800245e:	f000 fa13 	bl	8002888 <Error_Handler>
  }
  sConfigOC.Pulse = 3998;
 8002462:	f640 739e 	movw	r3, #3998	; 0xf9e
 8002466:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002468:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800246c:	220c      	movs	r2, #12
 800246e:	4619      	mov	r1, r3
 8002470:	481a      	ldr	r0, [pc, #104]	; (80024dc <MX_TIM1_Init+0x1a8>)
 8002472:	f007 ffd7 	bl	800a424 <HAL_TIM_PWM_ConfigChannel>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 800247c:	f000 fa04 	bl	8002888 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002480:	2300      	movs	r3, #0
 8002482:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 128;
 800248c:	2380      	movs	r3, #128	; 0x80
 800248e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002494:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002498:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800249e:	2300      	movs	r3, #0
 80024a0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80024a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80024b0:	2300      	movs	r3, #0
 80024b2:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024b8:	1d3b      	adds	r3, r7, #4
 80024ba:	4619      	mov	r1, r3
 80024bc:	4807      	ldr	r0, [pc, #28]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80024be:	f008 ff65 	bl	800b38c <HAL_TIMEx_ConfigBreakDeadTime>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 80024c8:	f000 f9de 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80024cc:	4803      	ldr	r0, [pc, #12]	; (80024dc <MX_TIM1_Init+0x1a8>)
 80024ce:	f002 fc3d 	bl	8004d4c <HAL_TIM_MspPostInit>

}
 80024d2:	bf00      	nop
 80024d4:	3770      	adds	r7, #112	; 0x70
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	2000059c 	.word	0x2000059c
 80024e0:	40012c00 	.word	0x40012c00

080024e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b088      	sub	sp, #32
 80024e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ea:	f107 0310 	add.w	r3, r7, #16
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f8:	1d3b      	adds	r3, r7, #4
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]
 8002500:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002502:	4b1e      	ldr	r3, [pc, #120]	; (800257c <MX_TIM2_Init+0x98>)
 8002504:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002508:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 800250a:	4b1c      	ldr	r3, [pc, #112]	; (800257c <MX_TIM2_Init+0x98>)
 800250c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8002510:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002512:	4b1a      	ldr	r3, [pc, #104]	; (800257c <MX_TIM2_Init+0x98>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8002518:	4b18      	ldr	r3, [pc, #96]	; (800257c <MX_TIM2_Init+0x98>)
 800251a:	f242 720f 	movw	r2, #9999	; 0x270f
 800251e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002520:	4b16      	ldr	r3, [pc, #88]	; (800257c <MX_TIM2_Init+0x98>)
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <MX_TIM2_Init+0x98>)
 8002528:	2200      	movs	r2, #0
 800252a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800252c:	4813      	ldr	r0, [pc, #76]	; (800257c <MX_TIM2_Init+0x98>)
 800252e:	f007 fb73 	bl	8009c18 <HAL_TIM_Base_Init>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002538:	f000 f9a6 	bl	8002888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800253c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002540:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002542:	f107 0310 	add.w	r3, r7, #16
 8002546:	4619      	mov	r1, r3
 8002548:	480c      	ldr	r0, [pc, #48]	; (800257c <MX_TIM2_Init+0x98>)
 800254a:	f008 f87f 	bl	800a64c <HAL_TIM_ConfigClockSource>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002554:	f000 f998 	bl	8002888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002558:	2320      	movs	r3, #32
 800255a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	4619      	mov	r1, r3
 8002564:	4805      	ldr	r0, [pc, #20]	; (800257c <MX_TIM2_Init+0x98>)
 8002566:	f008 fe8f 	bl	800b288 <HAL_TIMEx_MasterConfigSynchronization>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002570:	f000 f98a 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002574:	bf00      	nop
 8002576:	3720      	adds	r7, #32
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	200005e8 	.word	0x200005e8

08002580 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b088      	sub	sp, #32
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002586:	f107 0310 	add.w	r3, r7, #16
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002594:	1d3b      	adds	r3, r7, #4
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800259e:	4b1d      	ldr	r3, [pc, #116]	; (8002614 <MX_TIM4_Init+0x94>)
 80025a0:	4a1d      	ldr	r2, [pc, #116]	; (8002618 <MX_TIM4_Init+0x98>)
 80025a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 39;
 80025a4:	4b1b      	ldr	r3, [pc, #108]	; (8002614 <MX_TIM4_Init+0x94>)
 80025a6:	2227      	movs	r2, #39	; 0x27
 80025a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025aa:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <MX_TIM4_Init+0x94>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80025b0:	4b18      	ldr	r3, [pc, #96]	; (8002614 <MX_TIM4_Init+0x94>)
 80025b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b8:	4b16      	ldr	r3, [pc, #88]	; (8002614 <MX_TIM4_Init+0x94>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025be:	4b15      	ldr	r3, [pc, #84]	; (8002614 <MX_TIM4_Init+0x94>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025c4:	4813      	ldr	r0, [pc, #76]	; (8002614 <MX_TIM4_Init+0x94>)
 80025c6:	f007 fb27 	bl	8009c18 <HAL_TIM_Base_Init>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80025d0:	f000 f95a 	bl	8002888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4619      	mov	r1, r3
 80025e0:	480c      	ldr	r0, [pc, #48]	; (8002614 <MX_TIM4_Init+0x94>)
 80025e2:	f008 f833 	bl	800a64c <HAL_TIM_ConfigClockSource>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80025ec:	f000 f94c 	bl	8002888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025f0:	2320      	movs	r3, #32
 80025f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025f8:	1d3b      	adds	r3, r7, #4
 80025fa:	4619      	mov	r1, r3
 80025fc:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_TIM4_Init+0x94>)
 80025fe:	f008 fe43 	bl	800b288 <HAL_TIMEx_MasterConfigSynchronization>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002608:	f000 f93e 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800260c:	bf00      	nop
 800260e:	3720      	adds	r7, #32
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000634 	.word	0x20000634
 8002618:	40000800 	.word	0x40000800

0800261c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800262c:	4b15      	ldr	r3, [pc, #84]	; (8002684 <MX_TIM6_Init+0x68>)
 800262e:	4a16      	ldr	r2, [pc, #88]	; (8002688 <MX_TIM6_Init+0x6c>)
 8002630:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1599;
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <MX_TIM6_Init+0x68>)
 8002634:	f240 623f 	movw	r2, #1599	; 0x63f
 8002638:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263a:	4b12      	ldr	r3, [pc, #72]	; (8002684 <MX_TIM6_Init+0x68>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002640:	4b10      	ldr	r3, [pc, #64]	; (8002684 <MX_TIM6_Init+0x68>)
 8002642:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002646:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002648:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <MX_TIM6_Init+0x68>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800264e:	480d      	ldr	r0, [pc, #52]	; (8002684 <MX_TIM6_Init+0x68>)
 8002650:	f007 fae2 	bl	8009c18 <HAL_TIM_Base_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800265a:	f000 f915 	bl	8002888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002666:	1d3b      	adds	r3, r7, #4
 8002668:	4619      	mov	r1, r3
 800266a:	4806      	ldr	r0, [pc, #24]	; (8002684 <MX_TIM6_Init+0x68>)
 800266c:	f008 fe0c 	bl	800b288 <HAL_TIMEx_MasterConfigSynchronization>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002676:	f000 f907 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000680 	.word	0x20000680
 8002688:	40001000 	.word	0x40001000

0800268c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002690:	4b22      	ldr	r3, [pc, #136]	; (800271c <MX_USART3_UART_Init+0x90>)
 8002692:	4a23      	ldr	r2, [pc, #140]	; (8002720 <MX_USART3_UART_Init+0x94>)
 8002694:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002696:	4b21      	ldr	r3, [pc, #132]	; (800271c <MX_USART3_UART_Init+0x90>)
 8002698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800269c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800269e:	4b1f      	ldr	r3, [pc, #124]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026a4:	4b1d      	ldr	r3, [pc, #116]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026aa:	4b1c      	ldr	r3, [pc, #112]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026b0:	4b1a      	ldr	r3, [pc, #104]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026b2:	220c      	movs	r2, #12
 80026b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026b6:	4b19      	ldr	r3, [pc, #100]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026bc:	4b17      	ldr	r3, [pc, #92]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026be:	2200      	movs	r2, #0
 80026c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026c2:	4b16      	ldr	r3, [pc, #88]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026c8:	4b14      	ldr	r3, [pc, #80]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026ce:	4b13      	ldr	r3, [pc, #76]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026d4:	4811      	ldr	r0, [pc, #68]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026d6:	f008 ff64 	bl	800b5a2 <HAL_UART_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80026e0:	f000 f8d2 	bl	8002888 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026e4:	2100      	movs	r1, #0
 80026e6:	480d      	ldr	r0, [pc, #52]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026e8:	f009 fcfc 	bl	800c0e4 <HAL_UARTEx_SetTxFifoThreshold>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80026f2:	f000 f8c9 	bl	8002888 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026f6:	2100      	movs	r1, #0
 80026f8:	4808      	ldr	r0, [pc, #32]	; (800271c <MX_USART3_UART_Init+0x90>)
 80026fa:	f009 fd31 	bl	800c160 <HAL_UARTEx_SetRxFifoThreshold>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002704:	f000 f8c0 	bl	8002888 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002708:	4804      	ldr	r0, [pc, #16]	; (800271c <MX_USART3_UART_Init+0x90>)
 800270a:	f009 fcb2 	bl	800c072 <HAL_UARTEx_DisableFifoMode>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002714:	f000 f8b8 	bl	8002888 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}
 800271c:	200006cc 	.word	0x200006cc
 8002720:	40004800 	.word	0x40004800

08002724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	; 0x28
 8002728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800273a:	4b50      	ldr	r3, [pc, #320]	; (800287c <MX_GPIO_Init+0x158>)
 800273c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273e:	4a4f      	ldr	r2, [pc, #316]	; (800287c <MX_GPIO_Init+0x158>)
 8002740:	f043 0304 	orr.w	r3, r3, #4
 8002744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002746:	4b4d      	ldr	r3, [pc, #308]	; (800287c <MX_GPIO_Init+0x158>)
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002752:	4b4a      	ldr	r3, [pc, #296]	; (800287c <MX_GPIO_Init+0x158>)
 8002754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002756:	4a49      	ldr	r2, [pc, #292]	; (800287c <MX_GPIO_Init+0x158>)
 8002758:	f043 0320 	orr.w	r3, r3, #32
 800275c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800275e:	4b47      	ldr	r3, [pc, #284]	; (800287c <MX_GPIO_Init+0x158>)
 8002760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002762:	f003 0320 	and.w	r3, r3, #32
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800276a:	4b44      	ldr	r3, [pc, #272]	; (800287c <MX_GPIO_Init+0x158>)
 800276c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276e:	4a43      	ldr	r2, [pc, #268]	; (800287c <MX_GPIO_Init+0x158>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002776:	4b41      	ldr	r3, [pc, #260]	; (800287c <MX_GPIO_Init+0x158>)
 8002778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	4b3e      	ldr	r3, [pc, #248]	; (800287c <MX_GPIO_Init+0x158>)
 8002784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002786:	4a3d      	ldr	r2, [pc, #244]	; (800287c <MX_GPIO_Init+0x158>)
 8002788:	f043 0302 	orr.w	r3, r3, #2
 800278c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800278e:	4b3b      	ldr	r3, [pc, #236]	; (800287c <MX_GPIO_Init+0x158>)
 8002790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	607b      	str	r3, [r7, #4]
 8002798:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800279a:	2200      	movs	r2, #0
 800279c:	2154      	movs	r1, #84	; 0x54
 800279e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027a2:	f005 fc21 	bl	8007fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80027a6:	2201      	movs	r2, #1
 80027a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b0:	f005 fc1a 	bl	8007fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80027b4:	2201      	movs	r2, #1
 80027b6:	2140      	movs	r1, #64	; 0x40
 80027b8:	4831      	ldr	r0, [pc, #196]	; (8002880 <MX_GPIO_Init+0x15c>)
 80027ba:	f005 fc15 	bl	8007fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80027be:	2200      	movs	r2, #0
 80027c0:	2180      	movs	r1, #128	; 0x80
 80027c2:	482f      	ldr	r0, [pc, #188]	; (8002880 <MX_GPIO_Init+0x15c>)
 80027c4:	f005 fc10 	bl	8007fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80027c8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80027cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d6:	f107 0314 	add.w	r3, r7, #20
 80027da:	4619      	mov	r1, r3
 80027dc:	4829      	ldr	r0, [pc, #164]	; (8002884 <MX_GPIO_Init+0x160>)
 80027de:	f005 fa69 	bl	8007cb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 80027e2:	2354      	movs	r3, #84	; 0x54
 80027e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e6:	2301      	movs	r3, #1
 80027e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 0314 	add.w	r3, r7, #20
 80027f6:	4619      	mov	r1, r3
 80027f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fc:	f005 fa5a 	bl	8007cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002800:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002806:	2301      	movs	r3, #1
 8002808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280a:	2300      	movs	r3, #0
 800280c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280e:	2302      	movs	r3, #2
 8002810:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002812:	f107 0314 	add.w	r3, r7, #20
 8002816:	4619      	mov	r1, r3
 8002818:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281c:	f005 fa4a 	bl	8007cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002820:	2340      	movs	r3, #64	; 0x40
 8002822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002824:	2301      	movs	r3, #1
 8002826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800282c:	2302      	movs	r3, #2
 800282e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002830:	f107 0314 	add.w	r3, r7, #20
 8002834:	4619      	mov	r1, r3
 8002836:	4812      	ldr	r0, [pc, #72]	; (8002880 <MX_GPIO_Init+0x15c>)
 8002838:	f005 fa3c 	bl	8007cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800283c:	2380      	movs	r3, #128	; 0x80
 800283e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002840:	2301      	movs	r3, #1
 8002842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2300      	movs	r3, #0
 8002846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	2300      	movs	r3, #0
 800284a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	480b      	ldr	r0, [pc, #44]	; (8002880 <MX_GPIO_Init+0x15c>)
 8002854:	f005 fa2e 	bl	8007cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800285c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002862:	2301      	movs	r3, #1
 8002864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	f107 0314 	add.w	r3, r7, #20
 800286a:	4619      	mov	r1, r3
 800286c:	4804      	ldr	r0, [pc, #16]	; (8002880 <MX_GPIO_Init+0x15c>)
 800286e:	f005 fa21 	bl	8007cb4 <HAL_GPIO_Init>

}
 8002872:	bf00      	nop
 8002874:	3728      	adds	r7, #40	; 0x28
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40021000 	.word	0x40021000
 8002880:	48000400 	.word	0x48000400
 8002884:	48000800 	.word	0x48000800

08002888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800288c:	b672      	cpsid	i
}
 800288e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002890:	e7fe      	b.n	8002890 <Error_Handler+0x8>

08002892 <Motor_init>:


#include "motor.h"


void Motor_init(Motor *motor) {
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  motor->pole_pairs = 14;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	220e      	movs	r2, #14
 800289e:	601a      	str	r2, [r3, #0]
  motor->kv_rating = 150;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2296      	movs	r2, #150	; 0x96
 80028a4:	605a      	str	r2, [r3, #4]

  motor->flux_angle_offset = 0.;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	0000      	movs	r0, r0
 80028bc:	0000      	movs	r0, r0
	...

080028c0 <wrapTo2Pi>:

static inline float wrapTo2Pi(float value) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	ed87 0a01 	vstr	s0, [r7, #4]
  value = fmodf(value, 2*M_PI);
 80028ca:	eddf 0a15 	vldr	s1, [pc, #84]	; 8002920 <wrapTo2Pi+0x60>
 80028ce:	ed97 0a01 	vldr	s0, [r7, #4]
 80028d2:	f00c fcc1 	bl	800f258 <fmodf>
 80028d6:	ed87 0a01 	vstr	s0, [r7, #4]
  return value >= 0.0f ? value : (value + 2*M_PI);
 80028da:	edd7 7a01 	vldr	s15, [r7, #4]
 80028de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e6:	db01      	blt.n	80028ec <wrapTo2Pi+0x2c>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	e00e      	b.n	800290a <wrapTo2Pi+0x4a>
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7fd fe53 	bl	8000598 <__aeabi_f2d>
 80028f2:	a309      	add	r3, pc, #36	; (adr r3, 8002918 <wrapTo2Pi+0x58>)
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f7fd fcf0 	bl	80002dc <__adddf3>
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	4610      	mov	r0, r2
 8002902:	4619      	mov	r1, r3
 8002904:	f7fe f978 	bl	8000bf8 <__aeabi_d2f>
 8002908:	4603      	mov	r3, r0
 800290a:	ee07 3a90 	vmov	s15, r3
}
 800290e:	eeb0 0a67 	vmov.f32	s0, s15
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	54442d18 	.word	0x54442d18
 800291c:	401921fb 	.word	0x401921fb
 8002920:	40c90fdb 	.word	0x40c90fdb

08002924 <MotorController_init>:
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim6;
extern UART_HandleTypeDef huart3;

void MotorController_init(MotorController *controller) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	; 0x28
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  controller->mode = MODE_DISABLED;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
  controller->device_id = DEVICE_CAN_ID;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
  controller->firmware_version = FIRMWARE_VERSION;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a67      	ldr	r2, [pc, #412]	; (8002adc <MotorController_init+0x1b8>)
 8002940:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

  FDCAN_FilterTypeDef filter_config;
  filter_config.IdType = FDCAN_STANDARD_ID;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
  filter_config.FilterIndex = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]
  filter_config.FilterType = FDCAN_FILTER_MASK;
 800294c:	2302      	movs	r3, #2
 800294e:	617b      	str	r3, [r7, #20]
  filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002950:	2301      	movs	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
  filter_config.FilterID1 = controller->device_id;    // filter
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800295a:	61fb      	str	r3, [r7, #28]
  filter_config.FilterID2 = 0;//0b1111;                   // mask
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]

  HAL_StatusTypeDef status = HAL_OK;
 8002960:	2300      	movs	r3, #0
 8002962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002966:	f107 030c 	add.w	r3, r7, #12
 800296a:	4619      	mov	r1, r3
 800296c:	485c      	ldr	r0, [pc, #368]	; (8002ae0 <MotorController_init+0x1bc>)
 800296e:	f004 f9fd 	bl	8006d6c <HAL_FDCAN_ConfigFilter>
 8002972:	4603      	mov	r3, r0
 8002974:	461a      	mov	r2, r3
 8002976:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800297a:	4313      	orrs	r3, r2
 800297c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_Start(&hfdcan1);
 8002980:	4857      	ldr	r0, [pc, #348]	; (8002ae0 <MotorController_init+0x1bc>)
 8002982:	f004 fa4d 	bl	8006e20 <HAL_FDCAN_Start>
 8002986:	4603      	mov	r3, r0
 8002988:	461a      	mov	r2, r3
 800298a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800298e:	4313      	orrs	r3, r2
 8002990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8002994:	2200      	movs	r2, #0
 8002996:	2101      	movs	r1, #1
 8002998:	4851      	ldr	r0, [pc, #324]	; (8002ae0 <MotorController_init+0x1bc>)
 800299a:	f004 fb87 	bl	80070ac <HAL_FDCAN_ActivateNotification>
 800299e:	4603      	mov	r3, r0
 80029a0:	461a      	mov	r2, r3
 80029a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029a6:	4313      	orrs	r3, r2
 80029a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  Encoder_init(&controller->encoder, &hspi1, &htim6);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a4d      	ldr	r2, [pc, #308]	; (8002ae4 <MotorController_init+0x1c0>)
 80029b0:	494d      	ldr	r1, [pc, #308]	; (8002ae8 <MotorController_init+0x1c4>)
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe ff58 	bl	8001868 <Encoder_init>
  PowerStage_init(&controller->powerstage, &htim1, &hadc1, &hadc2);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 80029be:	4b4b      	ldr	r3, [pc, #300]	; (8002aec <MotorController_init+0x1c8>)
 80029c0:	4a4b      	ldr	r2, [pc, #300]	; (8002af0 <MotorController_init+0x1cc>)
 80029c2:	494c      	ldr	r1, [pc, #304]	; (8002af4 <MotorController_init+0x1d0>)
 80029c4:	f001 fd7a 	bl	80044bc <PowerStage_init>
  Motor_init(&controller->motor);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3350      	adds	r3, #80	; 0x50
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff60 	bl	8002892 <Motor_init>

  CurrentController_init(&controller->current_controller);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	335c      	adds	r3, #92	; 0x5c
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe fd17 	bl	800140a <CurrentController_init>
  PositionController_init(&controller->position_controller);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	33dc      	adds	r3, #220	; 0xdc
 80029e0:	4618      	mov	r0, r3
 80029e2:	f001 fcb7 	bl	8004354 <PositionController_init>

#if OVERWRITE_CONFIG
  MotorController_storeConfig(controller);
#else
  MotorController_loadConfig(controller);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f98a 	bl	8002d00 <MotorController_loadConfig>
#endif

  PowerStage_start(&controller->powerstage);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	332c      	adds	r3, #44	; 0x2c
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 fd7f 	bl	80044f4 <PowerStage_start>

  status |= HAL_OPAMP_Start(&hopamp1);
 80029f6:	4840      	ldr	r0, [pc, #256]	; (8002af8 <MotorController_init+0x1d4>)
 80029f8:	f005 fbde 	bl	80081b8 <HAL_OPAMP_Start>
 80029fc:	4603      	mov	r3, r0
 80029fe:	461a      	mov	r2, r3
 8002a00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a04:	4313      	orrs	r3, r2
 8002a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_OPAMP_Start(&hopamp2);
 8002a0a:	483c      	ldr	r0, [pc, #240]	; (8002afc <MotorController_init+0x1d8>)
 8002a0c:	f005 fbd4 	bl	80081b8 <HAL_OPAMP_Start>
 8002a10:	4603      	mov	r3, r0
 8002a12:	461a      	mov	r2, r3
 8002a14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_OPAMP_Start(&hopamp3);
 8002a1e:	4838      	ldr	r0, [pc, #224]	; (8002b00 <MotorController_init+0x1dc>)
 8002a20:	f005 fbca 	bl	80081b8 <HAL_OPAMP_Start>
 8002a24:	4603      	mov	r3, r0
 8002a26:	461a      	mov	r2, r3
 8002a28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_TIM_Base_Start_IT(&htim2);    // safety watchdog timer
 8002a32:	4834      	ldr	r0, [pc, #208]	; (8002b04 <MotorController_init+0x1e0>)
 8002a34:	f007 f9aa 	bl	8009d8c <HAL_TIM_Base_Start_IT>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a40:	4313      	orrs	r3, r2
 8002a42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_TIM_Base_Start_IT(&htim4);    // position update trigger timer
 8002a46:	4830      	ldr	r0, [pc, #192]	; (8002b08 <MotorController_init+0x1e4>)
 8002a48:	f007 f9a0 	bl	8009d8c <HAL_TIM_Base_Start_IT>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_TIM_Base_Start(&htim6);       // time keeper timer
 8002a5a:	4822      	ldr	r0, [pc, #136]	; (8002ae4 <MotorController_init+0x1c0>)
 8002a5c:	f007 f934 	bl	8009cc8 <HAL_TIM_Base_Start>
 8002a60:	4603      	mov	r3, r0
 8002a62:	461a      	mov	r2, r3
 8002a64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_ADCEx_InjectedStart(&hadc1);
 8002a6e:	4820      	ldr	r0, [pc, #128]	; (8002af0 <MotorController_init+0x1cc>)
 8002a70:	f003 f840 	bl	8005af4 <HAL_ADCEx_InjectedStart>
 8002a74:	4603      	mov	r3, r0
 8002a76:	461a      	mov	r2, r3
 8002a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_ADCEx_InjectedStart(&hadc2);
 8002a82:	481a      	ldr	r0, [pc, #104]	; (8002aec <MotorController_init+0x1c8>)
 8002a84:	f003 f836 	bl	8005af4 <HAL_ADCEx_InjectedStart>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a90:	4313      	orrs	r3, r2
 8002a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status != HAL_OK) {
 8002a96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d000      	beq.n	8002aa0 <MotorController_init+0x17c>
    while (1) {
 8002a9e:	e7fe      	b.n	8002a9e <MotorController_init+0x17a>
      // error loop
    }
  }

  Encoder_triggerUpdate(&controller->encoder);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe ff04 	bl	80018b0 <Encoder_triggerUpdate>

  HAL_Delay(100);
 8002aa8:	2064      	movs	r0, #100	; 0x64
 8002aaa:	f002 fbe9 	bl	8005280 <HAL_Delay>
  PowerStage_calibratePhaseCurrentOffset(&controller->powerstage);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	332c      	adds	r3, #44	; 0x2c
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f001 fe2c 	bl	8004710 <PowerStage_calibratePhaseCurrentOffset>

  if (controller->mode == MODE_DISABLED) {
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d107      	bne.n	8002ad2 <MotorController_init+0x1ae>
    controller->mode = MODE_IDLE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    controller->error = ERROR_NO_ERROR;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
  }
}
 8002ad2:	bf00      	nop
 8002ad4:	3728      	adds	r7, #40	; 0x28
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	00100003 	.word	0x00100003
 8002ae0:	20000420 	.word	0x20000420
 8002ae4:	20000680 	.word	0x20000680
 8002ae8:	20000538 	.word	0x20000538
 8002aec:	200003b4 	.word	0x200003b4
 8002af0:	20000348 	.word	0x20000348
 8002af4:	2000059c 	.word	0x2000059c
 8002af8:	20000484 	.word	0x20000484
 8002afc:	200004c0 	.word	0x200004c0
 8002b00:	200004fc 	.word	0x200004fc
 8002b04:	200005e8 	.word	0x200005e8
 8002b08:	20000634 	.word	0x20000634

08002b0c <MotorController_getMode>:

ErrorCode MotorController_getError(MotorController *controller) {
  return controller->error;
}

Mode MotorController_getMode(MotorController *controller) {
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  return controller->mode;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
	...

08002b28 <MotorController_setMode>:

void MotorController_setMode(MotorController *controller, Mode mode) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	70fb      	strb	r3, [r7, #3]
  switch (mode) {
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	2b24      	cmp	r3, #36	; 0x24
 8002b38:	dc52      	bgt.n	8002be0 <MotorController_setMode+0xb8>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f2c0 8082 	blt.w	8002c44 <MotorController_setMode+0x11c>
 8002b40:	2b24      	cmp	r3, #36	; 0x24
 8002b42:	d87f      	bhi.n	8002c44 <MotorController_setMode+0x11c>
 8002b44:	a201      	add	r2, pc, #4	; (adr r2, 8002b4c <MotorController_setMode+0x24>)
 8002b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4a:	bf00      	nop
 8002b4c:	08002be7 	.word	0x08002be7
 8002b50:	08002bf3 	.word	0x08002bf3
 8002b54:	08002c45 	.word	0x08002c45
 8002b58:	08002c45 	.word	0x08002c45
 8002b5c:	08002c45 	.word	0x08002c45
 8002b60:	08002c07 	.word	0x08002c07
 8002b64:	08002c45 	.word	0x08002c45
 8002b68:	08002c45 	.word	0x08002c45
 8002b6c:	08002c45 	.word	0x08002c45
 8002b70:	08002c45 	.word	0x08002c45
 8002b74:	08002c45 	.word	0x08002c45
 8002b78:	08002c45 	.word	0x08002c45
 8002b7c:	08002c45 	.word	0x08002c45
 8002b80:	08002c45 	.word	0x08002c45
 8002b84:	08002c45 	.word	0x08002c45
 8002b88:	08002c45 	.word	0x08002c45
 8002b8c:	08002c13 	.word	0x08002c13
 8002b90:	08002c13 	.word	0x08002c13
 8002b94:	08002c13 	.word	0x08002c13
 8002b98:	08002c45 	.word	0x08002c45
 8002b9c:	08002c45 	.word	0x08002c45
 8002ba0:	08002c45 	.word	0x08002c45
 8002ba4:	08002c45 	.word	0x08002c45
 8002ba8:	08002c45 	.word	0x08002c45
 8002bac:	08002c45 	.word	0x08002c45
 8002bb0:	08002c45 	.word	0x08002c45
 8002bb4:	08002c45 	.word	0x08002c45
 8002bb8:	08002c45 	.word	0x08002c45
 8002bbc:	08002c45 	.word	0x08002c45
 8002bc0:	08002c45 	.word	0x08002c45
 8002bc4:	08002c45 	.word	0x08002c45
 8002bc8:	08002c45 	.word	0x08002c45
 8002bcc:	08002c45 	.word	0x08002c45
 8002bd0:	08002c13 	.word	0x08002c13
 8002bd4:	08002c13 	.word	0x08002c13
 8002bd8:	08002c13 	.word	0x08002c13
 8002bdc:	08002c13 	.word	0x08002c13
 8002be0:	2b80      	cmp	r3, #128	; 0x80
 8002be2:	d016      	beq.n	8002c12 <MotorController_setMode+0xea>
 8002be4:	e02e      	b.n	8002c44 <MotorController_setMode+0x11c>
    case MODE_DISABLED:
      PowerStage_disable(&controller->powerstage);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	332c      	adds	r3, #44	; 0x2c
 8002bea:	4618      	mov	r0, r3
 8002bec:	f001 fcb4 	bl	8004558 <PowerStage_disable>
      break;
 8002bf0:	e036      	b.n	8002c60 <MotorController_setMode+0x138>

    case MODE_IDLE:
      PowerStage_enable(&controller->powerstage);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	332c      	adds	r3, #44	; 0x2c
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f001 fcc8 	bl	800458c <PowerStage_enable>
      controller->error = ERROR_NO_ERROR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
      break;
 8002c04:	e02c      	b.n	8002c60 <MotorController_setMode+0x138>

    case MODE_CALIBRATION:
      PowerStage_enable(&controller->powerstage);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	332c      	adds	r3, #44	; 0x2c
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f001 fcbe 	bl	800458c <PowerStage_enable>
      break;
 8002c10:	e026      	b.n	8002c60 <MotorController_setMode+0x138>
    case MODE_DEBUG:
    case MODE_OPEN_VDQ:
    case MODE_OPEN_VALPHABETA:
    case MODE_OPEN_VABC:
    case MODE_OPEN_IDQ:
      if (controller->mode != MODE_IDLE) {
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d00d      	beq.n	8002c38 <MotorController_setMode+0x110>
        PowerStage_disable(&controller->powerstage);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	332c      	adds	r3, #44	; 0x2c
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 fc99 	bl	8004558 <PowerStage_disable>
        controller->mode = MODE_DISABLED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
        controller->error = ERROR_INVALID_MODE_SWITCH;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2203      	movs	r2, #3
 8002c32:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
        return;  // return directly, do not update mode
 8002c36:	e017      	b.n	8002c68 <MotorController_setMode+0x140>
      }
      PowerStage_enable(&controller->powerstage);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	332c      	adds	r3, #44	; 0x2c
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f001 fca5 	bl	800458c <PowerStage_enable>
      break;
 8002c42:	e00d      	b.n	8002c60 <MotorController_setMode+0x138>

    default:
      PowerStage_disable(&controller->powerstage);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	332c      	adds	r3, #44	; 0x2c
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 fc85 	bl	8004558 <PowerStage_disable>
      controller->mode = MODE_DISABLED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
      controller->error = ERROR_INVALID_MODE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2202      	movs	r2, #2
 8002c5a:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
      return;  // return directly, do not update mode
 8002c5e:	e003      	b.n	8002c68 <MotorController_setMode+0x140>
  }
  controller->mode = mode;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
}
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop

08002c70 <MotorController_setFluxAngle>:

void MotorController_setFluxAngle(MotorController *controller, float angle_setpoint, float voltage_setpoint) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	; 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c7c:	edc7 0a01 	vstr	s1, [r7, #4]
  float theta = wrapTo2Pi(angle_setpoint);
 8002c80:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c84:	f7ff fe1c 	bl	80028c0 <wrapTo2Pi>
 8002c88:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
  float sin_theta = sinf(theta);
 8002c8c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002c90:	f00c fa9c 	bl	800f1cc <sinf>
 8002c94:	ed87 0a08 	vstr	s0, [r7, #32]
  float cos_theta = cosf(theta);
 8002c98:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002c9c:	f00c fa00 	bl	800f0a0 <cosf>
 8002ca0:	ed87 0a07 	vstr	s0, [r7, #28]
  float v_q = 0.0;
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
  float v_d = voltage_setpoint;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	617b      	str	r3, [r7, #20]

  controller->current_controller.v_alpha_target = -sin_theta * v_q + cos_theta * v_d;
 8002cae:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cb2:	eeb1 7a67 	vneg.f32	s14, s15
 8002cb6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
  controller->current_controller.v_beta_target =   cos_theta * v_q + sin_theta * v_d;
 8002cd4:	ed97 7a07 	vldr	s14, [r7, #28]
 8002cd8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ce0:	edd7 6a08 	vldr	s13, [r7, #32]
 8002ce4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
}
 8002cf6:	bf00      	nop
 8002cf8:	3728      	adds	r7, #40	; 0x28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <MotorController_loadConfig>:

void MotorController_loadConfig(MotorController *controller) {
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  EEPROMConfig *config = (EEPROMConfig *)FLASH_CONFIG_ADDRESS;
 8002d08:	4b39      	ldr	r3, [pc, #228]	; (8002df0 <MotorController_loadConfig+0xf0>)
 8002d0a:	60fb      	str	r3, [r7, #12]

  controller->firmware_version                  = config->firmware_version;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
  controller->device_id                         = config->device_id;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c

  controller->encoder.cpr                       = config->encoder_cpr;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	60da      	str	r2, [r3, #12]
  controller->encoder.position_offset           = config->encoder_position_offset;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	611a      	str	r2, [r3, #16]
  controller->encoder.velocity_filter_alpha     = config->encoder_velocity_filter_alpha;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	691a      	ldr	r2, [r3, #16]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	615a      	str	r2, [r3, #20]

  controller->powerstage.undervoltage_threshold = config->powerstage_undervoltage_threshold;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	695a      	ldr	r2, [r3, #20]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	639a      	str	r2, [r3, #56]	; 0x38
  controller->powerstage.overvoltage_threshold  = config->powerstage_overvoltage_threshold;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	699a      	ldr	r2, [r3, #24]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	63da      	str	r2, [r3, #60]	; 0x3c

  controller->motor.pole_pairs                  = config->motor_pole_pairs;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	69da      	ldr	r2, [r3, #28]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	651a      	str	r2, [r3, #80]	; 0x50
  controller->motor.kv_rating                   = config->motor_kv_rating;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a1a      	ldr	r2, [r3, #32]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	655a      	str	r2, [r3, #84]	; 0x54
  controller->motor.flux_angle_offset           = config->motor_flux_angle_offset;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	659a      	str	r2, [r3, #88]	; 0x58

  controller->current_controller.current_filter_alpha   =   config->current_controller_current_filter_alpha;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	65da      	str	r2, [r3, #92]	; 0x5c
  controller->current_controller.i_q_kp         = config->current_controller_i_q_kp;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	661a      	str	r2, [r3, #96]	; 0x60
  controller->current_controller.i_q_ki         = config->current_controller_i_q_ki;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	665a      	str	r2, [r3, #100]	; 0x64
  controller->current_controller.i_d_kp         = config->current_controller_i_d_kp;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	669a      	str	r2, [r3, #104]	; 0x68
  controller->current_controller.i_d_ki         = config->current_controller_i_d_ki;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	66da      	str	r2, [r3, #108]	; 0x6c

  controller->position_controller.position_kp   = config->position_controller_position_kp;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  controller->position_controller.position_ki   = config->position_controller_position_ki;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  controller->position_controller.position_kd   = config->position_controller_position_kd;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  controller->position_controller.torque_limit_upper    = config->position_controller_torque_limit_upper;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  controller->position_controller.torque_limit_lower    = config->position_controller_torque_limit_lower;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  controller->position_controller.velocity_limit_upper  = config->position_controller_velocity_limit_upper;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  controller->position_controller.velocity_limit_lower  = config->position_controller_velocity_limit_lower;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  controller->position_controller.position_limit_upper  = config->position_controller_position_limit_upper;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  controller->position_controller.position_limit_lower  = config->position_controller_position_limit_lower;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
}
 8002de4:	bf00      	nop
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	0801f800 	.word	0x0801f800

08002df4 <MotorController_storeConfig>:

uint32_t MotorController_storeConfig(MotorController *controller) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b0a4      	sub	sp, #144	; 0x90
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  EEPROMConfig config;

  config.firmware_version                     = controller->firmware_version;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002e02:	623b      	str	r3, [r7, #32]
  config.device_id                            = controller->device_id;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8002e0a:	61fb      	str	r3, [r7, #28]

  config.encoder_cpr                          = controller->encoder.cpr;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
  config.encoder_position_offset              = controller->encoder.position_offset;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
  config.encoder_velocity_filter_alpha        = controller->encoder.velocity_filter_alpha;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	62fb      	str	r3, [r7, #44]	; 0x2c

  config.powerstage_undervoltage_threshold    = controller->powerstage.undervoltage_threshold;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e22:	633b      	str	r3, [r7, #48]	; 0x30
  config.powerstage_overvoltage_threshold     = controller->powerstage.overvoltage_threshold;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34

  config.motor_pole_pairs                     = controller->motor.pole_pairs;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e2e:	63bb      	str	r3, [r7, #56]	; 0x38
  config.motor_kv_rating                      = controller->motor.kv_rating;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e34:	63fb      	str	r3, [r7, #60]	; 0x3c
  config.motor_flux_angle_offset              = controller->motor.flux_angle_offset;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3a:	643b      	str	r3, [r7, #64]	; 0x40

  config.current_controller_current_filter_alpha  = controller->current_controller.current_filter_alpha;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e40:	647b      	str	r3, [r7, #68]	; 0x44
  config.current_controller_i_q_kp            = controller->current_controller.i_q_kp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e46:	64bb      	str	r3, [r7, #72]	; 0x48
  config.current_controller_i_q_ki            = controller->current_controller.i_q_ki;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  config.current_controller_i_d_kp            = controller->current_controller.i_d_kp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e52:	653b      	str	r3, [r7, #80]	; 0x50
  config.current_controller_i_d_ki            = controller->current_controller.i_d_ki;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e58:	657b      	str	r3, [r7, #84]	; 0x54

  config.position_controller_position_kp      = controller->position_controller.position_kp;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002e60:	65bb      	str	r3, [r7, #88]	; 0x58
  config.position_controller_position_ki      = controller->position_controller.position_ki;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e68:	65fb      	str	r3, [r7, #92]	; 0x5c
  config.position_controller_position_kd      = controller->position_controller.position_kd;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002e70:	663b      	str	r3, [r7, #96]	; 0x60
  config.position_controller_torque_limit_upper       = controller->position_controller.torque_limit_upper;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002e78:	667b      	str	r3, [r7, #100]	; 0x64
  config.position_controller_torque_limit_upper       = controller->position_controller.torque_limit_lower;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002e80:	667b      	str	r3, [r7, #100]	; 0x64
  config.position_controller_velocity_limit_upper     = controller->position_controller.velocity_limit_upper;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e88:	66fb      	str	r3, [r7, #108]	; 0x6c
  config.position_controller_velocity_limit_lower     = controller->position_controller.velocity_limit_lower;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002e90:	673b      	str	r3, [r7, #112]	; 0x70
  config.position_controller_position_limit_upper     = controller->position_controller.position_limit_upper;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8002e98:	677b      	str	r3, [r7, #116]	; 0x74
  config.position_controller_position_limit_lower     = controller->position_controller.position_limit_lower;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8002ea0:	67bb      	str	r3, [r7, #120]	; 0x78

  FLASH_EraseInitTypeDef erase_init_struct;
  uint32_t page_error;

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 8002ea2:	f004 fcb3 	bl	800780c <HAL_FLASH_Unlock>

  /* Erase the user Flash area */
  erase_init_struct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
  erase_init_struct.Banks = FLASH_CONFIG_BANK;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	613b      	str	r3, [r7, #16]
  erase_init_struct.Page = FLASH_CONFIG_PAGE;
 8002eae:	233f      	movs	r3, #63	; 0x3f
 8002eb0:	617b      	str	r3, [r7, #20]
  erase_init_struct.NbPages = 1;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	61bb      	str	r3, [r7, #24]

  if (HAL_FLASHEx_Erase(&erase_init_struct, &page_error) != HAL_OK) {
 8002eb6:	f107 0208 	add.w	r2, r7, #8
 8002eba:	f107 030c 	add.w	r3, r7, #12
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f004 fdd3 	bl	8007a6c <HAL_FLASHEx_Erase>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <MotorController_storeConfig+0xe0>
    /*Error occurred while page erase.*/
    return HAL_FLASH_GetError();
 8002ecc:	f004 fd12 	bl	80078f4 <HAL_FLASH_GetError>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	e02e      	b.n	8002f32 <MotorController_storeConfig+0x13e>
  }

  /* Program the user Flash area word by word*/
  for (uint16_t i=0; i<sizeof(config)/sizeof(uint64_t); i+=1) {
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8002eda:	e023      	b.n	8002f24 <MotorController_storeConfig+0x130>
    uint64_t buf = (uint64_t)*(((uint64_t *)(&config)) + i);
 8002edc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002ee0:	00db      	lsls	r3, r3, #3
 8002ee2:	f107 021c 	add.w	r2, r7, #28
 8002ee6:	4413      	add	r3, r2
 8002ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eec:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

    uint32_t target_address = FLASH_CONFIG_ADDRESS + i*8;
 8002ef0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002efa:	f503 33fc 	add.w	r3, r3, #129024	; 0x1f800
 8002efe:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, target_address, buf) != HAL_OK) {
 8002f00:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002f04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f06:	2000      	movs	r0, #0
 8002f08:	f004 fc2a 	bl	8007760 <HAL_FLASH_Program>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <MotorController_storeConfig+0x126>
      return HAL_FLASH_GetError();
 8002f12:	f004 fcef 	bl	80078f4 <HAL_FLASH_GetError>
 8002f16:	4603      	mov	r3, r0
 8002f18:	e00b      	b.n	8002f32 <MotorController_storeConfig+0x13e>
  for (uint16_t i=0; i<sizeof(config)/sizeof(uint64_t); i+=1) {
 8002f1a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8002f24:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002f28:	2b0b      	cmp	r3, #11
 8002f2a:	d9d7      	bls.n	8002edc <MotorController_storeConfig+0xe8>
    }
  }

  /* Lock the Flash to disable the flash control register access (recommended
    to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8002f2c:	f004 fc90 	bl	8007850 <HAL_FLASH_Lock>

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3790      	adds	r7, #144	; 0x90
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <MotorController_updateCommutation>:

float MotorController_getPosition(MotorController *controller) {
  return controller->position_controller.position_measured;
}

void MotorController_updateCommutation(MotorController *controller, ADC_HandleTypeDef *hadc) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  float position_measured = Encoder_getRelativePosition(&controller->encoder);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fe fdd1 	bl	8001af0 <Encoder_getRelativePosition>
 8002f4e:	ed87 0a05 	vstr	s0, [r7, #20]

  float theta = wrapTo2Pi((position_measured * (float)controller->motor.pole_pairs) - controller->motor.flux_angle_offset);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f56:	ee07 3a90 	vmov	s15, r3
 8002f5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	eeb0 0a67 	vmov.f32	s0, s15
 8002f74:	f7ff fca4 	bl	80028c0 <wrapTo2Pi>
 8002f78:	ed87 0a04 	vstr	s0, [r7, #16]
  float sin_theta = sinf(theta);
 8002f7c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002f80:	f00c f924 	bl	800f1cc <sinf>
 8002f84:	ed87 0a03 	vstr	s0, [r7, #12]
  float cos_theta = cosf(theta);
 8002f88:	ed97 0a04 	vldr	s0, [r7, #16]
 8002f8c:	f00c f888 	bl	800f0a0 <cosf>
 8002f90:	ed87 0a02 	vstr	s0, [r7, #8]

  PowerStage_getPhaseCurrent(&controller->powerstage,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f103 017c 	add.w	r1, r3, #124	; 0x7c
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f103 0280 	add.w	r2, r3, #128	; 0x80
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3384      	adds	r3, #132	; 0x84
 8002faa:	f001 fc01 	bl	80047b0 <PowerStage_getPhaseCurrent>
    &controller->current_controller.i_a_measured,
    &controller->current_controller.i_b_measured,
    &controller->current_controller.i_c_measured);

  CurrentController_update(&controller->current_controller,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 1124 	ldrb.w	r1, [r3, #292]	; 0x124
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002fc0:	eeb0 1a67 	vmov.f32	s2, s15
 8002fc4:	edd7 0a02 	vldr	s1, [r7, #8]
 8002fc8:	ed97 0a03 	vldr	s0, [r7, #12]
 8002fcc:	4610      	mov	r0, r2
 8002fce:	f7fe fa43 	bl	8001458 <CurrentController_update>
      controller->mode,
      sin_theta,
      cos_theta,
      controller->powerstage.bus_voltage_measured);

  if (controller->mode != MODE_IDLE) {
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d015      	beq.n	8003008 <MotorController_updateCommutation+0xcc>
    PowerStage_setBridgeOutput(&controller->powerstage,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8002ff4:	eeb0 1a66 	vmov.f32	s2, s13
 8002ff8:	eef0 0a47 	vmov.f32	s1, s14
 8002ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8003000:	4610      	mov	r0, r2
 8003002:	f001 fadd 	bl	80045c0 <PowerStage_setBridgeOutput>
    PowerStage_setBridgeOutput(&controller->powerstage,
      0,
      0,
      0);
  }
}
 8003006:	e00a      	b.n	800301e <MotorController_updateCommutation+0xe2>
    PowerStage_setBridgeOutput(&controller->powerstage,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	332c      	adds	r3, #44	; 0x2c
 800300c:	ed9f 1a06 	vldr	s2, [pc, #24]	; 8003028 <MotorController_updateCommutation+0xec>
 8003010:	eddf 0a05 	vldr	s1, [pc, #20]	; 8003028 <MotorController_updateCommutation+0xec>
 8003014:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8003028 <MotorController_updateCommutation+0xec>
 8003018:	4618      	mov	r0, r3
 800301a:	f001 fad1 	bl	80045c0 <PowerStage_setBridgeOutput>
}
 800301e:	bf00      	nop
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	00000000 	.word	0x00000000

0800302c <MotorController_triggerPositionUpdate>:

void MotorController_triggerPositionUpdate(MotorController *controller) {
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  if (controller->mode == MODE_DISABLED
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 800303a:	2b00      	cmp	r3, #0
 800303c:	d004      	beq.n	8003048 <MotorController_triggerPositionUpdate+0x1c>
      || controller->mode == MODE_IDLE) {
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003044:	2b01      	cmp	r3, #1
 8003046:	d105      	bne.n	8003054 <MotorController_triggerPositionUpdate+0x28>
    PowerStage_disable(&controller->powerstage);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	332c      	adds	r3, #44	; 0x2c
 800304c:	4618      	mov	r0, r3
 800304e:	f001 fa83 	bl	8004558 <PowerStage_disable>
 8003052:	e035      	b.n	80030c0 <MotorController_triggerPositionUpdate+0x94>
  }
  else if (controller->mode == MODE_CALIBRATION
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 800305a:	2b05      	cmp	r3, #5
 800305c:	d022      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_TORQUE
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003064:	2b10      	cmp	r3, #16
 8003066:	d01d      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_VELOCITY
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 800306e:	2b11      	cmp	r3, #17
 8003070:	d018      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_POSITION
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003078:	2b12      	cmp	r3, #18
 800307a:	d013      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VDQ
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003082:	2b22      	cmp	r3, #34	; 0x22
 8003084:	d00e      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VALPHABETA
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 800308c:	2b23      	cmp	r3, #35	; 0x23
 800308e:	d009      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VABC
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003096:	2b24      	cmp	r3, #36	; 0x24
 8003098:	d004      	beq.n	80030a4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_IDQ) {
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 80030a0:	2b21      	cmp	r3, #33	; 0x21
 80030a2:	d105      	bne.n	80030b0 <MotorController_triggerPositionUpdate+0x84>
    PowerStage_enable(&controller->powerstage);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	332c      	adds	r3, #44	; 0x2c
 80030a8:	4618      	mov	r0, r3
 80030aa:	f001 fa6f 	bl	800458c <PowerStage_enable>
 80030ae:	e007      	b.n	80030c0 <MotorController_triggerPositionUpdate+0x94>
  }
  else {
    MotorController_setMode(controller, MODE_DISABLED);
 80030b0:	2100      	movs	r1, #0
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff fd38 	bl	8002b28 <MotorController_setMode>
    controller->error = ERROR_INVALID_MODE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
  }

  Encoder_triggerUpdate(&controller->encoder);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fe fbf4 	bl	80018b0 <Encoder_triggerUpdate>
}
 80030c8:	bf00      	nop
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <MotorController_updatePositionReading>:

void MotorController_updatePositionReading(MotorController *controller) {
 80030d0:	b5b0      	push	{r4, r5, r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  Encoder_update(&controller->encoder);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fe fc24 	bl	8001928 <Encoder_update>

  PowerStage_getBusVoltage(&controller->powerstage);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	332c      	adds	r3, #44	; 0x2c
 80030e4:	4618      	mov	r0, r3
 80030e6:	f001 fb3b 	bl	8004760 <PowerStage_getBusVoltage>

  controller->position_controller.position_measured = Encoder_getPosition(&controller->encoder);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fe fd0e 	bl	8001b0e <Encoder_getPosition>
 80030f2:	eef0 7a40 	vmov.f32	s15, s0
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	edc3 7a47 	vstr	s15, [r3, #284]	; 0x11c
  controller->position_controller.velocity_measured = Encoder_getVelocity(&controller->encoder);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fe fd14 	bl	8001b2c <Encoder_getVelocity>
 8003104:	eef0 7a40 	vmov.f32	s15, s0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	edc3 7a44 	vstr	s15, [r3, #272]	; 0x110
  controller->position_controller.torque_measured = (8.3 * controller->current_controller.i_q_measured) / (float)controller->motor.kv_rating;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd fa3f 	bl	8000598 <__aeabi_f2d>
 800311a:	a313      	add	r3, pc, #76	; (adr r3, 8003168 <MotorController_updatePositionReading+0x98>)
 800311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003120:	f7fd fa92 	bl	8000648 <__aeabi_dmul>
 8003124:	4602      	mov	r2, r0
 8003126:	460b      	mov	r3, r1
 8003128:	4614      	mov	r4, r2
 800312a:	461d      	mov	r5, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003130:	ee07 3a90 	vmov	s15, r3
 8003134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003138:	ee17 0a90 	vmov	r0, s15
 800313c:	f7fd fa2c 	bl	8000598 <__aeabi_f2d>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4620      	mov	r0, r4
 8003146:	4629      	mov	r1, r5
 8003148:	f7fd fba8 	bl	800089c <__aeabi_ddiv>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4610      	mov	r0, r2
 8003152:	4619      	mov	r1, r3
 8003154:	f7fd fd50 	bl	8000bf8 <__aeabi_d2f>
 8003158:	4602      	mov	r2, r0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
}
 8003160:	bf00      	nop
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bdb0      	pop	{r4, r5, r7, pc}
 8003168:	9999999a 	.word	0x9999999a
 800316c:	40209999 	.word	0x40209999

08003170 <MotorController_updatePositionController>:

void MotorController_updatePositionController(MotorController *controller) {
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  PositionController_update(&controller->position_controller);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	33dc      	adds	r3, #220	; 0xdc
 800317c:	4618      	mov	r0, r3
 800317e:	f001 f913 	bl	80043a8 <PositionController_update>

  if (controller->mode != MODE_OPEN_IDQ) {
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8003188:	2b21      	cmp	r3, #33	; 0x21
 800318a:	d022      	beq.n	80031d2 <MotorController_updatePositionController+0x62>
    controller->current_controller.i_q_target = (controller->position_controller.torque_setpoint * (float)controller->motor.kv_rating) / 8.3;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	ed93 7a42 	vldr	s14, [r3, #264]	; 0x108
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003196:	ee07 3a90 	vmov	s15, r3
 800319a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800319e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a2:	ee17 0a90 	vmov	r0, s15
 80031a6:	f7fd f9f7 	bl	8000598 <__aeabi_f2d>
 80031aa:	a30d      	add	r3, pc, #52	; (adr r3, 80031e0 <MotorController_updatePositionController+0x70>)
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f7fd fb74 	bl	800089c <__aeabi_ddiv>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4610      	mov	r0, r2
 80031ba:	4619      	mov	r1, r3
 80031bc:	f7fd fd1c 	bl	8000bf8 <__aeabi_d2f>
 80031c0:	4602      	mov	r2, r0
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    controller->current_controller.i_d_target = 0;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f04f 0200 	mov.w	r2, #0
 80031ce:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	f3af 8000 	nop.w
 80031e0:	9999999a 	.word	0x9999999a
 80031e4:	40209999 	.word	0x40209999

080031e8 <MotorController_updateService>:

void MotorController_updateService(MotorController *controller) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  if (controller->mode == MODE_CALIBRATION) {
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 80031f6:	2b05      	cmp	r3, #5
 80031f8:	d103      	bne.n	8003202 <MotorController_updateService+0x1a>
    MotorController_runCalibrationSequence(controller);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f81c 	bl	8003238 <MotorController_runCalibrationSequence>
    return;
 8003200:	e014      	b.n	800322c <MotorController_updateService+0x44>
  }
  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 8003202:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003206:	480b      	ldr	r0, [pc, #44]	; (8003234 <MotorController_updateService+0x4c>)
 8003208:	f004 fed6 	bl	8007fb8 <HAL_GPIO_ReadPin>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d006      	beq.n	8003220 <MotorController_updateService+0x38>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 8003212:	2201      	movs	r2, #1
 8003214:	2104      	movs	r1, #4
 8003216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800321a:	f004 fee5 	bl	8007fe8 <HAL_GPIO_WritePin>
 800321e:	e005      	b.n	800322c <MotorController_updateService+0x44>
  }
  else {
    // red
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 8003220:	2200      	movs	r2, #0
 8003222:	2104      	movs	r1, #4
 8003224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003228:	f004 fede 	bl	8007fe8 <HAL_GPIO_WritePin>
  }
}
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	48000400 	.word	0x48000400

08003238 <MotorController_runCalibrationSequence>:

void MotorController_runCalibrationSequence(MotorController *controller) {
 8003238:	b5b0      	push	{r4, r5, r7, lr}
 800323a:	b0ae      	sub	sp, #184	; 0xb8
 800323c:	af02      	add	r7, sp, #8
 800323e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);    // green LED
 8003240:	2200      	movs	r2, #0
 8003242:	2110      	movs	r1, #16
 8003244:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003248:	f004 fece 	bl	8007fe8 <HAL_GPIO_WritePin>
  MotorController_setMode(controller, MODE_CALIBRATION);
 800324c:	2105      	movs	r1, #5
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff fc6a 	bl	8002b28 <MotorController_setMode>

  // open loop calibration
  float prev_v_alpha_target = controller->current_controller.v_alpha_target;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800325a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  float prev_v_beta_target = controller->current_controller.v_beta_target;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003264:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  float flux_angle_setpoint = 0;
 8003268:	f04f 0300 	mov.w	r3, #0
 800326c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  float voltage_setpoint = 0.2;
 8003270:	4b7b      	ldr	r3, [pc, #492]	; (8003460 <MotorController_runCalibrationSequence+0x228>)
 8003272:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8003276:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 800327a:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff fcf6 	bl	8002c70 <MotorController_setFluxAngle>
  HAL_Delay(100);
 8003284:	2064      	movs	r0, #100	; 0x64
 8003286:	f001 fffb 	bl	8005280 <HAL_Delay>
  PowerStage_enable(&controller->powerstage);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	332c      	adds	r3, #44	; 0x2c
 800328e:	4618      	mov	r0, r3
 8003290:	f001 f97c 	bl	800458c <PowerStage_enable>
  HAL_Delay(500);
 8003294:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003298:	f001 fff2 	bl	8005280 <HAL_Delay>

  float phase_current = 0;
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  while (phase_current < CALIBRATION_CURRENT) {
 80032a4:	e07c      	b.n	80033a0 <MotorController_runCalibrationSequence+0x168>
    HAL_Delay(100);
 80032a6:	2064      	movs	r0, #100	; 0x64
 80032a8:	f001 ffea 	bl	8005280 <HAL_Delay>
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80032ac:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 80032b0:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fcdb 	bl	8002c70 <MotorController_setFluxAngle>

    voltage_setpoint += 0.1;
 80032ba:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80032be:	f7fd f96b 	bl	8000598 <__aeabi_f2d>
 80032c2:	a361      	add	r3, pc, #388	; (adr r3, 8003448 <MotorController_runCalibrationSequence+0x210>)
 80032c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c8:	f7fd f808 	bl	80002dc <__adddf3>
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	4610      	mov	r0, r2
 80032d2:	4619      	mov	r1, r3
 80032d4:	f7fd fc90 	bl	8000bf8 <__aeabi_d2f>
 80032d8:	4603      	mov	r3, r0
 80032da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80032e4:	eef0 7ae7 	vabs.f32	s15, s15
 80032e8:	ee17 0a90 	vmov	r0, s15
 80032ec:	f7fd f954 	bl	8000598 <__aeabi_f2d>
 80032f0:	4604      	mov	r4, r0
 80032f2:	460d      	mov	r5, r1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80032fa:	eef0 7ae7 	vabs.f32	s15, s15
 80032fe:	ee17 0a90 	vmov	r0, s15
 8003302:	f7fd f949 	bl	8000598 <__aeabi_f2d>
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	4620      	mov	r0, r4
 800330c:	4629      	mov	r1, r5
 800330e:	f7fc ffe5 	bl	80002dc <__adddf3>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4614      	mov	r4, r2
 8003318:	461d      	mov	r5, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003320:	eef0 7ae7 	vabs.f32	s15, s15
 8003324:	ee17 0a90 	vmov	r0, s15
 8003328:	f7fd f936 	bl	8000598 <__aeabi_f2d>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4620      	mov	r0, r4
 8003332:	4629      	mov	r1, r5
 8003334:	f7fc ffd2 	bl	80002dc <__adddf3>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4610      	mov	r0, r2
 800333e:	4619      	mov	r1, r3
 8003340:	a343      	add	r3, pc, #268	; (adr r3, 8003450 <MotorController_runCalibrationSequence+0x218>)
 8003342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003346:	f7fd f97f 	bl	8000648 <__aeabi_dmul>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4610      	mov	r0, r2
 8003350:	4619      	mov	r1, r3
 8003352:	f7fd fc51 	bl	8000bf8 <__aeabi_d2f>
 8003356:	4603      	mov	r3, r0
 8003358:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    {
      char str[128];
      sprintf(str, "voltage: %f\tphase current: %f\r\n", voltage_setpoint, phase_current);
 800335c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8003360:	f7fd f91a 	bl	8000598 <__aeabi_f2d>
 8003364:	4604      	mov	r4, r0
 8003366:	460d      	mov	r5, r1
 8003368:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800336c:	f7fd f914 	bl	8000598 <__aeabi_f2d>
 8003370:	4602      	mov	r2, r0
 8003372:	460b      	mov	r3, r1
 8003374:	f107 000c 	add.w	r0, r7, #12
 8003378:	e9cd 2300 	strd	r2, r3, [sp]
 800337c:	4622      	mov	r2, r4
 800337e:	462b      	mov	r3, r5
 8003380:	4938      	ldr	r1, [pc, #224]	; (8003464 <MotorController_runCalibrationSequence+0x22c>)
 8003382:	f009 fc15 	bl	800cbb0 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8003386:	f107 030c 	add.w	r3, r7, #12
 800338a:	4618      	mov	r0, r3
 800338c:	f7fc ff48 	bl	8000220 <strlen>
 8003390:	4603      	mov	r3, r0
 8003392:	b29a      	uxth	r2, r3
 8003394:	f107 010c 	add.w	r1, r7, #12
 8003398:	230a      	movs	r3, #10
 800339a:	4833      	ldr	r0, [pc, #204]	; (8003468 <MotorController_runCalibrationSequence+0x230>)
 800339c:	f008 f951 	bl	800b642 <HAL_UART_Transmit>
  while (phase_current < CALIBRATION_CURRENT) {
 80033a0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80033a4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80033a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b0:	f53f af79 	bmi.w	80032a6 <MotorController_runCalibrationSequence+0x6e>
    }
  }


  float start_position = Encoder_getPosition(&controller->encoder);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fe fba9 	bl	8001b0e <Encoder_getPosition>
 80033bc:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94

  // move one electrical revolution forward
  for (int16_t i=0; i<=500; i+=1) {
 80033c0:	2300      	movs	r3, #0
 80033c2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 80033c6:	e02b      	b.n	8003420 <MotorController_runCalibrationSequence+0x1e8>
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 80033c8:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	; 0xa6
 80033cc:	ee07 3a90 	vmov	s15, r3
 80033d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033d4:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800346c <MotorController_runCalibrationSequence+0x234>
 80033d8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80033dc:	ee16 0a90 	vmov	r0, s13
 80033e0:	f7fd f8da 	bl	8000598 <__aeabi_f2d>
 80033e4:	a31c      	add	r3, pc, #112	; (adr r3, 8003458 <MotorController_runCalibrationSequence+0x220>)
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	f7fd f92d 	bl	8000648 <__aeabi_dmul>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	4610      	mov	r0, r2
 80033f4:	4619      	mov	r1, r3
 80033f6:	f7fd fbff 	bl	8000bf8 <__aeabi_d2f>
 80033fa:	4603      	mov	r3, r0
 80033fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8003400:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 8003404:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff fc31 	bl	8002c70 <MotorController_setFluxAngle>
    HAL_Delay(2);
 800340e:	2002      	movs	r0, #2
 8003410:	f001 ff36 	bl	8005280 <HAL_Delay>
  for (int16_t i=0; i<=500; i+=1) {
 8003414:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003418:	3301      	adds	r3, #1
 800341a:	b29b      	uxth	r3, r3
 800341c:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8003420:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	; 0xa6
 8003424:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003428:	ddce      	ble.n	80033c8 <MotorController_runCalibrationSequence+0x190>
  }
  HAL_Delay(500);
 800342a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800342e:	f001 ff27 	bl	8005280 <HAL_Delay>

  float end_position = Encoder_getPosition(&controller->encoder);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe fb6a 	bl	8001b0e <Encoder_getPosition>
 800343a:	ed87 0a24 	vstr	s0, [r7, #144]	; 0x90

  for (int16_t i=500; i>=0; i-=1) {
 800343e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003442:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8003446:	e03f      	b.n	80034c8 <MotorController_runCalibrationSequence+0x290>
 8003448:	9999999a 	.word	0x9999999a
 800344c:	3fb99999 	.word	0x3fb99999
 8003450:	55555555 	.word	0x55555555
 8003454:	3fd55555 	.word	0x3fd55555
 8003458:	54442d18 	.word	0x54442d18
 800345c:	401921fb 	.word	0x401921fb
 8003460:	3e4ccccd 	.word	0x3e4ccccd
 8003464:	0800fe3c 	.word	0x0800fe3c
 8003468:	200006cc 	.word	0x200006cc
 800346c:	43fa0000 	.word	0x43fa0000
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 8003470:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 8003474:	ee07 3a90 	vmov	s15, r3
 8003478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800347c:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 800346c <MotorController_runCalibrationSequence+0x234>
 8003480:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003484:	ee16 0a90 	vmov	r0, s13
 8003488:	f7fd f886 	bl	8000598 <__aeabi_f2d>
 800348c:	a3a2      	add	r3, pc, #648	; (adr r3, 8003718 <MotorController_runCalibrationSequence+0x4e0>)
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f7fd f8d9 	bl	8000648 <__aeabi_dmul>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4610      	mov	r0, r2
 800349c:	4619      	mov	r1, r3
 800349e:	f7fd fbab 	bl	8000bf8 <__aeabi_d2f>
 80034a2:	4603      	mov	r3, r0
 80034a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80034a8:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 80034ac:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7ff fbdd 	bl	8002c70 <MotorController_setFluxAngle>
    HAL_Delay(2);
 80034b6:	2002      	movs	r0, #2
 80034b8:	f001 fee2 	bl	8005280 <HAL_Delay>
  for (int16_t i=500; i>=0; i-=1) {
 80034bc:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80034c8:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	dacf      	bge.n	8003470 <MotorController_runCalibrationSequence+0x238>
  }

  flux_angle_setpoint = 0;
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80034d8:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 80034dc:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff fbc5 	bl	8002c70 <MotorController_setFluxAngle>
  HAL_Delay(500);
 80034e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034ea:	f001 fec9 	bl	8005280 <HAL_Delay>

  start_position = 0.5 * Encoder_getPosition(&controller->encoder) + 0.5 * start_position;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fe fb0c 	bl	8001b0e <Encoder_getPosition>
 80034f6:	ee10 3a10 	vmov	r3, s0
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fd f84c 	bl	8000598 <__aeabi_f2d>
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	4b86      	ldr	r3, [pc, #536]	; (8003720 <MotorController_runCalibrationSequence+0x4e8>)
 8003506:	f7fd f89f 	bl	8000648 <__aeabi_dmul>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4614      	mov	r4, r2
 8003510:	461d      	mov	r5, r3
 8003512:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8003516:	f7fd f83f 	bl	8000598 <__aeabi_f2d>
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	4b80      	ldr	r3, [pc, #512]	; (8003720 <MotorController_runCalibrationSequence+0x4e8>)
 8003520:	f7fd f892 	bl	8000648 <__aeabi_dmul>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4620      	mov	r0, r4
 800352a:	4629      	mov	r1, r5
 800352c:	f7fc fed6 	bl	80002dc <__adddf3>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4610      	mov	r0, r2
 8003536:	4619      	mov	r1, r3
 8003538:	f7fd fb5e 	bl	8000bf8 <__aeabi_d2f>
 800353c:	4603      	mov	r3, r0
 800353e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HAL_Delay(500);
 8003542:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003546:	f001 fe9b 	bl	8005280 <HAL_Delay>

  // release motor
  PowerStage_disable(&controller->powerstage);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	332c      	adds	r3, #44	; 0x2c
 800354e:	4618      	mov	r0, r3
 8003550:	f001 f802 	bl	8004558 <PowerStage_disable>

  controller->current_controller.v_alpha_target = prev_v_alpha_target;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800355a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  controller->current_controller.v_beta_target = prev_v_beta_target;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003564:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  float delta_position = end_position - start_position;
 8003568:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800356c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003570:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003574:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c

  {
    char str[128];
    sprintf(str, "initial encoder angle: %f\r\n", start_position);
 8003578:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800357c:	f7fd f80c 	bl	8000598 <__aeabi_f2d>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	f107 000c 	add.w	r0, r7, #12
 8003588:	4966      	ldr	r1, [pc, #408]	; (8003724 <MotorController_runCalibrationSequence+0x4ec>)
 800358a:	f009 fb11 	bl	800cbb0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 800358e:	f107 030c 	add.w	r3, r7, #12
 8003592:	4618      	mov	r0, r3
 8003594:	f7fc fe44 	bl	8000220 <strlen>
 8003598:	4603      	mov	r3, r0
 800359a:	b29a      	uxth	r2, r3
 800359c:	f107 010c 	add.w	r1, r7, #12
 80035a0:	230a      	movs	r3, #10
 80035a2:	4861      	ldr	r0, [pc, #388]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 80035a4:	f008 f84d 	bl	800b642 <HAL_UART_Transmit>
    sprintf(str, "end encoder angle: %f\r\n", end_position);
 80035a8:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80035ac:	f7fc fff4 	bl	8000598 <__aeabi_f2d>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	f107 000c 	add.w	r0, r7, #12
 80035b8:	495c      	ldr	r1, [pc, #368]	; (800372c <MotorController_runCalibrationSequence+0x4f4>)
 80035ba:	f009 faf9 	bl	800cbb0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 80035be:	f107 030c 	add.w	r3, r7, #12
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fc fe2c 	bl	8000220 <strlen>
 80035c8:	4603      	mov	r3, r0
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	f107 010c 	add.w	r1, r7, #12
 80035d0:	230a      	movs	r3, #10
 80035d2:	4855      	ldr	r0, [pc, #340]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 80035d4:	f008 f835 	bl	800b642 <HAL_UART_Transmit>
    sprintf(str, "delta angle: %f\r\n", delta_position);
 80035d8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80035dc:	f7fc ffdc 	bl	8000598 <__aeabi_f2d>
 80035e0:	4602      	mov	r2, r0
 80035e2:	460b      	mov	r3, r1
 80035e4:	f107 000c 	add.w	r0, r7, #12
 80035e8:	4951      	ldr	r1, [pc, #324]	; (8003730 <MotorController_runCalibrationSequence+0x4f8>)
 80035ea:	f009 fae1 	bl	800cbb0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 80035ee:	f107 030c 	add.w	r3, r7, #12
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fc fe14 	bl	8000220 <strlen>
 80035f8:	4603      	mov	r3, r0
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	f107 010c 	add.w	r1, r7, #12
 8003600:	230a      	movs	r3, #10
 8003602:	4849      	ldr	r0, [pc, #292]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 8003604:	f008 f81d 	bl	800b642 <HAL_UART_Transmit>
  }


  if (fabsf(delta_position) < 0.1) {
 8003608:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800360c:	eef0 7ae7 	vabs.f32	s15, s15
 8003610:	ee17 0a90 	vmov	r0, s15
 8003614:	f7fc ffc0 	bl	8000598 <__aeabi_f2d>
 8003618:	a33d      	add	r3, pc, #244	; (adr r3, 8003710 <MotorController_runCalibrationSequence+0x4d8>)
 800361a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361e:	f7fd fa85 	bl	8000b2c <__aeabi_dcmplt>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <MotorController_runCalibrationSequence+0x3fc>
    // motor did not rotate
    HAL_UART_Transmit(&huart3, (uint8_t *)"ERROR: motor not rotating\r\n", strlen("ERROR: motor not rotating\r\n"), 10);
 8003628:	230a      	movs	r3, #10
 800362a:	221b      	movs	r2, #27
 800362c:	4941      	ldr	r1, [pc, #260]	; (8003734 <MotorController_runCalibrationSequence+0x4fc>)
 800362e:	483e      	ldr	r0, [pc, #248]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 8003630:	f008 f807 	bl	800b642 <HAL_UART_Transmit>
  }

  if (fabsf(fabsf(delta_position)*controller->motor.pole_pairs-(2*M_PI)) > 0.5f) {
 8003634:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003638:	eeb0 7ae7 	vabs.f32	s14, s15
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003640:	ee07 3a90 	vmov	s15, r3
 8003644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364c:	ee17 0a90 	vmov	r0, s15
 8003650:	f7fc ffa2 	bl	8000598 <__aeabi_f2d>
 8003654:	a330      	add	r3, pc, #192	; (adr r3, 8003718 <MotorController_runCalibrationSequence+0x4e0>)
 8003656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365a:	f7fc fe3d 	bl	80002d8 <__aeabi_dsub>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	4610      	mov	r0, r2
 8003664:	4619      	mov	r1, r3
 8003666:	f7fd fac7 	bl	8000bf8 <__aeabi_d2f>
 800366a:	ee07 0a90 	vmov	s15, r0
 800366e:	eef0 7ae7 	vabs.f32	s15, s15
 8003672:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800367a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367e:	dd05      	ble.n	800368c <MotorController_runCalibrationSequence+0x454>
    HAL_UART_Transmit(&huart3, (uint8_t *)"ERROR: motor pole pair mismatch\r\n", strlen("ERROR: motor pole pair mismatch\r\n"), 10);
 8003680:	230a      	movs	r3, #10
 8003682:	2221      	movs	r2, #33	; 0x21
 8003684:	492c      	ldr	r1, [pc, #176]	; (8003738 <MotorController_runCalibrationSequence+0x500>)
 8003686:	4828      	ldr	r0, [pc, #160]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 8003688:	f007 ffdb 	bl	800b642 <HAL_UART_Transmit>
  }


  // set electrical angle
  controller->motor.flux_angle_offset = wrapTo2Pi(start_position * controller->motor.pole_pairs);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003698:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800369c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036a0:	eeb0 0a67 	vmov.f32	s0, s15
 80036a4:	f7ff f90c 	bl	80028c0 <wrapTo2Pi>
 80036a8:	eef0 7a40 	vmov.f32	s15, s0
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

  {
    char str[128];
    sprintf(str, "offset angle: %f\r\n", controller->motor.flux_angle_offset);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fc ff6e 	bl	8000598 <__aeabi_f2d>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	f107 000c 	add.w	r0, r7, #12
 80036c4:	491d      	ldr	r1, [pc, #116]	; (800373c <MotorController_runCalibrationSequence+0x504>)
 80036c6:	f009 fa73 	bl	800cbb0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 80036ca:	f107 030c 	add.w	r3, r7, #12
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fc fda6 	bl	8000220 <strlen>
 80036d4:	4603      	mov	r3, r0
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	f107 010c 	add.w	r1, r7, #12
 80036dc:	230a      	movs	r3, #10
 80036de:	4812      	ldr	r0, [pc, #72]	; (8003728 <MotorController_runCalibrationSequence+0x4f0>)
 80036e0:	f007 ffaf 	bl	800b642 <HAL_UART_Transmit>
  }

  MotorController_storeConfig(controller);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff fb85 	bl	8002df4 <MotorController_storeConfig>

  HAL_Delay(1000);
 80036ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036ee:	f001 fdc7 	bl	8005280 <HAL_Delay>

  MotorController_setMode(controller, MODE_IDLE);
 80036f2:	2101      	movs	r1, #1
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f7ff fa17 	bl	8002b28 <MotorController_setMode>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);    // green LED
 80036fa:	2201      	movs	r2, #1
 80036fc:	2110      	movs	r1, #16
 80036fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003702:	f004 fc71 	bl	8007fe8 <HAL_GPIO_WritePin>
}
 8003706:	bf00      	nop
 8003708:	37b0      	adds	r7, #176	; 0xb0
 800370a:	46bd      	mov	sp, r7
 800370c:	bdb0      	pop	{r4, r5, r7, pc}
 800370e:	bf00      	nop
 8003710:	9999999a 	.word	0x9999999a
 8003714:	3fb99999 	.word	0x3fb99999
 8003718:	54442d18 	.word	0x54442d18
 800371c:	401921fb 	.word	0x401921fb
 8003720:	3fe00000 	.word	0x3fe00000
 8003724:	0800fe5c 	.word	0x0800fe5c
 8003728:	200006cc 	.word	0x200006cc
 800372c:	0800fe78 	.word	0x0800fe78
 8003730:	0800fe90 	.word	0x0800fe90
 8003734:	0800fea4 	.word	0x0800fea4
 8003738:	0800fec0 	.word	0x0800fec0
 800373c:	0800fee4 	.word	0x0800fee4

08003740 <MotorController_handleCANMessage>:

void MotorController_handleCANMessage(MotorController *controller, CAN_Frame *rx_frame) {
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint16_t device_id = (rx_frame->id) & 0b1111;
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	b29b      	uxth	r3, r3
 8003750:	f003 030f 	and.w	r3, r3, #15
 8003754:	83fb      	strh	r3, [r7, #30]
  if (device_id && device_id != controller->device_id) {
 8003756:	8bfb      	ldrh	r3, [r7, #30]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <MotorController_handleCANMessage+0x2c>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8003762:	b29b      	uxth	r3, r3
 8003764:	8bfa      	ldrh	r2, [r7, #30]
 8003766:	429a      	cmp	r2, r3
 8003768:	f040 85c6 	bne.w	80042f8 <MotorController_handleCANMessage+0xbb8>
    return;
  }

  uint16_t func_id = (rx_frame->id) >> 4;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	83bb      	strh	r3, [r7, #28]
  uint8_t is_get_request = rx_frame->frame_type == CAN_FRAME_REMOTE || rx_frame->size == 0;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	795b      	ldrb	r3, [r3, #5]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <MotorController_handleCANMessage+0x44>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	88db      	ldrh	r3, [r3, #6]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <MotorController_handleCANMessage+0x48>
 8003784:	2301      	movs	r3, #1
 8003786:	e000      	b.n	800378a <MotorController_handleCANMessage+0x4a>
 8003788:	2300      	movs	r3, #0
 800378a:	76fb      	strb	r3, [r7, #27]

  if (is_get_request) {
 800378c:	7efb      	ldrb	r3, [r7, #27]
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 83b9 	beq.w	8003f06 <MotorController_handleCANMessage+0x7c6>
    CAN_Frame tx_frame;

    tx_frame.id = rx_frame->id;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	60bb      	str	r3, [r7, #8]
    tx_frame.id_type = CAN_ID_STANDARD;
 800379a:	2300      	movs	r3, #0
 800379c:	733b      	strb	r3, [r7, #12]
    tx_frame.frame_type = CAN_FRAME_DATA;
 800379e:	2301      	movs	r3, #1
 80037a0:	737b      	strb	r3, [r7, #13]
    tx_frame.size = 8;
 80037a2:	2308      	movs	r3, #8
 80037a4:	81fb      	strh	r3, [r7, #14]

    switch (func_id) {
 80037a6:	8bbb      	ldrh	r3, [r7, #28]
 80037a8:	2b7f      	cmp	r3, #127	; 0x7f
 80037aa:	f200 83a5 	bhi.w	8003ef8 <MotorController_handleCANMessage+0x7b8>
 80037ae:	a201      	add	r2, pc, #4	; (adr r2, 80037b4 <MotorController_handleCANMessage+0x74>)
 80037b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b4:	080039b5 	.word	0x080039b5
 80037b8:	080039c7 	.word	0x080039c7
 80037bc:	080039d5 	.word	0x080039d5
 80037c0:	080039e5 	.word	0x080039e5
 80037c4:	08003ef9 	.word	0x08003ef9
 80037c8:	08003ef9 	.word	0x08003ef9
 80037cc:	08003a01 	.word	0x08003a01
 80037d0:	08003ef9 	.word	0x08003ef9
 80037d4:	08003ef9 	.word	0x08003ef9
 80037d8:	08003ef9 	.word	0x08003ef9
 80037dc:	08003ef9 	.word	0x08003ef9
 80037e0:	08003ef9 	.word	0x08003ef9
 80037e4:	08003ef9 	.word	0x08003ef9
 80037e8:	08003ef9 	.word	0x08003ef9
 80037ec:	08003ef9 	.word	0x08003ef9
 80037f0:	08003ef9 	.word	0x08003ef9
 80037f4:	08003a11 	.word	0x08003a11
 80037f8:	08003a23 	.word	0x08003a23
 80037fc:	08003a35 	.word	0x08003a35
 8003800:	08003a47 	.word	0x08003a47
 8003804:	08003a63 	.word	0x08003a63
 8003808:	08003a75 	.word	0x08003a75
 800380c:	08003a87 	.word	0x08003a87
 8003810:	08003a99 	.word	0x08003a99
 8003814:	08003ef9 	.word	0x08003ef9
 8003818:	08003ef9 	.word	0x08003ef9
 800381c:	08003ef9 	.word	0x08003ef9
 8003820:	08003ef9 	.word	0x08003ef9
 8003824:	08003ef9 	.word	0x08003ef9
 8003828:	08003ef9 	.word	0x08003ef9
 800382c:	08003ef9 	.word	0x08003ef9
 8003830:	08003ef9 	.word	0x08003ef9
 8003834:	08003aab 	.word	0x08003aab
 8003838:	08003acb 	.word	0x08003acb
 800383c:	08003aff 	.word	0x08003aff
 8003840:	08003b33 	.word	0x08003b33
 8003844:	08003ef9 	.word	0x08003ef9
 8003848:	08003ef9 	.word	0x08003ef9
 800384c:	08003ef9 	.word	0x08003ef9
 8003850:	08003ef9 	.word	0x08003ef9
 8003854:	08003ef9 	.word	0x08003ef9
 8003858:	08003ef9 	.word	0x08003ef9
 800385c:	08003ef9 	.word	0x08003ef9
 8003860:	08003ef9 	.word	0x08003ef9
 8003864:	08003ef9 	.word	0x08003ef9
 8003868:	08003ef9 	.word	0x08003ef9
 800386c:	08003ef9 	.word	0x08003ef9
 8003870:	08003ef9 	.word	0x08003ef9
 8003874:	08003b45 	.word	0x08003b45
 8003878:	08003b57 	.word	0x08003b57
 800387c:	08003b69 	.word	0x08003b69
 8003880:	08003ef9 	.word	0x08003ef9
 8003884:	08003ef9 	.word	0x08003ef9
 8003888:	08003ef9 	.word	0x08003ef9
 800388c:	08003ef9 	.word	0x08003ef9
 8003890:	08003ef9 	.word	0x08003ef9
 8003894:	08003ef9 	.word	0x08003ef9
 8003898:	08003ef9 	.word	0x08003ef9
 800389c:	08003ef9 	.word	0x08003ef9
 80038a0:	08003ef9 	.word	0x08003ef9
 80038a4:	08003ef9 	.word	0x08003ef9
 80038a8:	08003ef9 	.word	0x08003ef9
 80038ac:	08003ef9 	.word	0x08003ef9
 80038b0:	08003ef9 	.word	0x08003ef9
 80038b4:	08003b7b 	.word	0x08003b7b
 80038b8:	08003b8d 	.word	0x08003b8d
 80038bc:	08003bad 	.word	0x08003bad
 80038c0:	08003bcd 	.word	0x08003bcd
 80038c4:	08003bed 	.word	0x08003bed
 80038c8:	08003c0f 	.word	0x08003c0f
 80038cc:	08003c31 	.word	0x08003c31
 80038d0:	08003c55 	.word	0x08003c55
 80038d4:	08003c69 	.word	0x08003c69
 80038d8:	08003c8d 	.word	0x08003c8d
 80038dc:	08003cb1 	.word	0x08003cb1
 80038e0:	08003cd5 	.word	0x08003cd5
 80038e4:	08003cf9 	.word	0x08003cf9
 80038e8:	08003d1d 	.word	0x08003d1d
 80038ec:	08003d41 	.word	0x08003d41
 80038f0:	08003d65 	.word	0x08003d65
 80038f4:	08003d89 	.word	0x08003d89
 80038f8:	08003ef9 	.word	0x08003ef9
 80038fc:	08003ef9 	.word	0x08003ef9
 8003900:	08003ef9 	.word	0x08003ef9
 8003904:	08003ef9 	.word	0x08003ef9
 8003908:	08003ef9 	.word	0x08003ef9
 800390c:	08003ef9 	.word	0x08003ef9
 8003910:	08003ef9 	.word	0x08003ef9
 8003914:	08003ef9 	.word	0x08003ef9
 8003918:	08003ef9 	.word	0x08003ef9
 800391c:	08003ef9 	.word	0x08003ef9
 8003920:	08003ef9 	.word	0x08003ef9
 8003924:	08003ef9 	.word	0x08003ef9
 8003928:	08003ef9 	.word	0x08003ef9
 800392c:	08003ef9 	.word	0x08003ef9
 8003930:	08003ef9 	.word	0x08003ef9
 8003934:	08003dad 	.word	0x08003dad
 8003938:	08003dd1 	.word	0x08003dd1
 800393c:	08003de5 	.word	0x08003de5
 8003940:	08003e09 	.word	0x08003e09
 8003944:	08003e2d 	.word	0x08003e2d
 8003948:	08003e51 	.word	0x08003e51
 800394c:	08003e75 	.word	0x08003e75
 8003950:	08003e89 	.word	0x08003e89
 8003954:	08003ead 	.word	0x08003ead
 8003958:	08003ec1 	.word	0x08003ec1
 800395c:	08003ee5 	.word	0x08003ee5
 8003960:	08003ef9 	.word	0x08003ef9
 8003964:	08003ef9 	.word	0x08003ef9
 8003968:	08003ef9 	.word	0x08003ef9
 800396c:	08003ef9 	.word	0x08003ef9
 8003970:	08003ef9 	.word	0x08003ef9
 8003974:	08003ef9 	.word	0x08003ef9
 8003978:	08003ef9 	.word	0x08003ef9
 800397c:	08003ef9 	.word	0x08003ef9
 8003980:	08003ef9 	.word	0x08003ef9
 8003984:	08003ef9 	.word	0x08003ef9
 8003988:	08003ef9 	.word	0x08003ef9
 800398c:	08003ef9 	.word	0x08003ef9
 8003990:	08003ef9 	.word	0x08003ef9
 8003994:	08003ef9 	.word	0x08003ef9
 8003998:	08003ef9 	.word	0x08003ef9
 800399c:	08003ef9 	.word	0x08003ef9
 80039a0:	08003ef9 	.word	0x08003ef9
 80039a4:	08003ef9 	.word	0x08003ef9
 80039a8:	08003ef9 	.word	0x08003ef9
 80039ac:	08003ef9 	.word	0x08003ef9
 80039b0:	080039f3 	.word	0x080039f3
      case CAN_ID_ESTOP:
        MotorController_setMode(controller, MODE_DISABLED);
 80039b4:	2100      	movs	r1, #0
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7ff f8b6 	bl	8002b28 <MotorController_setMode>
        tx_frame.size = 1;
 80039bc:	2301      	movs	r3, #1
 80039be:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = 0xAC;
 80039c0:	23ac      	movs	r3, #172	; 0xac
 80039c2:	743b      	strb	r3, [r7, #16]
        break;
 80039c4:	e298      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ID:
        tx_frame.size = 1;
 80039c6:	2301      	movs	r3, #1
 80039c8:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = controller->device_id;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80039d0:	743b      	strb	r3, [r7, #16]
        break;
 80039d2:	e291      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_VERSION:
        tx_frame.size = 1;
 80039d4:	2301      	movs	r3, #1
 80039d6:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = controller->firmware_version;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	743b      	strb	r3, [r7, #16]
        break;
 80039e2:	e289      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_SAFETY:
        tx_frame.size = 1;
 80039e4:	2301      	movs	r3, #1
 80039e6:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = controller->error;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 3125 	ldrb.w	r3, [r3, #293]	; 0x125
 80039ee:	743b      	strb	r3, [r7, #16]
        break;
 80039f0:	e282      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_PING:
        tx_frame.size = 1;
 80039f2:	2301      	movs	r3, #1
 80039f4:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = controller->device_id;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80039fc:	743b      	strb	r3, [r7, #16]
        break;
 80039fe:	e27b      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_MODE:
        tx_frame.size = 1;
 8003a00:	2301      	movs	r3, #1
 8003a02:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = MotorController_getMode(controller);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff f881 	bl	8002b0c <MotorController_getMode>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	743b      	strb	r3, [r7, #16]
        break;
 8003a0e:	e273      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_CPR:
        tx_frame.size = 4;
 8003a10:	2304      	movs	r3, #4
 8003a12:	81fb      	strh	r3, [r7, #14]
        *((uint32_t *)tx_frame.data) = controller->encoder.cpr;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68da      	ldr	r2, [r3, #12]
 8003a18:	f107 0308 	add.w	r3, r7, #8
 8003a1c:	3308      	adds	r3, #8
 8003a1e:	601a      	str	r2, [r3, #0]
        break;
 8003a20:	e26a      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_POSITION_OFFSET:
        tx_frame.size = 4;
 8003a22:	2304      	movs	r3, #4
 8003a24:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.position_offset;
 8003a26:	f107 0308 	add.w	r3, r7, #8
 8003a2a:	3308      	adds	r3, #8
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6912      	ldr	r2, [r2, #16]
 8003a30:	601a      	str	r2, [r3, #0]
        break;
 8003a32:	e261      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_VELOCITY_FILTER_ALPHA:
        tx_frame.size = 4;
 8003a34:	2304      	movs	r3, #4
 8003a36:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.velocity_filter_alpha;
 8003a38:	f107 0308 	add.w	r3, r7, #8
 8003a3c:	3308      	adds	r3, #8
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6952      	ldr	r2, [r2, #20]
 8003a42:	601a      	str	r2, [r3, #0]
        break;
 8003a44:	e258      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_N_ROTATIONS:
        tx_frame.size = 4;
 8003a46:	2304      	movs	r3, #4
 8003a48:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.n_rotations;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699a      	ldr	r2, [r3, #24]
 8003a4e:	f107 0308 	add.w	r3, r7, #8
 8003a52:	3308      	adds	r3, #8
 8003a54:	ee07 2a90 	vmov	s15, r2
 8003a58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a5c:	edc3 7a00 	vstr	s15, [r3]
        break;
 8003a60:	e24a      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_POSITION_RELATIVE:
        tx_frame.size = 4;
 8003a62:	2304      	movs	r3, #4
 8003a64:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.position_relative;
 8003a66:	f107 0308 	add.w	r3, r7, #8
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	69d2      	ldr	r2, [r2, #28]
 8003a70:	601a      	str	r2, [r3, #0]
        break;
 8003a72:	e241      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_POSITION_RAW:
        tx_frame.size = 4;
 8003a74:	2304      	movs	r3, #4
 8003a76:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.position_raw;
 8003a78:	f107 0308 	add.w	r3, r7, #8
 8003a7c:	3308      	adds	r3, #8
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6a12      	ldr	r2, [r2, #32]
 8003a82:	601a      	str	r2, [r3, #0]
        break;
 8003a84:	e238      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_POSITION:
        tx_frame.size = 4;
 8003a86:	2304      	movs	r3, #4
 8003a88:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.position;
 8003a8a:	f107 0308 	add.w	r3, r7, #8
 8003a8e:	3308      	adds	r3, #8
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a94:	601a      	str	r2, [r3, #0]
        break;
 8003a96:	e22f      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_ENCODER_VELOCITY:
        tx_frame.size = 4;
 8003a98:	2304      	movs	r3, #4
 8003a9a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->encoder.velocity;
 8003a9c:	f107 0308 	add.w	r3, r7, #8
 8003aa0:	3308      	adds	r3, #8
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003aa6:	601a      	str	r2, [r3, #0]
        break;
 8003aa8:	e226      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POWERSTAGE_VOLTAGE_THREASHOLD:
        tx_frame.size = 8;
 8003aaa:	2308      	movs	r3, #8
 8003aac:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->powerstage.undervoltage_threshold;
 8003aae:	f107 0308 	add.w	r3, r7, #8
 8003ab2:	3308      	adds	r3, #8
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ab8:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->powerstage.overvoltage_threshold;
 8003aba:	f107 0308 	add.w	r3, r7, #8
 8003abe:	3308      	adds	r3, #8
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003ac6:	601a      	str	r2, [r3, #0]
        break;
 8003ac8:	e216      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POWERSTAGE_ADC_READING_RAW_A_B_C:
        tx_frame.size = 6;
 8003aca:	2306      	movs	r3, #6
 8003acc:	81fb      	strh	r3, [r7, #14]
        *((uint16_t *)tx_frame.data) = controller->powerstage.adc_reading_raw[0];
 8003ace:	f107 0308 	add.w	r3, r7, #8
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8003ada:	801a      	strh	r2, [r3, #0]
        *((uint16_t *)tx_frame.data + 1) = controller->powerstage.adc_reading_raw[1];
 8003adc:	f107 0308 	add.w	r3, r7, #8
 8003ae0:	3308      	adds	r3, #8
 8003ae2:	3302      	adds	r3, #2
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8003aea:	801a      	strh	r2, [r3, #0]
        *((uint16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_raw[2];
 8003aec:	f107 0308 	add.w	r3, r7, #8
 8003af0:	3308      	adds	r3, #8
 8003af2:	3304      	adds	r3, #4
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8003afa:	801a      	strh	r2, [r3, #0]
        break;
 8003afc:	e1fc      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POWERSTAGE_ADC_READING_OFFSET_A_B_C:
        tx_frame.size = 6;
 8003afe:	2306      	movs	r3, #6
 8003b00:	81fb      	strh	r3, [r7, #14]
        *((int16_t *)tx_frame.data) = controller->powerstage.adc_reading_offset[0];
 8003b02:	f107 0308 	add.w	r3, r7, #8
 8003b06:	3308      	adds	r3, #8
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	f9b2 2046 	ldrsh.w	r2, [r2, #70]	; 0x46
 8003b0e:	801a      	strh	r2, [r3, #0]
        *((int16_t *)tx_frame.data + 1) = controller->powerstage.adc_reading_offset[1];
 8003b10:	f107 0308 	add.w	r3, r7, #8
 8003b14:	3308      	adds	r3, #8
 8003b16:	3302      	adds	r3, #2
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	f9b2 2048 	ldrsh.w	r2, [r2, #72]	; 0x48
 8003b1e:	801a      	strh	r2, [r3, #0]
        *((int16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_offset[2];
 8003b20:	f107 0308 	add.w	r3, r7, #8
 8003b24:	3308      	adds	r3, #8
 8003b26:	3304      	adds	r3, #4
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	f9b2 204a 	ldrsh.w	r2, [r2, #74]	; 0x4a
 8003b2e:	801a      	strh	r2, [r3, #0]
        break;
 8003b30:	e1e2      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POWERSTAGE_BUS_VOLTAGE:
        tx_frame.size = 4;
 8003b32:	2304      	movs	r3, #4
 8003b34:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->powerstage.bus_voltage_measured;
 8003b36:	f107 0308 	add.w	r3, r7, #8
 8003b3a:	3308      	adds	r3, #8
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003b40:	601a      	str	r2, [r3, #0]
        break;
 8003b42:	e1d9      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_MOTOR_POLE_PAIRS:
        tx_frame.size = 4;
 8003b44:	2304      	movs	r3, #4
 8003b46:	81fb      	strh	r3, [r7, #14]
        *((uint32_t *)tx_frame.data) = controller->motor.pole_pairs;
 8003b48:	f107 0308 	add.w	r3, r7, #8
 8003b4c:	3308      	adds	r3, #8
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b52:	601a      	str	r2, [r3, #0]
        break;
 8003b54:	e1d0      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_MOTOR_KV_RATING:
        tx_frame.size = 4;
 8003b56:	2304      	movs	r3, #4
 8003b58:	81fb      	strh	r3, [r7, #14]
        *((uint32_t *)tx_frame.data) = controller->motor.kv_rating;
 8003b5a:	f107 0308 	add.w	r3, r7, #8
 8003b5e:	3308      	adds	r3, #8
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003b64:	601a      	str	r2, [r3, #0]
        break;
 8003b66:	e1c7      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_MOTOR_FLUX_ANGLE_OFFSET:
        tx_frame.size = 4;
 8003b68:	2304      	movs	r3, #4
 8003b6a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->motor.flux_angle_offset;
 8003b6c:	f107 0308 	add.w	r3, r7, #8
 8003b70:	3308      	adds	r3, #8
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003b76:	601a      	str	r2, [r3, #0]
        break;
 8003b78:	e1be      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_CURRENT_FILTER_ALPHA:
        tx_frame.size = 4;
 8003b7a:	2304      	movs	r3, #4
 8003b7c:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.current_filter_alpha;
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	3308      	adds	r3, #8
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b88:	601a      	str	r2, [r3, #0]
        break;
 8003b8a:	e1b5      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_KP_KI:
        tx_frame.size = 8;
 8003b8c:	2308      	movs	r3, #8
 8003b8e:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_q_kp;
 8003b90:	f107 0308 	add.w	r3, r7, #8
 8003b94:	3308      	adds	r3, #8
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003b9a:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_q_ki;
 8003b9c:	f107 0308 	add.w	r3, r7, #8
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003ba8:	601a      	str	r2, [r3, #0]
        break;
 8003baa:	e1a5      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_D_KP_KI:
        tx_frame.size = 8;
 8003bac:	2308      	movs	r3, #8
 8003bae:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_d_kp;
 8003bb0:	f107 0308 	add.w	r3, r7, #8
 8003bb4:	3308      	adds	r3, #8
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003bba:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_ki;
 8003bbc:	f107 0308 	add.w	r3, r7, #8
 8003bc0:	3308      	adds	r3, #8
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003bc8:	601a      	str	r2, [r3, #0]
        break;
 8003bca:	e195      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_A_TARGET_I_A_MEASURED:
        tx_frame.size = 8;
 8003bcc:	2308      	movs	r3, #8
 8003bce:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_a_target;
 8003bd0:	f107 0308 	add.w	r3, r7, #8
 8003bd4:	3308      	adds	r3, #8
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003bda:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_a_measured;
 8003bdc:	f107 0308 	add.w	r3, r7, #8
 8003be0:	3308      	adds	r3, #8
 8003be2:	3304      	adds	r3, #4
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003be8:	601a      	str	r2, [r3, #0]
        break;
 8003bea:	e185      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_B_TARGET_I_B_MEASURED:
        tx_frame.size = 8;
 8003bec:	2308      	movs	r3, #8
 8003bee:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_b_target;
 8003bf0:	f107 0308 	add.w	r3, r7, #8
 8003bf4:	3308      	adds	r3, #8
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003bfa:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_b_measured;
 8003bfc:	f107 0308 	add.w	r3, r7, #8
 8003c00:	3308      	adds	r3, #8
 8003c02:	3304      	adds	r3, #4
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8003c0a:	601a      	str	r2, [r3, #0]
        break;
 8003c0c:	e174      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_C_TARGET_I_C_MEASURED:
        tx_frame.size = 8;
 8003c0e:	2308      	movs	r3, #8
 8003c10:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_c_target;
 8003c12:	f107 0308 	add.w	r3, r7, #8
 8003c16:	3308      	adds	r3, #8
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003c1c:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_c_measured;
 8003c1e:	f107 0308 	add.w	r3, r7, #8
 8003c22:	3308      	adds	r3, #8
 8003c24:	3304      	adds	r3, #4
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
 8003c2c:	601a      	str	r2, [r3, #0]
        break;
 8003c2e:	e163      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_A_V_B_SETPOINT:
        tx_frame.size = 8;
 8003c30:	2308      	movs	r3, #8
 8003c32:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_a_setpoint;
 8003c34:	f107 0308 	add.w	r3, r7, #8
 8003c38:	3308      	adds	r3, #8
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003c40:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_b_setpoint;
 8003c42:	f107 0308 	add.w	r3, r7, #8
 8003c46:	3308      	adds	r3, #8
 8003c48:	3304      	adds	r3, #4
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8003c50:	601a      	str	r2, [r3, #0]
        break;
 8003c52:	e151      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_C_SETPOINT:
        tx_frame.size = 4;
 8003c54:	2304      	movs	r3, #4
 8003c56:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_c_setpoint;
 8003c58:	f107 0308 	add.w	r3, r7, #8
 8003c5c:	3308      	adds	r3, #8
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003c64:	601a      	str	r2, [r3, #0]
        break;
 8003c66:	e147      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_ALPHA_TARGET_I_ALPHA_MEASURED:
        tx_frame.size = 8;
 8003c68:	2308      	movs	r3, #8
 8003c6a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_alpha_target;
 8003c6c:	f107 0308 	add.w	r3, r7, #8
 8003c70:	3308      	adds	r3, #8
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8003c78:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_alpha_measured;
 8003c7a:	f107 0308 	add.w	r3, r7, #8
 8003c7e:	3308      	adds	r3, #8
 8003c80:	3304      	adds	r3, #4
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 8003c88:	601a      	str	r2, [r3, #0]
        break;
 8003c8a:	e135      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_BETA_TARGET_I_BETA_MEASURED:
        tx_frame.size = 8;
 8003c8c:	2308      	movs	r3, #8
 8003c8e:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_beta_target;
 8003c90:	f107 0308 	add.w	r3, r7, #8
 8003c94:	3308      	adds	r3, #8
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 8003c9c:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_beta_measured;
 8003c9e:	f107 0308 	add.w	r3, r7, #8
 8003ca2:	3308      	adds	r3, #8
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8003cac:	601a      	str	r2, [r3, #0]
        break;
 8003cae:	e123      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_ALPHA_V_BETA_SETPOINT:
        tx_frame.size = 8;
 8003cb0:	2308      	movs	r3, #8
 8003cb2:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_alpha_setpoint;
 8003cb4:	f107 0308 	add.w	r3, r7, #8
 8003cb8:	3308      	adds	r3, #8
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8003cc0:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_beta_setpoint;
 8003cc2:	f107 0308 	add.w	r3, r7, #8
 8003cc6:	3308      	adds	r3, #8
 8003cc8:	3304      	adds	r3, #4
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 8003cd0:	601a      	str	r2, [r3, #0]
        break;
 8003cd2:	e111      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_Q_V_D_TARGET:
        tx_frame.size = 8;
 8003cd4:	2308      	movs	r3, #8
 8003cd6:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_q_target;
 8003cd8:	f107 0308 	add.w	r3, r7, #8
 8003cdc:	3308      	adds	r3, #8
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	f8d2 20ac 	ldr.w	r2, [r2, #172]	; 0xac
 8003ce4:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_d_target;
 8003ce6:	f107 0308 	add.w	r3, r7, #8
 8003cea:	3308      	adds	r3, #8
 8003cec:	3304      	adds	r3, #4
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8003cf4:	601a      	str	r2, [r3, #0]
        break;
 8003cf6:	e0ff      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_V_Q_V_D_SETPOINT:
        tx_frame.size = 8;
 8003cf8:	2308      	movs	r3, #8
 8003cfa:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_q_setpoint;
 8003cfc:	f107 0308 	add.w	r3, r7, #8
 8003d00:	3308      	adds	r3, #8
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	f8d2 20b4 	ldr.w	r2, [r2, #180]	; 0xb4
 8003d08:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_d_setpoint;
 8003d0a:	f107 0308 	add.w	r3, r7, #8
 8003d0e:	3308      	adds	r3, #8
 8003d10:	3304      	adds	r3, #4
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 8003d18:	601a      	str	r2, [r3, #0]
        break;
 8003d1a:	e0ed      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_TARGET_MEASURED:
        tx_frame.size = 8;
 8003d1c:	2308      	movs	r3, #8
 8003d1e:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_q_target;
 8003d20:	f107 0308 	add.w	r3, r7, #8
 8003d24:	3308      	adds	r3, #8
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	f8d2 20bc 	ldr.w	r2, [r2, #188]	; 0xbc
 8003d2c:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_q_measured;
 8003d2e:	f107 0308 	add.w	r3, r7, #8
 8003d32:	3308      	adds	r3, #8
 8003d34:	3304      	adds	r3, #4
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
 8003d3c:	601a      	str	r2, [r3, #0]
        break;
 8003d3e:	e0db      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_D_TARGET_MEASURED:
        tx_frame.size = 8;
 8003d40:	2308      	movs	r3, #8
 8003d42:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_d_target;
 8003d44:	f107 0308 	add.w	r3, r7, #8
 8003d48:	3308      	adds	r3, #8
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
 8003d50:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_measured;
 8003d52:	f107 0308 	add.w	r3, r7, #8
 8003d56:	3308      	adds	r3, #8
 8003d58:	3304      	adds	r3, #4
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	f8d2 20c8 	ldr.w	r2, [r2, #200]	; 0xc8
 8003d60:	601a      	str	r2, [r3, #0]
        break;
 8003d62:	e0c9      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_I_D_SETPOINT:
        tx_frame.size = 8;
 8003d64:	2308      	movs	r3, #8
 8003d66:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_q_setpoint;
 8003d68:	f107 0308 	add.w	r3, r7, #8
 8003d6c:	3308      	adds	r3, #8
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	f8d2 20cc 	ldr.w	r2, [r2, #204]	; 0xcc
 8003d74:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_setpoint;
 8003d76:	f107 0308 	add.w	r3, r7, #8
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	f8d2 20d0 	ldr.w	r2, [r2, #208]	; 0xd0
 8003d84:	601a      	str	r2, [r3, #0]
        break;
 8003d86:	e0b7      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_I_D_INTEGRATOR:
        tx_frame.size = 8;
 8003d88:	2308      	movs	r3, #8
 8003d8a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_q_integrator;
 8003d8c:	f107 0308 	add.w	r3, r7, #8
 8003d90:	3308      	adds	r3, #8
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
 8003d98:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_integrator;
 8003d9a:	f107 0308 	add.w	r3, r7, #8
 8003d9e:	3308      	adds	r3, #8
 8003da0:	3304      	adds	r3, #4
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 8003da8:	601a      	str	r2, [r3, #0]
        break;
 8003daa:	e0a5      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_KP_KI:
        tx_frame.size = 8;
 8003dac:	2308      	movs	r3, #8
 8003dae:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_kp;
 8003db0:	f107 0308 	add.w	r3, r7, #8
 8003db4:	3308      	adds	r3, #8
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 8003dbc:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_ki;
 8003dbe:	f107 0308 	add.w	r3, r7, #8
 8003dc2:	3308      	adds	r3, #8
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	f8d2 20e0 	ldr.w	r2, [r2, #224]	; 0xe0
 8003dcc:	601a      	str	r2, [r3, #0]
        break;
 8003dce:	e093      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_KD:
        tx_frame.size = 4;
 8003dd0:	2304      	movs	r3, #4
 8003dd2:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_kd;
 8003dd4:	f107 0308 	add.w	r3, r7, #8
 8003dd8:	3308      	adds	r3, #8
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	f8d2 20e4 	ldr.w	r2, [r2, #228]	; 0xe4
 8003de0:	601a      	str	r2, [r3, #0]
        break;
 8003de2:	e089      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_TORQUE_LIMIT:
        tx_frame.size = 8;
 8003de4:	2308      	movs	r3, #8
 8003de6:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.torque_limit_lower;
 8003de8:	f107 0308 	add.w	r3, r7, #8
 8003dec:	3308      	adds	r3, #8
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	f8d2 20ec 	ldr.w	r2, [r2, #236]	; 0xec
 8003df4:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.torque_limit_upper;
 8003df6:	f107 0308 	add.w	r3, r7, #8
 8003dfa:	3308      	adds	r3, #8
 8003dfc:	3304      	adds	r3, #4
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	f8d2 20e8 	ldr.w	r2, [r2, #232]	; 0xe8
 8003e04:	601a      	str	r2, [r3, #0]
        break;
 8003e06:	e077      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_VELOCITY_LIMIT:
        tx_frame.size = 8;
 8003e08:	2308      	movs	r3, #8
 8003e0a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.velocity_limit_lower;
 8003e0c:	f107 0308 	add.w	r3, r7, #8
 8003e10:	3308      	adds	r3, #8
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	f8d2 20f4 	ldr.w	r2, [r2, #244]	; 0xf4
 8003e18:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_limit_upper;
 8003e1a:	f107 0308 	add.w	r3, r7, #8
 8003e1e:	3308      	adds	r3, #8
 8003e20:	3304      	adds	r3, #4
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 8003e28:	601a      	str	r2, [r3, #0]
        break;
 8003e2a:	e065      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_POSITION_LIMIT:
        tx_frame.size = 8;
 8003e2c:	2308      	movs	r3, #8
 8003e2e:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_limit_lower;
 8003e30:	f107 0308 	add.w	r3, r7, #8
 8003e34:	3308      	adds	r3, #8
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	f8d2 20fc 	ldr.w	r2, [r2, #252]	; 0xfc
 8003e3c:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_limit_upper;
 8003e3e:	f107 0308 	add.w	r3, r7, #8
 8003e42:	3308      	adds	r3, #8
 8003e44:	3304      	adds	r3, #4
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	f8d2 20f8 	ldr.w	r2, [r2, #248]	; 0xf8
 8003e4c:	601a      	str	r2, [r3, #0]
        break;
 8003e4e:	e053      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_TORQUE_TARGET_MEASURED:
        tx_frame.size = 8;
 8003e50:	2308      	movs	r3, #8
 8003e52:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.torque_target;
 8003e54:	f107 0308 	add.w	r3, r7, #8
 8003e58:	3308      	adds	r3, #8
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
 8003e60:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.torque_measured;
 8003e62:	f107 0308 	add.w	r3, r7, #8
 8003e66:	3308      	adds	r3, #8
 8003e68:	3304      	adds	r3, #4
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
 8003e70:	601a      	str	r2, [r3, #0]
        break;
 8003e72:	e041      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_TORQUE_SETPOINT:
        tx_frame.size = 4;
 8003e74:	2304      	movs	r3, #4
 8003e76:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.torque_setpoint;
 8003e78:	f107 0308 	add.w	r3, r7, #8
 8003e7c:	3308      	adds	r3, #8
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003e84:	601a      	str	r2, [r3, #0]
        break;
 8003e86:	e037      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_VELOCITY_TARGET_MEASURED:
        tx_frame.size = 8;
 8003e88:	2308      	movs	r3, #8
 8003e8a:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.velocity_target;
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	3308      	adds	r3, #8
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8003e98:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_measured;
 8003e9a:	f107 0308 	add.w	r3, r7, #8
 8003e9e:	3308      	adds	r3, #8
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8003ea8:	601a      	str	r2, [r3, #0]
        break;
 8003eaa:	e025      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_VELOCITY_SETPOINT:
        tx_frame.size = 4;
 8003eac:	2304      	movs	r3, #4
 8003eae:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.velocity_setpoint;
 8003eb0:	f107 0308 	add.w	r3, r7, #8
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	f8d2 2114 	ldr.w	r2, [r2, #276]	; 0x114
 8003ebc:	601a      	str	r2, [r3, #0]
        break;
 8003ebe:	e01b      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_POSITION_TARGET_MEASURED:
        tx_frame.size = 8;
 8003ec0:	2308      	movs	r3, #8
 8003ec2:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_target;
 8003ec4:	f107 0308 	add.w	r3, r7, #8
 8003ec8:	3308      	adds	r3, #8
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8003ed0:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_measured;
 8003ed2:	f107 0308 	add.w	r3, r7, #8
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	3304      	adds	r3, #4
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
 8003ee0:	601a      	str	r2, [r3, #0]
        break;
 8003ee2:	e009      	b.n	8003ef8 <MotorController_handleCANMessage+0x7b8>
      case CAN_ID_POSITION_CONTROLLER_POSITION_SETPOINT:
        tx_frame.size = 4;
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_setpoint;
 8003ee8:	f107 0308 	add.w	r3, r7, #8
 8003eec:	3308      	adds	r3, #8
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	f8d2 2120 	ldr.w	r2, [r2, #288]	; 0x120
 8003ef4:	601a      	str	r2, [r3, #0]
        break;
 8003ef6:	bf00      	nop
    }
    CAN_putTxFrame(&hfdcan1, &tx_frame);
 8003ef8:	f107 0308 	add.w	r3, r7, #8
 8003efc:	4619      	mov	r1, r3
 8003efe:	48c4      	ldr	r0, [pc, #784]	; (8004210 <MotorController_handleCANMessage+0xad0>)
 8003f00:	f7fd f9e8 	bl	80012d4 <CAN_putTxFrame>
 8003f04:	e1f9      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
  }
  else {
    switch (func_id) {
 8003f06:	8bbb      	ldrh	r3, [r7, #28]
 8003f08:	2b7e      	cmp	r3, #126	; 0x7e
 8003f0a:	f200 81f6 	bhi.w	80042fa <MotorController_handleCANMessage+0xbba>
 8003f0e:	a201      	add	r2, pc, #4	; (adr r2, 8003f14 <MotorController_handleCANMessage+0x7d4>)
 8003f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f14:	08004111 	.word	0x08004111
 8003f18:	0800411b 	.word	0x0800411b
 8003f1c:	080042fb 	.word	0x080042fb
 8003f20:	080042fb 	.word	0x080042fb
 8003f24:	08004127 	.word	0x08004127
 8003f28:	080042fb 	.word	0x080042fb
 8003f2c:	08004149 	.word	0x08004149
 8003f30:	080042fb 	.word	0x080042fb
 8003f34:	080042fb 	.word	0x080042fb
 8003f38:	080042fb 	.word	0x080042fb
 8003f3c:	080042fb 	.word	0x080042fb
 8003f40:	080042fb 	.word	0x080042fb
 8003f44:	080042fb 	.word	0x080042fb
 8003f48:	080042fb 	.word	0x080042fb
 8003f4c:	080042fb 	.word	0x080042fb
 8003f50:	080042fb 	.word	0x080042fb
 8003f54:	08004157 	.word	0x08004157
 8003f58:	08004165 	.word	0x08004165
 8003f5c:	08004171 	.word	0x08004171
 8003f60:	080042fb 	.word	0x080042fb
 8003f64:	080042fb 	.word	0x080042fb
 8003f68:	080042fb 	.word	0x080042fb
 8003f6c:	080042fb 	.word	0x080042fb
 8003f70:	080042fb 	.word	0x080042fb
 8003f74:	080042fb 	.word	0x080042fb
 8003f78:	080042fb 	.word	0x080042fb
 8003f7c:	080042fb 	.word	0x080042fb
 8003f80:	080042fb 	.word	0x080042fb
 8003f84:	080042fb 	.word	0x080042fb
 8003f88:	080042fb 	.word	0x080042fb
 8003f8c:	080042fb 	.word	0x080042fb
 8003f90:	080042fb 	.word	0x080042fb
 8003f94:	0800417d 	.word	0x0800417d
 8003f98:	080042fb 	.word	0x080042fb
 8003f9c:	080042fb 	.word	0x080042fb
 8003fa0:	080042fb 	.word	0x080042fb
 8003fa4:	080042fb 	.word	0x080042fb
 8003fa8:	080042fb 	.word	0x080042fb
 8003fac:	080042fb 	.word	0x080042fb
 8003fb0:	080042fb 	.word	0x080042fb
 8003fb4:	080042fb 	.word	0x080042fb
 8003fb8:	080042fb 	.word	0x080042fb
 8003fbc:	080042fb 	.word	0x080042fb
 8003fc0:	080042fb 	.word	0x080042fb
 8003fc4:	080042fb 	.word	0x080042fb
 8003fc8:	080042fb 	.word	0x080042fb
 8003fcc:	080042fb 	.word	0x080042fb
 8003fd0:	080042fb 	.word	0x080042fb
 8003fd4:	080042fb 	.word	0x080042fb
 8003fd8:	080042fb 	.word	0x080042fb
 8003fdc:	080042fb 	.word	0x080042fb
 8003fe0:	080042fb 	.word	0x080042fb
 8003fe4:	080042fb 	.word	0x080042fb
 8003fe8:	080042fb 	.word	0x080042fb
 8003fec:	080042fb 	.word	0x080042fb
 8003ff0:	080042fb 	.word	0x080042fb
 8003ff4:	080042fb 	.word	0x080042fb
 8003ff8:	080042fb 	.word	0x080042fb
 8003ffc:	080042fb 	.word	0x080042fb
 8004000:	080042fb 	.word	0x080042fb
 8004004:	080042fb 	.word	0x080042fb
 8004008:	080042fb 	.word	0x080042fb
 800400c:	080042fb 	.word	0x080042fb
 8004010:	080042fb 	.word	0x080042fb
 8004014:	08004195 	.word	0x08004195
 8004018:	080041a1 	.word	0x080041a1
 800401c:	080041b9 	.word	0x080041b9
 8004020:	080041d1 	.word	0x080041d1
 8004024:	080041dd 	.word	0x080041dd
 8004028:	080041e9 	.word	0x080041e9
 800402c:	080042fb 	.word	0x080042fb
 8004030:	080042fb 	.word	0x080042fb
 8004034:	080041f5 	.word	0x080041f5
 8004038:	08004203 	.word	0x08004203
 800403c:	080042fb 	.word	0x080042fb
 8004040:	08004219 	.word	0x08004219
 8004044:	080042fb 	.word	0x080042fb
 8004048:	08004235 	.word	0x08004235
 800404c:	08004243 	.word	0x08004243
 8004050:	080042fb 	.word	0x080042fb
 8004054:	080042fb 	.word	0x080042fb
 8004058:	080042fb 	.word	0x080042fb
 800405c:	080042fb 	.word	0x080042fb
 8004060:	080042fb 	.word	0x080042fb
 8004064:	080042fb 	.word	0x080042fb
 8004068:	080042fb 	.word	0x080042fb
 800406c:	080042fb 	.word	0x080042fb
 8004070:	080042fb 	.word	0x080042fb
 8004074:	080042fb 	.word	0x080042fb
 8004078:	080042fb 	.word	0x080042fb
 800407c:	080042fb 	.word	0x080042fb
 8004080:	080042fb 	.word	0x080042fb
 8004084:	080042fb 	.word	0x080042fb
 8004088:	080042fb 	.word	0x080042fb
 800408c:	080042fb 	.word	0x080042fb
 8004090:	080042fb 	.word	0x080042fb
 8004094:	08004251 	.word	0x08004251
 8004098:	0800426d 	.word	0x0800426d
 800409c:	0800427b 	.word	0x0800427b
 80040a0:	08004297 	.word	0x08004297
 80040a4:	080042b3 	.word	0x080042b3
 80040a8:	080042cf 	.word	0x080042cf
 80040ac:	080042fb 	.word	0x080042fb
 80040b0:	080042dd 	.word	0x080042dd
 80040b4:	080042fb 	.word	0x080042fb
 80040b8:	080042eb 	.word	0x080042eb
 80040bc:	080042fb 	.word	0x080042fb
 80040c0:	080042fb 	.word	0x080042fb
 80040c4:	080042fb 	.word	0x080042fb
 80040c8:	080042fb 	.word	0x080042fb
 80040cc:	080042fb 	.word	0x080042fb
 80040d0:	080042fb 	.word	0x080042fb
 80040d4:	080042fb 	.word	0x080042fb
 80040d8:	080042fb 	.word	0x080042fb
 80040dc:	080042fb 	.word	0x080042fb
 80040e0:	080042fb 	.word	0x080042fb
 80040e4:	080042fb 	.word	0x080042fb
 80040e8:	080042fb 	.word	0x080042fb
 80040ec:	080042fb 	.word	0x080042fb
 80040f0:	080042fb 	.word	0x080042fb
 80040f4:	080042fb 	.word	0x080042fb
 80040f8:	080042fb 	.word	0x080042fb
 80040fc:	080042fb 	.word	0x080042fb
 8004100:	080042fb 	.word	0x080042fb
 8004104:	080042fb 	.word	0x080042fb
 8004108:	080042fb 	.word	0x080042fb
 800410c:	0800413f 	.word	0x0800413f
      case CAN_ID_ESTOP:
        MotorController_setMode(controller, MODE_DISABLED);
 8004110:	2100      	movs	r1, #0
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fe fd08 	bl	8002b28 <MotorController_setMode>
        break;
 8004118:	e0ef      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_ID:
        controller->device_id = *((uint8_t *)rx_frame->data);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	7a1a      	ldrb	r2, [r3, #8]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
        break;
 8004124:	e0e9      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_FLASH:
        if (*((uint8_t *)rx_frame->data)) {
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	7a1b      	ldrb	r3, [r3, #8]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <MotorController_handleCANMessage+0x9f6>
          MotorController_storeConfig(controller);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f7fe fe60 	bl	8002df4 <MotorController_storeConfig>
        }
        else {
          MotorController_loadConfig(controller);
        }
        break;
 8004134:	e0e1      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
          MotorController_loadConfig(controller);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fe fde2 	bl	8002d00 <MotorController_loadConfig>
        break;
 800413c:	e0dd      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_HEARTBEAT:
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 800413e:	4b35      	ldr	r3, [pc, #212]	; (8004214 <MotorController_handleCANMessage+0xad4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8004146:	e0d8      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_MODE:
        MotorController_setMode(controller, (Mode)*((uint8_t *)rx_frame->data));
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	7a1b      	ldrb	r3, [r3, #8]
 800414c:	4619      	mov	r1, r3
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7fe fcea 	bl	8002b28 <MotorController_setMode>
        break;
 8004154:	e0d1      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_ENCODER_CPR:
        controller->encoder.cpr = *((uint32_t *)rx_frame->data);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	461a      	mov	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	60da      	str	r2, [r3, #12]
        break;
 8004162:	e0ca      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_ENCODER_POSITION_OFFSET:
        controller->encoder.position_offset = *((float *)rx_frame->data);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	3308      	adds	r3, #8
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	611a      	str	r2, [r3, #16]
        break;
 800416e:	e0c4      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_ENCODER_VELOCITY_FILTER_ALPHA:
        controller->encoder.velocity_filter_alpha = *((float *)rx_frame->data);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	3308      	adds	r3, #8
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	615a      	str	r2, [r3, #20]
        break;
 800417a:	e0be      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POWERSTAGE_VOLTAGE_THREASHOLD:
        controller->powerstage.undervoltage_threshold = *((float *)rx_frame->data);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	3308      	adds	r3, #8
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	639a      	str	r2, [r3, #56]	; 0x38
        controller->powerstage.overvoltage_threshold = *((float *)rx_frame->data + 1);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	3308      	adds	r3, #8
 800418a:	3304      	adds	r3, #4
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	63da      	str	r2, [r3, #60]	; 0x3c
        break;
 8004192:	e0b2      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_CURRENT_FILTER_ALPHA:
        controller->current_controller.current_filter_alpha = *((float *)rx_frame->data);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	3308      	adds	r3, #8
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800419e:	e0ac      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_KP_KI:
        controller->current_controller.i_q_kp = *((float *)rx_frame->data);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	3308      	adds	r3, #8
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	661a      	str	r2, [r3, #96]	; 0x60
        controller->current_controller.i_q_ki = *((float *)rx_frame->data + 1);
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	3308      	adds	r3, #8
 80041ae:	3304      	adds	r3, #4
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80041b6:	e0a0      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_I_D_KP_KI:
        controller->current_controller.i_d_kp = *((float *)rx_frame->data);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	3308      	adds	r3, #8
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	669a      	str	r2, [r3, #104]	; 0x68
        controller->current_controller.i_d_ki = *((float *)rx_frame->data + 1);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	3308      	adds	r3, #8
 80041c6:	3304      	adds	r3, #4
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80041ce:	e094      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_V_A_TARGET_I_A_MEASURED:
        controller->current_controller.v_a_target = *((float *)rx_frame->data);
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	3308      	adds	r3, #8
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80041da:	e08e      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_V_B_TARGET_I_B_MEASURED:
        controller->current_controller.v_b_target = *((float *)rx_frame->data);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	3308      	adds	r3, #8
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80041e6:	e088      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_V_C_TARGET_I_C_MEASURED:
        controller->current_controller.v_c_target = *((float *)rx_frame->data);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	3308      	adds	r3, #8
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80041f2:	e082      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_V_ALPHA_TARGET_I_ALPHA_MEASURED:
        controller->current_controller.v_alpha_target = *((float *)rx_frame->data);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	3308      	adds	r3, #8
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8004200:	e07b      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_V_BETA_TARGET_I_BETA_MEASURED:
        controller->current_controller.v_beta_target = *((float *)rx_frame->data);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	3308      	adds	r3, #8
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800420e:	e074      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
 8004210:	20000420 	.word	0x20000420
 8004214:	200005e8 	.word	0x200005e8
      case CAN_ID_CURRENT_CONTROLLER_V_Q_V_D_TARGET:
        controller->current_controller.v_q_target = *((float *)rx_frame->data);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	3308      	adds	r3, #8
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        controller->current_controller.v_d_target = *((float *)rx_frame->data + 1);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	3308      	adds	r3, #8
 8004228:	3304      	adds	r3, #4
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8004232:	e062      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_I_Q_TARGET_MEASURED:
        controller->current_controller.i_q_target = *((float *)rx_frame->data);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	3308      	adds	r3, #8
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
        break;
 8004240:	e05b      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_CURRENT_CONTROLLER_I_D_TARGET_MEASURED:
        controller->current_controller.i_d_target = *((float *)rx_frame->data);
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	3308      	adds	r3, #8
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        break;
 800424e:	e054      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_KP_KI:
        controller->position_controller.position_kp = *((float *)rx_frame->data);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	3308      	adds	r3, #8
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
        controller->position_controller.position_ki = *((float *)rx_frame->data + 1);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	3308      	adds	r3, #8
 8004260:	3304      	adds	r3, #4
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
        break;
 800426a:	e046      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_KD:
        controller->position_controller.position_kd = *((float *)rx_frame->data);
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	3308      	adds	r3, #8
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
        break;
 8004278:	e03f      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_TORQUE_LIMIT:
        controller->position_controller.torque_limit_lower = *((float *)rx_frame->data);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	3308      	adds	r3, #8
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        controller->position_controller.torque_limit_upper = *((float *)rx_frame->data + 1);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	3308      	adds	r3, #8
 800428a:	3304      	adds	r3, #4
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        break;
 8004294:	e031      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_VELOCITY_LIMIT:
        controller->position_controller.velocity_limit_lower = *((float *)rx_frame->data);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	3308      	adds	r3, #8
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
        controller->position_controller.velocity_limit_upper = *((float *)rx_frame->data + 1);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	3308      	adds	r3, #8
 80042a6:	3304      	adds	r3, #4
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
        break;
 80042b0:	e023      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_POSITION_LIMIT:
        controller->position_controller.position_limit_lower = *((float *)rx_frame->data);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	3308      	adds	r3, #8
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        controller->position_controller.position_limit_upper = *((float *)rx_frame->data + 1);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	3308      	adds	r3, #8
 80042c2:	3304      	adds	r3, #4
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
        break;
 80042cc:	e015      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_TORQUE_TARGET_MEASURED:
        controller->position_controller.torque_target = *((float *)rx_frame->data);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	3308      	adds	r3, #8
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        break;
 80042da:	e00e      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_VELOCITY_TARGET_MEASURED:
        controller->position_controller.velocity_target = *((float *)rx_frame->data);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	3308      	adds	r3, #8
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
        break;
 80042e8:	e007      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
      case CAN_ID_POSITION_CONTROLLER_POSITION_TARGET_MEASURED:
        controller->position_controller.position_target = *((float *)rx_frame->data);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	3308      	adds	r3, #8
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        break;
 80042f6:	e000      	b.n	80042fa <MotorController_handleCANMessage+0xbba>
    return;
 80042f8:	bf00      	nop
    }
  }
}
 80042fa:	3720      	adds	r7, #32
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <clampf>:
static inline float clampf(float value, float min, float max) {
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	ed87 0a03 	vstr	s0, [r7, #12]
 800430a:	edc7 0a02 	vstr	s1, [r7, #8]
 800430e:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 8004312:	ed97 7a03 	vldr	s14, [r7, #12]
 8004316:	edd7 7a01 	vldr	s15, [r7, #4]
 800431a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800431e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004322:	dd01      	ble.n	8004328 <clampf+0x28>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	e00b      	b.n	8004340 <clampf+0x40>
 8004328:	ed97 7a03 	vldr	s14, [r7, #12]
 800432c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004330:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004338:	d501      	bpl.n	800433e <clampf+0x3e>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	e000      	b.n	8004340 <clampf+0x40>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	ee07 3a90 	vmov	s15, r3
}
 8004344:	eeb0 0a67 	vmov.f32	s0, s15
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
	...

08004354 <PositionController_init>:
 *      Author: TK
 */

#include "position_controller.h"

void PositionController_init(PositionController *controller) {
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  controller->position_kp = 1;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004362:	601a      	str	r2, [r3, #0]
  controller->position_ki = 0;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f04f 0200 	mov.w	r2, #0
 800436a:	605a      	str	r2, [r3, #4]
  controller->position_kd = 0;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	609a      	str	r2, [r3, #8]

  controller->torque_limit_lower = -0.1;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a09      	ldr	r2, [pc, #36]	; (800439c <PositionController_init+0x48>)
 8004378:	611a      	str	r2, [r3, #16]
  controller->torque_limit_upper = 0.1;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a08      	ldr	r2, [pc, #32]	; (80043a0 <PositionController_init+0x4c>)
 800437e:	60da      	str	r2, [r3, #12]

  controller->position_limit_lower = -1;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a08      	ldr	r2, [pc, #32]	; (80043a4 <PositionController_init+0x50>)
 8004384:	621a      	str	r2, [r3, #32]
  controller->position_limit_upper = 1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800438c:	61da      	str	r2, [r3, #28]
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	bdcccccd 	.word	0xbdcccccd
 80043a0:	3dcccccd 	.word	0x3dcccccd
 80043a4:	bf800000 	.word	0xbf800000

080043a8 <PositionController_update>:

void PositionController_update(PositionController *controller) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  //           kp * kp_scale * position_error +
  //           kd * kd_scale * velocity_error +
  //           command_torque

  controller->position_setpoint =
      controller->position_target - controller->position_measured;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80043bc:	ee77 7a67 	vsub.f32	s15, s14, s15
  controller->position_setpoint =
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

  controller->position_setpoint = clampf(
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	ed93 7a08 	vldr	s14, [r3, #32]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	edd3 6a07 	vldr	s13, [r3, #28]
 80043d8:	eeb0 1a66 	vmov.f32	s2, s13
 80043dc:	eef0 0a47 	vmov.f32	s1, s14
 80043e0:	eeb0 0a67 	vmov.f32	s0, s15
 80043e4:	f7ff ff8c 	bl	8004300 <clampf>
 80043e8:	eef0 7a40 	vmov.f32	s15, s0
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
      controller->position_setpoint,
      controller->position_limit_lower,
      controller->position_limit_upper);

  controller->velocity_setpoint =
      controller->velocity_target - controller->velocity_measured;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80043fe:	ee77 7a67 	vsub.f32	s15, s14, s15
  controller->velocity_setpoint =
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

  controller->torque_target =
      controller->position_kp * controller->position_setpoint;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	ed93 7a00 	vldr	s14, [r3]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004414:	ee67 7a27 	vmul.f32	s15, s14, s15
  controller->torque_target =
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

  controller->torque_setpoint =
      controller->torque_target - controller->torque_measured;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800442a:	ee77 7a67 	vsub.f32	s15, s14, s15
  controller->torque_setpoint =
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

  controller->torque_setpoint = clampf(
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	ed93 7a04 	vldr	s14, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	edd3 6a03 	vldr	s13, [r3, #12]
 8004446:	eeb0 1a66 	vmov.f32	s2, s13
 800444a:	eef0 0a47 	vmov.f32	s1, s14
 800444e:	eeb0 0a67 	vmov.f32	s0, s15
 8004452:	f7ff ff55 	bl	8004300 <clampf>
 8004456:	eef0 7a40 	vmov.f32	s15, s0
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
      controller->torque_setpoint,
      controller->torque_limit_lower,
      controller->torque_limit_upper);

}
 8004460:	bf00      	nop
 8004462:	3708      	adds	r7, #8
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <clampf>:
static inline float clampf(float value, float min, float max) {
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004472:	edc7 0a02 	vstr	s1, [r7, #8]
 8004476:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 800447a:	ed97 7a03 	vldr	s14, [r7, #12]
 800447e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800448a:	dd01      	ble.n	8004490 <clampf+0x28>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	e00b      	b.n	80044a8 <clampf+0x40>
 8004490:	ed97 7a03 	vldr	s14, [r7, #12]
 8004494:	edd7 7a02 	vldr	s15, [r7, #8]
 8004498:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800449c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a0:	d501      	bpl.n	80044a6 <clampf+0x3e>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	e000      	b.n	80044a8 <clampf+0x40>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	ee07 3a90 	vmov	s15, r3
}
 80044ac:	eeb0 0a67 	vmov.f32	s0, s15
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
	...

080044bc <PowerStage_init>:
 *      Author: TK
 */

#include "powerstage.h"

void PowerStage_init(PowerStage *powerstage, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc1, ADC_HandleTypeDef *hadc2) {
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
 80044c8:	603b      	str	r3, [r7, #0]
  powerstage->htim = htim;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	601a      	str	r2, [r3, #0]
  powerstage->hadc1 = hadc1;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	605a      	str	r2, [r3, #4]
  powerstage->hadc2 = hadc2;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	609a      	str	r2, [r3, #8]

  powerstage->bus_voltage_measured = 12.;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4a04      	ldr	r2, [pc, #16]	; (80044f0 <PowerStage_init+0x34>)
 80044e0:	621a      	str	r2, [r3, #32]

  PowerStage_disable(powerstage);
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f000 f838 	bl	8004558 <PowerStage_disable>
}
 80044e8:	bf00      	nop
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	41400000 	.word	0x41400000

080044f4 <PowerStage_start>:

void PowerStage_start(PowerStage *powerstage) {
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  HAL_TIM_Base_Start_IT(powerstage->htim);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4618      	mov	r0, r3
 8004502:	f005 fc43 	bl	8009d8c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_1);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2100      	movs	r1, #0
 800450c:	4618      	mov	r0, r3
 800450e:	f005 fd09 	bl	8009f24 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_1);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2100      	movs	r1, #0
 8004518:	4618      	mov	r0, r3
 800451a:	f006 fe01 	bl	800b120 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_2);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2104      	movs	r1, #4
 8004524:	4618      	mov	r0, r3
 8004526:	f005 fcfd 	bl	8009f24 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_2);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2104      	movs	r1, #4
 8004530:	4618      	mov	r0, r3
 8004532:	f006 fdf5 	bl	800b120 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_3);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2108      	movs	r1, #8
 800453c:	4618      	mov	r0, r3
 800453e:	f005 fcf1 	bl	8009f24 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_3);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2108      	movs	r1, #8
 8004548:	4618      	mov	r0, r3
 800454a:	f006 fde9 	bl	800b120 <HAL_TIMEx_PWMN_Start>
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <PowerStage_disable>:

uint8_t PowerStage_isEnabled(PowerStage *powerstage) {
  return READ_BITS(powerstage->htim->Instance->BDTR, TIM_BDTR_MOE) ? 1 : 0;
}

void PowerStage_disable(PowerStage *powerstage) {
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8004560:	2200      	movs	r2, #0
 8004562:	2180      	movs	r1, #128	; 0x80
 8004564:	4808      	ldr	r0, [pc, #32]	; (8004588 <PowerStage_disable+0x30>)
 8004566:	f003 fd3f 	bl	8007fe8 <HAL_GPIO_WritePin>
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800457c:	645a      	str	r2, [r3, #68]	; 0x44
}
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	48000400 	.word	0x48000400

0800458c <PowerStage_enable>:

void PowerStage_enable(PowerStage *powerstage) {
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  __HAL_TIM_MOE_ENABLE(powerstage->htim);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045a6:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80045a8:	2201      	movs	r2, #1
 80045aa:	2180      	movs	r1, #128	; 0x80
 80045ac:	4803      	ldr	r0, [pc, #12]	; (80045bc <PowerStage_enable+0x30>)
 80045ae:	f003 fd1b 	bl	8007fe8 <HAL_GPIO_WritePin>
}
 80045b2:	bf00      	nop
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	48000400 	.word	0x48000400

080045c0 <PowerStage_setBridgeOutput>:

void PowerStage_setBridgeOutput(PowerStage *powerstage, float v_a, float v_b, float v_c) {
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80045cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80045d0:	ed87 1a00 	vstr	s2, [r7]
  v_a = .5f * ((v_a / powerstage->bus_voltage_measured) + 1.f);  // normalize voltage to range 0 ~ 1
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80045da:	edd7 6a02 	vldr	s13, [r7, #8]
 80045de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80045e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80045ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80045ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045f2:	edc7 7a02 	vstr	s15, [r7, #8]
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	ed93 7a08 	vldr	s14, [r3, #32]
 80045fc:	edd7 6a01 	vldr	s13, [r7, #4]
 8004600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004604:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800460c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004610:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004614:	edc7 7a01 	vstr	s15, [r7, #4]
  v_c = .5f * ((v_c / powerstage->bus_voltage_measured) + 1.f);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	ed93 7a08 	vldr	s14, [r3, #32]
 800461e:	edd7 6a00 	vldr	s13, [r7]
 8004622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004626:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800462a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800462e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004632:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004636:	edc7 7a00 	vstr	s15, [r7]

  v_a = clampf(v_a, 0.02f, 0.98f);  // prevent hi-side switching bootstrap circuit loses voltage
 800463a:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8004708 <PowerStage_setBridgeOutput+0x148>
 800463e:	eddf 0a33 	vldr	s1, [pc, #204]	; 800470c <PowerStage_setBridgeOutput+0x14c>
 8004642:	ed97 0a02 	vldr	s0, [r7, #8]
 8004646:	f7ff ff0f 	bl	8004468 <clampf>
 800464a:	ed87 0a02 	vstr	s0, [r7, #8]
  v_b = clampf(v_b, 0.02f, 0.98f);  // and also allow current sampling to be functional
 800464e:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8004708 <PowerStage_setBridgeOutput+0x148>
 8004652:	eddf 0a2e 	vldr	s1, [pc, #184]	; 800470c <PowerStage_setBridgeOutput+0x14c>
 8004656:	ed97 0a01 	vldr	s0, [r7, #4]
 800465a:	f7ff ff05 	bl	8004468 <clampf>
 800465e:	ed87 0a01 	vstr	s0, [r7, #4]
  v_c = clampf(v_c, 0.02f, 0.98f);
 8004662:	ed9f 1a29 	vldr	s2, [pc, #164]	; 8004708 <PowerStage_setBridgeOutput+0x148>
 8004666:	eddf 0a29 	vldr	s1, [pc, #164]	; 800470c <PowerStage_setBridgeOutput+0x14c>
 800466a:	ed97 0a00 	vldr	s0, [r7]
 800466e:	f7ff fefb 	bl	8004468 <clampf>
 8004672:	ed87 0a00 	vstr	s0, [r7]

  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	3301      	adds	r3, #1
 8004680:	ee07 3a90 	vmov	s15, r3
 8004684:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004688:	edd7 7a02 	vldr	s15, [r7, #8]
 800468c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004690:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004694:	ee17 3a90 	vmov	r3, s15
 8004698:	82fb      	strh	r3, [r7, #22]
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	3301      	adds	r3, #1
 80046a4:	ee07 3a90 	vmov	s15, r3
 80046a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80046b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046b8:	ee17 3a90 	vmov	r3, s15
 80046bc:	82bb      	strh	r3, [r7, #20]
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	3301      	adds	r3, #1
 80046c8:	ee07 3a90 	vmov	s15, r3
 80046cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046d0:	edd7 7a00 	vldr	s15, [r7]
 80046d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046dc:	ee17 3a90 	vmov	r3, s15
 80046e0:	827b      	strh	r3, [r7, #18]

  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, ccr_a);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	8afa      	ldrh	r2, [r7, #22]
 80046ea:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, ccr_b);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	8aba      	ldrh	r2, [r7, #20]
 80046f4:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, ccr_c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	8a7a      	ldrh	r2, [r7, #18]
 80046fe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004700:	bf00      	nop
 8004702:	3718      	adds	r7, #24
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	3f7ae148 	.word	0x3f7ae148
 800470c:	3ca3d70a 	.word	0x3ca3d70a

08004710 <PowerStage_calibratePhaseCurrentOffset>:


void PowerStage_calibratePhaseCurrentOffset(PowerStage *powerstage) {
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  powerstage->adc_reading_offset[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2109      	movs	r1, #9
 800471e:	4618      	mov	r0, r3
 8004720:	f001 fa98 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 8004724:	4603      	mov	r3, r0
 8004726:	b21a      	sxth	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	835a      	strh	r2, [r3, #26]
  powerstage->adc_reading_offset[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2109      	movs	r1, #9
 8004732:	4618      	mov	r0, r3
 8004734:	f001 fa8e 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 8004738:	4603      	mov	r3, r0
 800473a:	b21a      	sxth	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	839a      	strh	r2, [r3, #28]
  powerstage->adc_reading_offset[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f240 110f 	movw	r1, #271	; 0x10f
 8004748:	4618      	mov	r0, r3
 800474a:	f001 fa83 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 800474e:	4603      	mov	r3, r0
 8004750:	b21a      	sxth	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	83da      	strh	r2, [r3, #30]

}
 8004756:	bf00      	nop
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <PowerStage_getBusVoltage>:

void PowerStage_getBusVoltage(PowerStage *powerstage) {
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  powerstage->bus_voltage_measured = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_2) * ADC_BUS_VOLTAGE_COEFFICIENT;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f240 110f 	movw	r1, #271	; 0x10f
 8004770:	4618      	mov	r0, r3
 8004772:	f001 fa6f 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 8004776:	4603      	mov	r3, r0
 8004778:	4618      	mov	r0, r3
 800477a:	f7fb feeb 	bl	8000554 <__aeabi_ui2d>
 800477e:	a30a      	add	r3, pc, #40	; (adr r3, 80047a8 <PowerStage_getBusVoltage+0x48>)
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f7fb ff60 	bl	8000648 <__aeabi_dmul>
 8004788:	4602      	mov	r2, r0
 800478a:	460b      	mov	r3, r1
 800478c:	4610      	mov	r0, r2
 800478e:	4619      	mov	r1, r3
 8004790:	f7fc fa32 	bl	8000bf8 <__aeabi_d2f>
 8004794:	4602      	mov	r2, r0
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	621a      	str	r2, [r3, #32]
}
 800479a:	bf00      	nop
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	f3af 8000 	nop.w
 80047a8:	99999999 	.word	0x99999999
 80047ac:	3f92f999 	.word	0x3f92f999

080047b0 <PowerStage_getPhaseCurrent>:

void PowerStage_getPhaseCurrent(PowerStage *powerstage, float *i_a, float *i_b, float *i_c) {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
  powerstage->adc_reading_raw[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2109      	movs	r1, #9
 80047c4:	4618      	mov	r0, r3
 80047c6:	f001 fa45 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 80047ca:	4603      	mov	r3, r0
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	829a      	strh	r2, [r3, #20]
  powerstage->adc_reading_raw[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2109      	movs	r1, #9
 80047d8:	4618      	mov	r0, r3
 80047da:	f001 fa3b 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 80047de:	4603      	mov	r3, r0
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	82da      	strh	r2, [r3, #22]
  powerstage->adc_reading_raw[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f240 110f 	movw	r1, #271	; 0x10f
 80047ee:	4618      	mov	r0, r3
 80047f0:	f001 fa30 	bl	8005c54 <HAL_ADCEx_InjectedGetValue>
 80047f4:	4603      	mov	r3, r0
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	831a      	strh	r2, [r3, #24]

  // positive is flow into phase
  // negative is flow out of phase
  *i_a = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8a9b      	ldrh	r3, [r3, #20]
 8004800:	461a      	mov	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004812:	eef1 7a67 	vneg.f32	s15, s15
 8004816:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800487c <PowerStage_getPhaseCurrent+0xcc>
 800481a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	edc3 7a00 	vstr	s15, [r3]
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8adb      	ldrh	r3, [r3, #22]
 8004828:	461a      	mov	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	ee07 3a90 	vmov	s15, r3
 8004836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800483a:	eef1 7a67 	vneg.f32	s15, s15
 800483e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800487c <PowerStage_getPhaseCurrent+0xcc>
 8004842:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	edc3 7a00 	vstr	s15, [r3]
  *i_c = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8b1b      	ldrh	r3, [r3, #24]
 8004850:	461a      	mov	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004862:	eef1 7a67 	vneg.f32	s15, s15
 8004866:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800487c <PowerStage_getPhaseCurrent+0xcc>
 800486a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	edc3 7a00 	vstr	s15, [r3]
}
 8004874:	bf00      	nop
 8004876:	3710      	adds	r7, #16
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	3c898000 	.word	0x3c898000

08004880 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004886:	4b0f      	ldr	r3, [pc, #60]	; (80048c4 <HAL_MspInit+0x44>)
 8004888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800488a:	4a0e      	ldr	r2, [pc, #56]	; (80048c4 <HAL_MspInit+0x44>)
 800488c:	f043 0301 	orr.w	r3, r3, #1
 8004890:	6613      	str	r3, [r2, #96]	; 0x60
 8004892:	4b0c      	ldr	r3, [pc, #48]	; (80048c4 <HAL_MspInit+0x44>)
 8004894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	607b      	str	r3, [r7, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800489e:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <HAL_MspInit+0x44>)
 80048a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a2:	4a08      	ldr	r2, [pc, #32]	; (80048c4 <HAL_MspInit+0x44>)
 80048a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a8:	6593      	str	r3, [r2, #88]	; 0x58
 80048aa:	4b06      	ldr	r3, [pc, #24]	; (80048c4 <HAL_MspInit+0x44>)
 80048ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b2:	603b      	str	r3, [r7, #0]
 80048b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000

080048c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b09c      	sub	sp, #112	; 0x70
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80048d4:	2200      	movs	r2, #0
 80048d6:	601a      	str	r2, [r3, #0]
 80048d8:	605a      	str	r2, [r3, #4]
 80048da:	609a      	str	r2, [r3, #8]
 80048dc:	60da      	str	r2, [r3, #12]
 80048de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048e0:	f107 0318 	add.w	r3, r7, #24
 80048e4:	2244      	movs	r2, #68	; 0x44
 80048e6:	2100      	movs	r1, #0
 80048e8:	4618      	mov	r0, r3
 80048ea:	f007 fcef 	bl	800c2cc <memset>
  if(hadc->Instance==ADC1)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048f6:	d157      	bne.n	80049a8 <HAL_ADC_MspInit+0xe0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80048f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80048fe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004902:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004904:	f107 0318 	add.w	r3, r7, #24
 8004908:	4618      	mov	r0, r3
 800490a:	f004 fa5f 	bl	8008dcc <HAL_RCCEx_PeriphCLKConfig>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004914:	f7fd ffb8 	bl	8002888 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004918:	4b3a      	ldr	r3, [pc, #232]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3301      	adds	r3, #1
 800491e:	4a39      	ldr	r2, [pc, #228]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 8004920:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004922:	4b38      	ldr	r3, [pc, #224]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d10b      	bne.n	8004942 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800492a:	4b37      	ldr	r3, [pc, #220]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800492e:	4a36      	ldr	r2, [pc, #216]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004930:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004936:	4b34      	ldr	r3, [pc, #208]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004942:	4b31      	ldr	r3, [pc, #196]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004946:	4a30      	ldr	r2, [pc, #192]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004948:	f043 0301 	orr.w	r3, r3, #1
 800494c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800494e:	4b2e      	ldr	r3, [pc, #184]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	613b      	str	r3, [r7, #16]
 8004958:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800495a:	4b2b      	ldr	r3, [pc, #172]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 800495c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800495e:	4a2a      	ldr	r2, [pc, #168]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004960:	f043 0302 	orr.w	r3, r3, #2
 8004964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004966:	4b28      	ldr	r3, [pc, #160]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 8004968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004972:	2301      	movs	r3, #1
 8004974:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004976:	2303      	movs	r3, #3
 8004978:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497a:	2300      	movs	r3, #0
 800497c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800497e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004982:	4619      	mov	r1, r3
 8004984:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004988:	f003 f994 	bl	8007cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 800498c:	f241 0302 	movw	r3, #4098	; 0x1002
 8004990:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004992:	2303      	movs	r3, #3
 8004994:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004996:	2300      	movs	r3, #0
 8004998:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800499a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800499e:	4619      	mov	r1, r3
 80049a0:	481a      	ldr	r0, [pc, #104]	; (8004a0c <HAL_ADC_MspInit+0x144>)
 80049a2:	f003 f987 	bl	8007cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80049a6:	e029      	b.n	80049fc <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a18      	ldr	r2, [pc, #96]	; (8004a10 <HAL_ADC_MspInit+0x148>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d124      	bne.n	80049fc <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80049b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80049b8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80049bc:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049be:	f107 0318 	add.w	r3, r7, #24
 80049c2:	4618      	mov	r0, r3
 80049c4:	f004 fa02 	bl	8008dcc <HAL_RCCEx_PeriphCLKConfig>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_ADC_MspInit+0x10a>
      Error_Handler();
 80049ce:	f7fd ff5b 	bl	8002888 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80049d2:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	3301      	adds	r3, #1
 80049d8:	4a0a      	ldr	r2, [pc, #40]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 80049da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80049dc:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_ADC_MspInit+0x13c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d10b      	bne.n	80049fc <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80049e4:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 80049e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e8:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 80049ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049f0:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <HAL_ADC_MspInit+0x140>)
 80049f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]
}
 80049fc:	bf00      	nop
 80049fe:	3770      	adds	r7, #112	; 0x70
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	2000075c 	.word	0x2000075c
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	48000400 	.word	0x48000400
 8004a10:	50000100 	.word	0x50000100

08004a14 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b09a      	sub	sp, #104	; 0x68
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a1c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004a20:	2200      	movs	r2, #0
 8004a22:	601a      	str	r2, [r3, #0]
 8004a24:	605a      	str	r2, [r3, #4]
 8004a26:	609a      	str	r2, [r3, #8]
 8004a28:	60da      	str	r2, [r3, #12]
 8004a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a2c:	f107 0310 	add.w	r3, r7, #16
 8004a30:	2244      	movs	r2, #68	; 0x44
 8004a32:	2100      	movs	r1, #0
 8004a34:	4618      	mov	r0, r3
 8004a36:	f007 fc49 	bl	800c2cc <memset>
  if(hfdcan->Instance==FDCAN1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a28      	ldr	r2, [pc, #160]	; (8004ae0 <HAL_FDCAN_MspInit+0xcc>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d149      	bne.n	8004ad8 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a48:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004a4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a4e:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a50:	f107 0310 	add.w	r3, r7, #16
 8004a54:	4618      	mov	r0, r3
 8004a56:	f004 f9b9 	bl	8008dcc <HAL_RCCEx_PeriphCLKConfig>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8004a60:	f7fd ff12 	bl	8002888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004a64:	4b1f      	ldr	r3, [pc, #124]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a68:	4a1e      	ldr	r2, [pc, #120]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a70:	4b1c      	ldr	r3, [pc, #112]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a7c:	4b19      	ldr	r3, [pc, #100]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a80:	4a18      	ldr	r2, [pc, #96]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a88:	4b16      	ldr	r3, [pc, #88]	; (8004ae4 <HAL_FDCAN_MspInit+0xd0>)
 8004a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	60bb      	str	r3, [r7, #8]
 8004a92:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004a94:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004a98:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004aa6:	2309      	movs	r3, #9
 8004aa8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aaa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004aae:	4619      	mov	r1, r3
 8004ab0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ab4:	f003 f8fe 	bl	8007cb4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 4, 0);
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2104      	movs	r1, #4
 8004abc:	2015      	movs	r0, #21
 8004abe:	f001 ff60 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8004ac2:	2015      	movs	r0, #21
 8004ac4:	f001 ff77 	bl	80069b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2104      	movs	r1, #4
 8004acc:	2016      	movs	r0, #22
 8004ace:	f001 ff58 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8004ad2:	2016      	movs	r0, #22
 8004ad4:	f001 ff6f 	bl	80069b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8004ad8:	bf00      	nop
 8004ada:	3768      	adds	r7, #104	; 0x68
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40006400 	.word	0x40006400
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08a      	sub	sp, #40	; 0x28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af0:	f107 0314 	add.w	r3, r7, #20
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	605a      	str	r2, [r3, #4]
 8004afa:	609a      	str	r2, [r3, #8]
 8004afc:	60da      	str	r2, [r3, #12]
 8004afe:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a2e      	ldr	r2, [pc, #184]	; (8004bc0 <HAL_OPAMP_MspInit+0xd8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d119      	bne.n	8004b3e <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0a:	4b2e      	ldr	r3, [pc, #184]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0e:	4a2d      	ldr	r2, [pc, #180]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b16:	4b2b      	ldr	r3, [pc, #172]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8004b22:	230a      	movs	r3, #10
 8004b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b26:	2303      	movs	r3, #3
 8004b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b2e:	f107 0314 	add.w	r3, r7, #20
 8004b32:	4619      	mov	r1, r3
 8004b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b38:	f003 f8bc 	bl	8007cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8004b3c:	e03b      	b.n	8004bb6 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a21      	ldr	r2, [pc, #132]	; (8004bc8 <HAL_OPAMP_MspInit+0xe0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d119      	bne.n	8004b7c <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b48:	4b1e      	ldr	r3, [pc, #120]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b4c:	4a1d      	ldr	r2, [pc, #116]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b4e:	f043 0301 	orr.w	r3, r3, #1
 8004b52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b54:	4b1b      	ldr	r3, [pc, #108]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004b60:	23a0      	movs	r3, #160	; 0xa0
 8004b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b64:	2303      	movs	r3, #3
 8004b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b6c:	f107 0314 	add.w	r3, r7, #20
 8004b70:	4619      	mov	r1, r3
 8004b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b76:	f003 f89d 	bl	8007cb4 <HAL_GPIO_Init>
}
 8004b7a:	e01c      	b.n	8004bb6 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a12      	ldr	r2, [pc, #72]	; (8004bcc <HAL_OPAMP_MspInit+0xe4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d117      	bne.n	8004bb6 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b86:	4b0f      	ldr	r3, [pc, #60]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8a:	4a0e      	ldr	r2, [pc, #56]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b92:	4b0c      	ldr	r3, [pc, #48]	; (8004bc4 <HAL_OPAMP_MspInit+0xdc>)
 8004b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	60bb      	str	r3, [r7, #8]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8004b9e:	2305      	movs	r3, #5
 8004ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004baa:	f107 0314 	add.w	r3, r7, #20
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4807      	ldr	r0, [pc, #28]	; (8004bd0 <HAL_OPAMP_MspInit+0xe8>)
 8004bb2:	f003 f87f 	bl	8007cb4 <HAL_GPIO_Init>
}
 8004bb6:	bf00      	nop
 8004bb8:	3728      	adds	r7, #40	; 0x28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40010300 	.word	0x40010300
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	40010304 	.word	0x40010304
 8004bcc:	40010308 	.word	0x40010308
 8004bd0:	48000400 	.word	0x48000400

08004bd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	; 0x28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bdc:	f107 0314 	add.w	r3, r7, #20
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	609a      	str	r2, [r3, #8]
 8004be8:	60da      	str	r2, [r3, #12]
 8004bea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <HAL_SPI_MspInit+0x8c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d12f      	bne.n	8004c56 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004bf6:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bfa:	4a1a      	ldr	r2, [pc, #104]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004bfc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c00:	6613      	str	r3, [r2, #96]	; 0x60
 8004c02:	4b18      	ldr	r3, [pc, #96]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c0a:	613b      	str	r3, [r7, #16]
 8004c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c0e:	4b15      	ldr	r3, [pc, #84]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c12:	4a14      	ldr	r2, [pc, #80]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004c14:	f043 0302 	orr.w	r3, r3, #2
 8004c18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c1a:	4b12      	ldr	r3, [pc, #72]	; (8004c64 <HAL_SPI_MspInit+0x90>)
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004c26:	2338      	movs	r3, #56	; 0x38
 8004c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c32:	2302      	movs	r3, #2
 8004c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c36:	2305      	movs	r3, #5
 8004c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c3a:	f107 0314 	add.w	r3, r7, #20
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4809      	ldr	r0, [pc, #36]	; (8004c68 <HAL_SPI_MspInit+0x94>)
 8004c42:	f003 f837 	bl	8007cb4 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8004c46:	2200      	movs	r2, #0
 8004c48:	2102      	movs	r1, #2
 8004c4a:	2023      	movs	r0, #35	; 0x23
 8004c4c:	f001 fe99 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004c50:	2023      	movs	r0, #35	; 0x23
 8004c52:	f001 feb0 	bl	80069b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c56:	bf00      	nop
 8004c58:	3728      	adds	r7, #40	; 0x28
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	40013000 	.word	0x40013000
 8004c64:	40021000 	.word	0x40021000
 8004c68:	48000400 	.word	0x48000400

08004c6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a30      	ldr	r2, [pc, #192]	; (8004d3c <HAL_TIM_Base_MspInit+0xd0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d114      	bne.n	8004ca8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c7e:	4b30      	ldr	r3, [pc, #192]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c82:	4a2f      	ldr	r2, [pc, #188]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004c84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c88:	6613      	str	r3, [r2, #96]	; 0x60
 8004c8a:	4b2d      	ldr	r3, [pc, #180]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8004c96:	2200      	movs	r2, #0
 8004c98:	2101      	movs	r1, #1
 8004c9a:	2019      	movs	r0, #25
 8004c9c:	f001 fe71 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004ca0:	2019      	movs	r0, #25
 8004ca2:	f001 fe88 	bl	80069b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004ca6:	e044      	b.n	8004d32 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb0:	d114      	bne.n	8004cdc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cb2:	4b23      	ldr	r3, [pc, #140]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb6:	4a22      	ldr	r2, [pc, #136]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004cb8:	f043 0301 	orr.w	r3, r3, #1
 8004cbc:	6593      	str	r3, [r2, #88]	; 0x58
 8004cbe:	4b20      	ldr	r3, [pc, #128]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	613b      	str	r3, [r7, #16]
 8004cc8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004cca:	2200      	movs	r2, #0
 8004ccc:	2100      	movs	r1, #0
 8004cce:	201c      	movs	r0, #28
 8004cd0:	f001 fe57 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004cd4:	201c      	movs	r0, #28
 8004cd6:	f001 fe6e 	bl	80069b6 <HAL_NVIC_EnableIRQ>
}
 8004cda:	e02a      	b.n	8004d32 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a18      	ldr	r2, [pc, #96]	; (8004d44 <HAL_TIM_Base_MspInit+0xd8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d114      	bne.n	8004d10 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004ce6:	4b16      	ldr	r3, [pc, #88]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cea:	4a15      	ldr	r2, [pc, #84]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004cec:	f043 0304 	orr.w	r3, r3, #4
 8004cf0:	6593      	str	r3, [r2, #88]	; 0x58
 8004cf2:	4b13      	ldr	r3, [pc, #76]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf6:	f003 0304 	and.w	r3, r3, #4
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2102      	movs	r1, #2
 8004d02:	201e      	movs	r0, #30
 8004d04:	f001 fe3d 	bl	8006982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004d08:	201e      	movs	r0, #30
 8004d0a:	f001 fe54 	bl	80069b6 <HAL_NVIC_EnableIRQ>
}
 8004d0e:	e010      	b.n	8004d32 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a0c      	ldr	r2, [pc, #48]	; (8004d48 <HAL_TIM_Base_MspInit+0xdc>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d10b      	bne.n	8004d32 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d1a:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1e:	4a08      	ldr	r2, [pc, #32]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004d20:	f043 0310 	orr.w	r3, r3, #16
 8004d24:	6593      	str	r3, [r2, #88]	; 0x58
 8004d26:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <HAL_TIM_Base_MspInit+0xd4>)
 8004d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	60bb      	str	r3, [r7, #8]
 8004d30:	68bb      	ldr	r3, [r7, #8]
}
 8004d32:	bf00      	nop
 8004d34:	3718      	adds	r7, #24
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	40012c00 	.word	0x40012c00
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40000800 	.word	0x40000800
 8004d48:	40001000 	.word	0x40001000

08004d4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	; 0x28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d54:	f107 0314 	add.w	r3, r7, #20
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]
 8004d5c:	605a      	str	r2, [r3, #4]
 8004d5e:	609a      	str	r2, [r3, #8]
 8004d60:	60da      	str	r2, [r3, #12]
 8004d62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a29      	ldr	r2, [pc, #164]	; (8004e10 <HAL_TIM_MspPostInit+0xc4>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d14b      	bne.n	8004e06 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d6e:	4b29      	ldr	r3, [pc, #164]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d72:	4a28      	ldr	r2, [pc, #160]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d74:	f043 0302 	orr.w	r3, r3, #2
 8004d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d7a:	4b26      	ldr	r3, [pc, #152]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	613b      	str	r3, [r7, #16]
 8004d84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d86:	4b23      	ldr	r3, [pc, #140]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d8a:	4a22      	ldr	r2, [pc, #136]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d92:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <HAL_TIM_MspPostInit+0xc8>)
 8004d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8004d9e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8004da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da4:	2302      	movs	r3, #2
 8004da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dac:	2300      	movs	r3, #0
 8004dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004db0:	2306      	movs	r3, #6
 8004db2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db4:	f107 0314 	add.w	r3, r7, #20
 8004db8:	4619      	mov	r1, r3
 8004dba:	4817      	ldr	r0, [pc, #92]	; (8004e18 <HAL_TIM_MspPostInit+0xcc>)
 8004dbc:	f002 ff7a 	bl	8007cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004dc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004dd2:	2304      	movs	r3, #4
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dd6:	f107 0314 	add.w	r3, r7, #20
 8004dda:	4619      	mov	r1, r3
 8004ddc:	480e      	ldr	r0, [pc, #56]	; (8004e18 <HAL_TIM_MspPostInit+0xcc>)
 8004dde:	f002 ff69 	bl	8007cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004de2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de8:	2302      	movs	r3, #2
 8004dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004df0:	2300      	movs	r3, #0
 8004df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004df4:	2306      	movs	r3, #6
 8004df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004df8:	f107 0314 	add.w	r3, r7, #20
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e02:	f002 ff57 	bl	8007cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e06:	bf00      	nop
 8004e08:	3728      	adds	r7, #40	; 0x28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40021000 	.word	0x40021000
 8004e18:	48000400 	.word	0x48000400

08004e1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b09a      	sub	sp, #104	; 0x68
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]
 8004e2c:	605a      	str	r2, [r3, #4]
 8004e2e:	609a      	str	r2, [r3, #8]
 8004e30:	60da      	str	r2, [r3, #12]
 8004e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e34:	f107 0310 	add.w	r3, r7, #16
 8004e38:	2244      	movs	r2, #68	; 0x44
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f007 fa45 	bl	800c2cc <memset>
  if(huart->Instance==USART3)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1f      	ldr	r2, [pc, #124]	; (8004ec4 <HAL_UART_MspInit+0xa8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d136      	bne.n	8004eba <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004e4c:	2304      	movs	r3, #4
 8004e4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004e50:	2300      	movs	r3, #0
 8004e52:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e54:	f107 0310 	add.w	r3, r7, #16
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f003 ffb7 	bl	8008dcc <HAL_RCCEx_PeriphCLKConfig>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004e64:	f7fd fd10 	bl	8002888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e68:	4b17      	ldr	r3, [pc, #92]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6c:	4a16      	ldr	r2, [pc, #88]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e72:	6593      	str	r3, [r2, #88]	; 0x58
 8004e74:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e80:	4b11      	ldr	r3, [pc, #68]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e84:	4a10      	ldr	r2, [pc, #64]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e86:	f043 0302 	orr.w	r3, r3, #2
 8004e8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	; (8004ec8 <HAL_UART_MspInit+0xac>)
 8004e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	60bb      	str	r3, [r7, #8]
 8004e96:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004e98:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004e9c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004eaa:	2307      	movs	r3, #7
 8004eac:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4805      	ldr	r0, [pc, #20]	; (8004ecc <HAL_UART_MspInit+0xb0>)
 8004eb6:	f002 fefd 	bl	8007cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004eba:	bf00      	nop
 8004ebc:	3768      	adds	r7, #104	; 0x68
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40004800 	.word	0x40004800
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	48000400 	.word	0x48000400

08004ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ed4:	e7fe      	b.n	8004ed4 <NMI_Handler+0x4>

08004ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004eda:	e7fe      	b.n	8004eda <HardFault_Handler+0x4>

08004edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ee0:	e7fe      	b.n	8004ee0 <MemManage_Handler+0x4>

08004ee2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ee6:	e7fe      	b.n	8004ee6 <BusFault_Handler+0x4>

08004ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004eec:	e7fe      	b.n	8004eec <UsageFault_Handler+0x4>

08004eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ef2:	bf00      	nop
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f00:	bf00      	nop
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f0e:	bf00      	nop
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f1c:	f000 f992 	bl	8005244 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f20:	bf00      	nop
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004f28:	4802      	ldr	r0, [pc, #8]	; (8004f34 <FDCAN1_IT0_IRQHandler+0x10>)
 8004f2a:	f002 f9a5 	bl	8007278 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004f2e:	bf00      	nop
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	20000420 	.word	0x20000420

08004f38 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004f3c:	4802      	ldr	r0, [pc, #8]	; (8004f48 <FDCAN1_IT1_IRQHandler+0x10>)
 8004f3e:	f002 f99b 	bl	8007278 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8004f42:	bf00      	nop
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	20000420 	.word	0x20000420

08004f4c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f50:	4802      	ldr	r0, [pc, #8]	; (8004f5c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004f52:	f005 f8e7 	bl	800a124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004f56:	bf00      	nop
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	2000059c 	.word	0x2000059c

08004f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f64:	4802      	ldr	r0, [pc, #8]	; (8004f70 <TIM2_IRQHandler+0x10>)
 8004f66:	f005 f8dd 	bl	800a124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f6a:	bf00      	nop
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	200005e8 	.word	0x200005e8

08004f74 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004f78:	4802      	ldr	r0, [pc, #8]	; (8004f84 <TIM4_IRQHandler+0x10>)
 8004f7a:	f005 f8d3 	bl	800a124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004f7e:	bf00      	nop
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	20000634 	.word	0x20000634

08004f88 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004f8c:	4802      	ldr	r0, [pc, #8]	; (8004f98 <SPI1_IRQHandler+0x10>)
 8004f8e:	f004 fa69 	bl	8009464 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004f92:	bf00      	nop
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000538 	.word	0x20000538

08004f9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
	return 1;
 8004fa0:	2301      	movs	r3, #1
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <_kill>:

int _kill(int pid, int sig)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004fb6:	f007 f95f 	bl	800c278 <__errno>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2216      	movs	r2, #22
 8004fbe:	601a      	str	r2, [r3, #0]
	return -1;
 8004fc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <_exit>:

void _exit (int status)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7ff ffe7 	bl	8004fac <_kill>
	while (1) {}		/* Make sure we hang here */
 8004fde:	e7fe      	b.n	8004fde <_exit+0x12>

08004fe0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fec:	2300      	movs	r3, #0
 8004fee:	617b      	str	r3, [r7, #20]
 8004ff0:	e00a      	b.n	8005008 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004ff2:	f3af 8000 	nop.w
 8004ff6:	4601      	mov	r1, r0
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	1c5a      	adds	r2, r3, #1
 8004ffc:	60ba      	str	r2, [r7, #8]
 8004ffe:	b2ca      	uxtb	r2, r1
 8005000:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	3301      	adds	r3, #1
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	429a      	cmp	r2, r3
 800500e:	dbf0      	blt.n	8004ff2 <_read+0x12>
	}

return len;
 8005010:	687b      	ldr	r3, [r7, #4]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3718      	adds	r7, #24
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b086      	sub	sp, #24
 800501e:	af00      	add	r7, sp, #0
 8005020:	60f8      	str	r0, [r7, #12]
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005026:	2300      	movs	r3, #0
 8005028:	617b      	str	r3, [r7, #20]
 800502a:	e009      	b.n	8005040 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	60ba      	str	r2, [r7, #8]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	3301      	adds	r3, #1
 800503e:	617b      	str	r3, [r7, #20]
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	429a      	cmp	r2, r3
 8005046:	dbf1      	blt.n	800502c <_write+0x12>
	}
	return len;
 8005048:	687b      	ldr	r3, [r7, #4]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3718      	adds	r7, #24
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <_close>:

int _close(int file)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
	return -1;
 800505a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800506a:	b480      	push	{r7}
 800506c:	b083      	sub	sp, #12
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800507a:	605a      	str	r2, [r3, #4]
	return 0;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <_isatty>:

int _isatty(int file)
{
 800508a:	b480      	push	{r7}
 800508c:	b083      	sub	sp, #12
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
	return 1;
 8005092:	2301      	movs	r3, #1
}
 8005094:	4618      	mov	r0, r3
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
	return 0;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
	...

080050bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050c4:	4a14      	ldr	r2, [pc, #80]	; (8005118 <_sbrk+0x5c>)
 80050c6:	4b15      	ldr	r3, [pc, #84]	; (800511c <_sbrk+0x60>)
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050d0:	4b13      	ldr	r3, [pc, #76]	; (8005120 <_sbrk+0x64>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d102      	bne.n	80050de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80050d8:	4b11      	ldr	r3, [pc, #68]	; (8005120 <_sbrk+0x64>)
 80050da:	4a12      	ldr	r2, [pc, #72]	; (8005124 <_sbrk+0x68>)
 80050dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80050de:	4b10      	ldr	r3, [pc, #64]	; (8005120 <_sbrk+0x64>)
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4413      	add	r3, r2
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d207      	bcs.n	80050fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80050ec:	f007 f8c4 	bl	800c278 <__errno>
 80050f0:	4603      	mov	r3, r0
 80050f2:	220c      	movs	r2, #12
 80050f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80050f6:	f04f 33ff 	mov.w	r3, #4294967295
 80050fa:	e009      	b.n	8005110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050fc:	4b08      	ldr	r3, [pc, #32]	; (8005120 <_sbrk+0x64>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005102:	4b07      	ldr	r3, [pc, #28]	; (8005120 <_sbrk+0x64>)
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4413      	add	r3, r2
 800510a:	4a05      	ldr	r2, [pc, #20]	; (8005120 <_sbrk+0x64>)
 800510c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800510e:	68fb      	ldr	r3, [r7, #12]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20008000 	.word	0x20008000
 800511c:	00000400 	.word	0x00000400
 8005120:	20000760 	.word	0x20000760
 8005124:	20000778 	.word	0x20000778

08005128 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800512c:	4b06      	ldr	r3, [pc, #24]	; (8005148 <SystemInit+0x20>)
 800512e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005132:	4a05      	ldr	r2, [pc, #20]	; (8005148 <SystemInit+0x20>)
 8005134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005138:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800513c:	bf00      	nop
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	e000ed00 	.word	0xe000ed00

0800514c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800514c:	480d      	ldr	r0, [pc, #52]	; (8005184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800514e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005150:	480d      	ldr	r0, [pc, #52]	; (8005188 <LoopForever+0x6>)
  ldr r1, =_edata
 8005152:	490e      	ldr	r1, [pc, #56]	; (800518c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005154:	4a0e      	ldr	r2, [pc, #56]	; (8005190 <LoopForever+0xe>)
  movs r3, #0
 8005156:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005158:	e002      	b.n	8005160 <LoopCopyDataInit>

0800515a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800515a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800515c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800515e:	3304      	adds	r3, #4

08005160 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005160:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005162:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005164:	d3f9      	bcc.n	800515a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005166:	4a0b      	ldr	r2, [pc, #44]	; (8005194 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005168:	4c0b      	ldr	r4, [pc, #44]	; (8005198 <LoopForever+0x16>)
  movs r3, #0
 800516a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800516c:	e001      	b.n	8005172 <LoopFillZerobss>

0800516e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800516e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005170:	3204      	adds	r2, #4

08005172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005172:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005174:	d3fb      	bcc.n	800516e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005176:	f7ff ffd7 	bl	8005128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800517a:	f007 f883 	bl	800c284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800517e:	f7fc fe31 	bl	8001de4 <main>

08005182 <LoopForever>:

LoopForever:
    b LoopForever
 8005182:	e7fe      	b.n	8005182 <LoopForever>
  ldr   r0, =_estack
 8005184:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800518c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8005190:	0801070c 	.word	0x0801070c
  ldr r2, =_sbss
 8005194:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8005198:	20000778 	.word	0x20000778

0800519c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800519c:	e7fe      	b.n	800519c <ADC1_2_IRQHandler>

0800519e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b082      	sub	sp, #8
 80051a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80051a4:	2300      	movs	r3, #0
 80051a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051a8:	2003      	movs	r0, #3
 80051aa:	f001 fbdf 	bl	800696c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80051ae:	200f      	movs	r0, #15
 80051b0:	f000 f80e 	bl	80051d0 <HAL_InitTick>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	71fb      	strb	r3, [r7, #7]
 80051be:	e001      	b.n	80051c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80051c0:	f7ff fb5e 	bl	8004880 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80051c4:	79fb      	ldrb	r3, [r7, #7]

}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
	...

080051d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80051d8:	2300      	movs	r3, #0
 80051da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80051dc:	4b16      	ldr	r3, [pc, #88]	; (8005238 <HAL_InitTick+0x68>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d022      	beq.n	800522a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80051e4:	4b15      	ldr	r3, [pc, #84]	; (800523c <HAL_InitTick+0x6c>)
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	4b13      	ldr	r3, [pc, #76]	; (8005238 <HAL_InitTick+0x68>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80051f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80051f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f8:	4618      	mov	r0, r3
 80051fa:	f001 fbea 	bl	80069d2 <HAL_SYSTICK_Config>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10f      	bne.n	8005224 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b0f      	cmp	r3, #15
 8005208:	d809      	bhi.n	800521e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800520a:	2200      	movs	r2, #0
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	f04f 30ff 	mov.w	r0, #4294967295
 8005212:	f001 fbb6 	bl	8006982 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005216:	4a0a      	ldr	r2, [pc, #40]	; (8005240 <HAL_InitTick+0x70>)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6013      	str	r3, [r2, #0]
 800521c:	e007      	b.n	800522e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	73fb      	strb	r3, [r7, #15]
 8005222:	e004      	b.n	800522e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	73fb      	strb	r3, [r7, #15]
 8005228:	e001      	b.n	800522e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800522e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	20000008 	.word	0x20000008
 800523c:	20000000 	.word	0x20000000
 8005240:	20000004 	.word	0x20000004

08005244 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005244:	b480      	push	{r7}
 8005246:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005248:	4b05      	ldr	r3, [pc, #20]	; (8005260 <HAL_IncTick+0x1c>)
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	4b05      	ldr	r3, [pc, #20]	; (8005264 <HAL_IncTick+0x20>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4413      	add	r3, r2
 8005252:	4a03      	ldr	r2, [pc, #12]	; (8005260 <HAL_IncTick+0x1c>)
 8005254:	6013      	str	r3, [r2, #0]
}
 8005256:	bf00      	nop
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	20000764 	.word	0x20000764
 8005264:	20000008 	.word	0x20000008

08005268 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005268:	b480      	push	{r7}
 800526a:	af00      	add	r7, sp, #0
  return uwTick;
 800526c:	4b03      	ldr	r3, [pc, #12]	; (800527c <HAL_GetTick+0x14>)
 800526e:	681b      	ldr	r3, [r3, #0]
}
 8005270:	4618      	mov	r0, r3
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	20000764 	.word	0x20000764

08005280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005288:	f7ff ffee 	bl	8005268 <HAL_GetTick>
 800528c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d004      	beq.n	80052a4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800529a:	4b09      	ldr	r3, [pc, #36]	; (80052c0 <HAL_Delay+0x40>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	4413      	add	r3, r2
 80052a2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80052a4:	bf00      	nop
 80052a6:	f7ff ffdf 	bl	8005268 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d8f7      	bhi.n	80052a6 <HAL_Delay+0x26>
  {
  }
}
 80052b6:	bf00      	nop
 80052b8:	bf00      	nop
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	20000008 	.word	0x20000008

080052c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	431a      	orrs	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	609a      	str	r2, [r3, #8]
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80052fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6093      	str	r3, [r2, #8]
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800531e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005322:	d101      	bne.n	8005328 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005336:	b480      	push	{r7}
 8005338:	b083      	sub	sp, #12
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005346:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800534a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800535e:	b480      	push	{r7}
 8005360:	b083      	sub	sp, #12
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800536e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005372:	d101      	bne.n	8005378 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005374:	2301      	movs	r3, #1
 8005376:	e000      	b.n	800537a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005386:	b480      	push	{r7}
 8005388:	b083      	sub	sp, #12
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005396:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800539a:	f043 0201 	orr.w	r2, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80053a2:	bf00      	nop
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <LL_ADC_IsEnabled+0x18>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e000      	b.n	80053c8 <LL_ADC_IsEnabled+0x1a>
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 0304 	and.w	r3, r3, #4
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d101      	bne.n	80053ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80053e8:	2301      	movs	r3, #1
 80053ea:	e000      	b.n	80053ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b083      	sub	sp, #12
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b08      	cmp	r3, #8
 800540c:	d101      	bne.n	8005412 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005420:	b590      	push	{r4, r7, lr}
 8005422:	b089      	sub	sp, #36	; 0x24
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005428:	2300      	movs	r3, #0
 800542a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e177      	b.n	800572a <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005444:	2b00      	cmp	r3, #0
 8005446:	d109      	bne.n	800545c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f7ff fa3d 	bl	80048c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff ff54 	bl	800530e <LL_ADC_IsDeepPowerDownEnabled>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d004      	beq.n	8005476 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff ff3a 	bl	80052ea <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff ff6f 	bl	800535e <LL_ADC_IsInternalRegulatorEnabled>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d115      	bne.n	80054b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff ff53 	bl	8005336 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005490:	4b9c      	ldr	r3, [pc, #624]	; (8005704 <HAL_ADC_Init+0x2e4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	099b      	lsrs	r3, r3, #6
 8005496:	4a9c      	ldr	r2, [pc, #624]	; (8005708 <HAL_ADC_Init+0x2e8>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	099b      	lsrs	r3, r3, #6
 800549e:	3301      	adds	r3, #1
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80054a4:	e002      	b.n	80054ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	3b01      	subs	r3, #1
 80054aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1f9      	bne.n	80054a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff ff51 	bl	800535e <LL_ADC_IsInternalRegulatorEnabled>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10d      	bne.n	80054de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c6:	f043 0210 	orr.w	r2, r3, #16
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054d2:	f043 0201 	orr.w	r2, r3, #1
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff ff76 	bl	80053d4 <LL_ADC_REG_IsConversionOngoing>
 80054e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ee:	f003 0310 	and.w	r3, r3, #16
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f040 8110 	bne.w	8005718 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f040 810c 	bne.w	8005718 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005504:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005508:	f043 0202 	orr.w	r2, r3, #2
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff ff4a 	bl	80053ae <LL_ADC_IsEnabled>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d111      	bne.n	8005544 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005520:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005524:	f7ff ff43 	bl	80053ae <LL_ADC_IsEnabled>
 8005528:	4604      	mov	r4, r0
 800552a:	4878      	ldr	r0, [pc, #480]	; (800570c <HAL_ADC_Init+0x2ec>)
 800552c:	f7ff ff3f 	bl	80053ae <LL_ADC_IsEnabled>
 8005530:	4603      	mov	r3, r0
 8005532:	4323      	orrs	r3, r4
 8005534:	2b00      	cmp	r3, #0
 8005536:	d105      	bne.n	8005544 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4619      	mov	r1, r3
 800553e:	4874      	ldr	r0, [pc, #464]	; (8005710 <HAL_ADC_Init+0x2f0>)
 8005540:	f7ff fec0 	bl	80052c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	7f5b      	ldrb	r3, [r3, #29]
 8005548:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800554e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005554:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800555a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005562:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005564:	4313      	orrs	r3, r2
 8005566:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800556e:	2b01      	cmp	r3, #1
 8005570:	d106      	bne.n	8005580 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005576:	3b01      	subs	r3, #1
 8005578:	045b      	lsls	r3, r3, #17
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	4313      	orrs	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005584:	2b00      	cmp	r3, #0
 8005586:	d009      	beq.n	800559c <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005594:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	4313      	orrs	r3, r2
 800559a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	4b5c      	ldr	r3, [pc, #368]	; (8005714 <HAL_ADC_Init+0x2f4>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6812      	ldr	r2, [r2, #0]
 80055aa:	69b9      	ldr	r1, [r7, #24]
 80055ac:	430b      	orrs	r3, r1
 80055ae:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff ff02 	bl	80053d4 <LL_ADC_REG_IsConversionOngoing>
 80055d0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff ff0f 	bl	80053fa <LL_ADC_INJ_IsConversionOngoing>
 80055dc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d16d      	bne.n	80056c0 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d16a      	bne.n	80056c0 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80055ee:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055f6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80055f8:	4313      	orrs	r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005606:	f023 0302 	bic.w	r3, r3, #2
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	6812      	ldr	r2, [r2, #0]
 800560e:	69b9      	ldr	r1, [r7, #24]
 8005610:	430b      	orrs	r3, r1
 8005612:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d017      	beq.n	800564c <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691a      	ldr	r2, [r3, #16]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800562a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005634:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005638:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	6911      	ldr	r1, [r2, #16]
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	6812      	ldr	r2, [r2, #0]
 8005644:	430b      	orrs	r3, r1
 8005646:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800564a:	e013      	b.n	8005674 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800565a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6812      	ldr	r2, [r2, #0]
 8005668:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800566c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005670:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800567a:	2b01      	cmp	r3, #1
 800567c:	d118      	bne.n	80056b0 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005688:	f023 0304 	bic.w	r3, r3, #4
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005694:	4311      	orrs	r1, r2
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800569a:	4311      	orrs	r1, r2
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80056a0:	430a      	orrs	r2, r1
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0201 	orr.w	r2, r2, #1
 80056ac:	611a      	str	r2, [r3, #16]
 80056ae:	e007      	b.n	80056c0 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691a      	ldr	r2, [r3, #16]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0201 	bic.w	r2, r2, #1
 80056be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d10c      	bne.n	80056e2 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ce:	f023 010f 	bic.w	r1, r3, #15
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	1e5a      	subs	r2, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	631a      	str	r2, [r3, #48]	; 0x30
 80056e0:	e007      	b.n	80056f2 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 020f 	bic.w	r2, r2, #15
 80056f0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f6:	f023 0303 	bic.w	r3, r3, #3
 80056fa:	f043 0201 	orr.w	r2, r3, #1
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	65da      	str	r2, [r3, #92]	; 0x5c
 8005702:	e011      	b.n	8005728 <HAL_ADC_Init+0x308>
 8005704:	20000000 	.word	0x20000000
 8005708:	053e2d63 	.word	0x053e2d63
 800570c:	50000100 	.word	0x50000100
 8005710:	50000300 	.word	0x50000300
 8005714:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800571c:	f043 0210 	orr.w	r2, r3, #16
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005728:	7ffb      	ldrb	r3, [r7, #31]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3724      	adds	r7, #36	; 0x24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd90      	pop	{r4, r7, pc}
 8005732:	bf00      	nop

08005734 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fe34 	bl	80053ae <LL_ADC_IsEnabled>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d14d      	bne.n	80057e8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	4b28      	ldr	r3, [pc, #160]	; (80057f4 <ADC_Enable+0xc0>)
 8005754:	4013      	ands	r3, r2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00d      	beq.n	8005776 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800575e:	f043 0210 	orr.w	r2, r3, #16
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800576a:	f043 0201 	orr.w	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e039      	b.n	80057ea <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff fe03 	bl	8005386 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005780:	f7ff fd72 	bl	8005268 <HAL_GetTick>
 8005784:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005786:	e028      	b.n	80057da <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4618      	mov	r0, r3
 800578e:	f7ff fe0e 	bl	80053ae <LL_ADC_IsEnabled>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d104      	bne.n	80057a2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff fdf2 	bl	8005386 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80057a2:	f7ff fd61 	bl	8005268 <HAL_GetTick>
 80057a6:	4602      	mov	r2, r0
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d914      	bls.n	80057da <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d00d      	beq.n	80057da <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c2:	f043 0210 	orr.w	r2, r3, #16
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ce:	f043 0201 	orr.w	r2, r3, #1
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e007      	b.n	80057ea <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d1cf      	bne.n	8005788 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	8000003f 	.word	0x8000003f

080057f8 <LL_ADC_SetCommonPathInternalCh>:
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	431a      	orrs	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	609a      	str	r2, [r3, #8]
}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr

0800581e <LL_ADC_GetCommonPathInternalCh>:
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800582e:	4618      	mov	r0, r3
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
	...

0800583c <LL_ADC_SetOffset>:
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
 8005848:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	3360      	adds	r3, #96	; 0x60
 800584e:	461a      	mov	r2, r3
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4413      	add	r3, r2
 8005856:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	4b08      	ldr	r3, [pc, #32]	; (8005880 <LL_ADC_SetOffset+0x44>)
 800585e:	4013      	ands	r3, r2
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	4313      	orrs	r3, r2
 800586c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	601a      	str	r2, [r3, #0]
}
 8005874:	bf00      	nop
 8005876:	371c      	adds	r7, #28
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	03fff000 	.word	0x03fff000

08005884 <LL_ADC_GetOffsetChannel>:
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	3360      	adds	r3, #96	; 0x60
 8005892:	461a      	mov	r2, r3
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4413      	add	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <LL_ADC_SetOffsetState>:
{
 80058b0:	b480      	push	{r7}
 80058b2:	b087      	sub	sp, #28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	3360      	adds	r3, #96	; 0x60
 80058c0:	461a      	mov	r2, r3
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	431a      	orrs	r2, r3
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	601a      	str	r2, [r3, #0]
}
 80058da:	bf00      	nop
 80058dc:	371c      	adds	r7, #28
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <LL_ADC_SetOffsetSign>:
{
 80058e6:	b480      	push	{r7}
 80058e8:	b087      	sub	sp, #28
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	60f8      	str	r0, [r7, #12]
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	3360      	adds	r3, #96	; 0x60
 80058f6:	461a      	mov	r2, r3
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	4413      	add	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	431a      	orrs	r2, r3
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	601a      	str	r2, [r3, #0]
}
 8005910:	bf00      	nop
 8005912:	371c      	adds	r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <LL_ADC_SetOffsetSaturation>:
{
 800591c:	b480      	push	{r7}
 800591e:	b087      	sub	sp, #28
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3360      	adds	r3, #96	; 0x60
 800592c:	461a      	mov	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4413      	add	r3, r2
 8005934:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	431a      	orrs	r2, r3
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	601a      	str	r2, [r3, #0]
}
 8005946:	bf00      	nop
 8005948:	371c      	adds	r7, #28
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8005952:	b480      	push	{r7}
 8005954:	b083      	sub	sp, #12
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
 800595a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	431a      	orrs	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	615a      	str	r2, [r3, #20]
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <LL_ADC_INJ_GetTrigAuto>:
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8005988:	4618      	mov	r0, r3
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <LL_ADC_SetChannelSamplingTime>:
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	3314      	adds	r3, #20
 80059a4:	461a      	mov	r2, r3
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	0e5b      	lsrs	r3, r3, #25
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	4413      	add	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	0d1b      	lsrs	r3, r3, #20
 80059bc:	f003 031f 	and.w	r3, r3, #31
 80059c0:	2107      	movs	r1, #7
 80059c2:	fa01 f303 	lsl.w	r3, r1, r3
 80059c6:	43db      	mvns	r3, r3
 80059c8:	401a      	ands	r2, r3
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	0d1b      	lsrs	r3, r3, #20
 80059ce:	f003 031f 	and.w	r3, r3, #31
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	fa01 f303 	lsl.w	r3, r1, r3
 80059d8:	431a      	orrs	r2, r3
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	601a      	str	r2, [r3, #0]
}
 80059de:	bf00      	nop
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
	...

080059ec <LL_ADC_SetChannelSingleDiff>:
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a0f      	ldr	r2, [pc, #60]	; (8005a38 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d10a      	bne.n	8005a16 <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005a14:	e00a      	b.n	8005a2c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a22:	43db      	mvns	r3, r3
 8005a24:	401a      	ands	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005a2c:	bf00      	nop
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	407f0000 	.word	0x407f0000

08005a3c <LL_ADC_GetMultimode>:
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 031f 	and.w	r3, r3, #31
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <LL_ADC_IsEnabled>:
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <LL_ADC_IsEnabled+0x18>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <LL_ADC_IsEnabled+0x1a>
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <LL_ADC_REG_IsConversionOngoing>:
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 0304 	and.w	r3, r3, #4
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d101      	bne.n	8005a96 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <LL_ADC_INJ_StartConversion>:
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ab4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ab8:	f043 0208 	orr.w	r2, r3, #8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	609a      	str	r2, [r3, #8]
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <LL_ADC_INJ_IsConversionOngoing>:
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 0308 	and.w	r3, r3, #8
 8005adc:	2b08      	cmp	r3, #8
 8005ade:	d101      	bne.n	8005ae4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e000      	b.n	8005ae6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	370c      	adds	r7, #12
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
	...

08005af4 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005afc:	4853      	ldr	r0, [pc, #332]	; (8005c4c <HAL_ADCEx_InjectedStart+0x158>)
 8005afe:	f7ff ff9d 	bl	8005a3c <LL_ADC_GetMultimode>
 8005b02:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7ff ffdf 	bl	8005acc <LL_ADC_INJ_IsConversionOngoing>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8005b14:	2302      	movs	r3, #2
 8005b16:	e094      	b.n	8005c42 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b22:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b2a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10a      	bne.n	8005b48 <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d107      	bne.n	8005b48 <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b3c:	f043 0220 	orr.w	r2, r3, #32
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e07c      	b.n	8005c42 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_ADCEx_InjectedStart+0x62>
 8005b52:	2302      	movs	r3, #2
 8005b54:	e075      	b.n	8005c42 <HAL_ADCEx_InjectedStart+0x14e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7ff fde8 	bl	8005734 <ADC_Enable>
 8005b64:	4603      	mov	r3, r0
 8005b66:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d164      	bne.n	8005c38 <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d006      	beq.n	8005b88 <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b7e:	f023 0208 	bic.w	r2, r3, #8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	661a      	str	r2, [r3, #96]	; 0x60
 8005b86:	e002      	b.n	8005b8e <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005b96:	f023 0301 	bic.w	r3, r3, #1
 8005b9a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a2a      	ldr	r2, [pc, #168]	; (8005c50 <HAL_ADCEx_InjectedStart+0x15c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d002      	beq.n	8005bb2 <HAL_ADCEx_InjectedStart+0xbe>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	e001      	b.n	8005bb6 <HAL_ADCEx_InjectedStart+0xc2>
 8005bb2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d002      	beq.n	8005bc4 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d105      	bne.n	8005bd0 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2260      	movs	r2, #96	; 0x60
 8005bd6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1a      	ldr	r2, [pc, #104]	; (8005c50 <HAL_ADCEx_InjectedStart+0x15c>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d002      	beq.n	8005bf0 <HAL_ADCEx_InjectedStart+0xfc>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	e001      	b.n	8005bf4 <HAL_ADCEx_InjectedStart+0x100>
 8005bf0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6812      	ldr	r2, [r2, #0]
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d008      	beq.n	8005c0e <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d005      	beq.n	8005c0e <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2b06      	cmp	r3, #6
 8005c06:	d002      	beq.n	8005c0e <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	2b07      	cmp	r3, #7
 8005c0c:	d10d      	bne.n	8005c2a <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7ff feb0 	bl	8005978 <LL_ADC_INJ_GetTrigAuto>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d110      	bne.n	8005c40 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff ff3e 	bl	8005aa4 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005c28:	e00a      	b.n	8005c40 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	65da      	str	r2, [r3, #92]	; 0x5c
 8005c36:	e003      	b.n	8005c40 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	50000300 	.word	0x50000300
 8005c50:	50000100 	.word	0x50000100

08005c54 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	f240 321b 	movw	r2, #795	; 0x31b
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d00e      	beq.n	8005c86 <HAL_ADCEx_InjectedGetValue+0x32>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	f5b3 7f47 	cmp.w	r3, #796	; 0x31c
 8005c6e:	d21c      	bcs.n	8005caa <HAL_ADCEx_InjectedGetValue+0x56>
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	f240 120f 	movw	r2, #271	; 0x10f
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d011      	beq.n	8005c9e <HAL_ADCEx_InjectedGetValue+0x4a>
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	f240 2215 	movw	r2, #533	; 0x215
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d006      	beq.n	8005c92 <HAL_ADCEx_InjectedGetValue+0x3e>
 8005c84:	e011      	b.n	8005caa <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c8e:	60fb      	str	r3, [r7, #12]
      break;
 8005c90:	e011      	b.n	8005cb6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c9a:	60fb      	str	r3, [r7, #12]
      break;
 8005c9c:	e00b      	b.n	8005cb6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ca6:	60fb      	str	r3, [r7, #12]
      break;
 8005ca8:	e005      	b.n	8005cb6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cb2:	60fb      	str	r3, [r7, #12]
      break;
 8005cb4:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b0b6      	sub	sp, #216	; 0xd8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d102      	bne.n	8005cee <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	f000 bcb5 	b.w	8006658 <HAL_ADCEx_InjectedConfigChannel+0x994>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d003      	beq.n	8005d06 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d130      	bne.n	8005d68 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2b09      	cmp	r3, #9
 8005d0c:	d179      	bne.n	8005e02 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d010      	beq.n	8005d38 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	0e9b      	lsrs	r3, r3, #26
 8005d1c:	025b      	lsls	r3, r3, #9
 8005d1e:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d26:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8005d2a:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d36:	e007      	b.n	8005d48 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	0e9b      	lsrs	r3, r3, #26
 8005d3e:	025b      	lsls	r3, r3, #9
 8005d40:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8005d44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d4e:	4b84      	ldr	r3, [pc, #528]	; (8005f60 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005d50:	4013      	ands	r3, r2
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8005d5a:	430b      	orrs	r3, r1
 8005d5c:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005d64:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005d66:	e04c      	b.n	8005e02 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d11d      	bne.n	8005dac <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	6a1a      	ldr	r2, [r3, #32]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00d      	beq.n	8005da2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d90:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8005d94:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005da0:	e004      	b.n	8005dac <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	0e9b      	lsrs	r3, r3, #26
 8005db2:	f003 021f 	and.w	r2, r3, #31
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f003 031f 	and.w	r3, r3, #31
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005dd0:	1e5a      	subs	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005dda:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005dde:	431a      	orrs	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10a      	bne.n	8005e02 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005df2:	4b5b      	ldr	r3, [pc, #364]	; (8005f60 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005df4:	4013      	ands	r3, r2
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6812      	ldr	r2, [r2, #0]
 8005dfe:	430b      	orrs	r3, r1
 8005e00:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7ff fe60 	bl	8005acc <LL_ADC_INJ_IsConversionOngoing>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d124      	bne.n	8005e5c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d112      	bne.n	8005e42 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005e2c:	055a      	lsls	r2, r3, #21
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005e34:	051b      	lsls	r3, r3, #20
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	60da      	str	r2, [r3, #12]
 8005e40:	e00c      	b.n	8005e5c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005e52:	055a      	lsls	r2, r3, #21
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7ff fe0c 	bl	8005a7e <LL_ADC_REG_IsConversionOngoing>
 8005e66:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fe2c 	bl	8005acc <LL_ADC_INJ_IsConversionOngoing>
 8005e74:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f040 822e 	bne.w	80062de <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f040 8229 	bne.w	80062de <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d003      	beq.n	8005e9c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d116      	bne.n	8005eca <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d108      	bne.n	8005eb8 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005eb4:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005eb6:	e01f      	b.n	8005ef8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005ec6:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005ec8:	e016      	b.n	8005ef8 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d109      	bne.n	8005ee8 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed8:	f043 0220 	orr.w	r2, r3, #32
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005ee6:	e007      	b.n	8005ef8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005ef6:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d110      	bne.n	8005f24 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f14:	430b      	orrs	r3, r1
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f042 0202 	orr.w	r2, r2, #2
 8005f20:	611a      	str	r2, [r3, #16]
 8005f22:	e007      	b.n	8005f34 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	691a      	ldr	r2, [r3, #16]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0202 	bic.w	r2, r2, #2
 8005f32:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f3c:	d112      	bne.n	8005f64 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6818      	ldr	r0, [r3, #0]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2200      	movs	r2, #0
 8005f48:	4619      	mov	r1, r3
 8005f4a:	f7ff fd23 	bl	8005994 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff fcfb 	bl	8005952 <LL_ADC_SetSamplingTimeCommonConfig>
 8005f5c:	e011      	b.n	8005f82 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8005f5e:	bf00      	nop
 8005f60:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	6819      	ldr	r1, [r3, #0]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	461a      	mov	r2, r3
 8005f72:	f7ff fd0f 	bl	8005994 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff fce8 	bl	8005952 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	695a      	ldr	r2, [r3, #20]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	2b04      	cmp	r3, #4
 8005fa2:	d022      	beq.n	8005fea <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6818      	ldr	r0, [r3, #0]
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	6919      	ldr	r1, [r3, #16]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005fb4:	f7ff fc42 	bl	800583c <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6919      	ldr	r1, [r3, #16]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	f7ff fc8e 	bl	80058e6 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6818      	ldr	r0, [r3, #0]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d102      	bne.n	8005fe0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8005fda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fde:	e000      	b.n	8005fe2 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	f7ff fc9a 	bl	800591c <LL_ADC_SetOffsetSaturation>
 8005fe8:	e179      	b.n	80062de <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2100      	movs	r1, #0
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7ff fc47 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2100      	movs	r1, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f7ff fc3c 	bl	8005884 <LL_ADC_GetOffsetChannel>
 800600c:	4603      	mov	r3, r0
 800600e:	0e9b      	lsrs	r3, r3, #26
 8006010:	f003 021f 	and.w	r2, r3, #31
 8006014:	e01e      	b.n	8006054 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2100      	movs	r1, #0
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff fc31 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8006022:	4603      	mov	r3, r0
 8006024:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006028:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800602c:	fa93 f3a3 	rbit	r3, r3
 8006030:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006034:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006038:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800603c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8006044:	2320      	movs	r3, #32
 8006046:	e004      	b.n	8006052 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 8006048:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800604c:	fab3 f383 	clz	r3, r3
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800605c:	2b00      	cmp	r3, #0
 800605e:	d105      	bne.n	800606c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	0e9b      	lsrs	r3, r3, #26
 8006066:	f003 031f 	and.w	r3, r3, #31
 800606a:	e018      	b.n	800609e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006078:	fa93 f3a3 	rbit	r3, r3
 800607c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8006080:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006084:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8006088:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d101      	bne.n	8006094 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8006090:	2320      	movs	r3, #32
 8006092:	e004      	b.n	800609e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8006094:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006098:	fab3 f383 	clz	r3, r3
 800609c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800609e:	429a      	cmp	r2, r3
 80060a0:	d106      	bne.n	80060b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2200      	movs	r2, #0
 80060a8:	2100      	movs	r1, #0
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff fc00 	bl	80058b0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2101      	movs	r1, #1
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff fbe4 	bl	8005884 <LL_ADC_GetOffsetChannel>
 80060bc:	4603      	mov	r3, r0
 80060be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10a      	bne.n	80060dc <HAL_ADCEx_InjectedConfigChannel+0x418>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2101      	movs	r1, #1
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7ff fbd9 	bl	8005884 <LL_ADC_GetOffsetChannel>
 80060d2:	4603      	mov	r3, r0
 80060d4:	0e9b      	lsrs	r3, r3, #26
 80060d6:	f003 021f 	and.w	r2, r3, #31
 80060da:	e01e      	b.n	800611a <HAL_ADCEx_InjectedConfigChannel+0x456>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2101      	movs	r1, #1
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7ff fbce 	bl	8005884 <LL_ADC_GetOffsetChannel>
 80060e8:	4603      	mov	r3, r0
 80060ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060f2:	fa93 f3a3 	rbit	r3, r3
 80060f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80060fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8006102:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800610a:	2320      	movs	r3, #32
 800610c:	e004      	b.n	8006118 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800610e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006112:	fab3 f383 	clz	r3, r3
 8006116:	b2db      	uxtb	r3, r3
 8006118:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006122:	2b00      	cmp	r3, #0
 8006124:	d105      	bne.n	8006132 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	0e9b      	lsrs	r3, r3, #26
 800612c:	f003 031f 	and.w	r3, r3, #31
 8006130:	e018      	b.n	8006164 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800613e:	fa93 f3a3 	rbit	r3, r3
 8006142:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8006146:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800614a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800614e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8006156:	2320      	movs	r3, #32
 8006158:	e004      	b.n	8006164 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800615a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800615e:	fab3 f383 	clz	r3, r3
 8006162:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006164:	429a      	cmp	r2, r3
 8006166:	d106      	bne.n	8006176 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2200      	movs	r2, #0
 800616e:	2101      	movs	r1, #1
 8006170:	4618      	mov	r0, r3
 8006172:	f7ff fb9d 	bl	80058b0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2102      	movs	r1, #2
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fb81 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8006182:	4603      	mov	r3, r0
 8006184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006188:	2b00      	cmp	r3, #0
 800618a:	d10a      	bne.n	80061a2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2102      	movs	r1, #2
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fb76 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8006198:	4603      	mov	r3, r0
 800619a:	0e9b      	lsrs	r3, r3, #26
 800619c:	f003 021f 	and.w	r2, r3, #31
 80061a0:	e01e      	b.n	80061e0 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2102      	movs	r1, #2
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff fb6b 	bl	8005884 <LL_ADC_GetOffsetChannel>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80061b8:	fa93 f3a3 	rbit	r3, r3
 80061bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80061c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80061c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80061c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d101      	bne.n	80061d4 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80061d0:	2320      	movs	r3, #32
 80061d2:	e004      	b.n	80061de <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80061d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80061d8:	fab3 f383 	clz	r3, r3
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d105      	bne.n	80061f8 <HAL_ADCEx_InjectedConfigChannel+0x534>
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	0e9b      	lsrs	r3, r3, #26
 80061f2:	f003 031f 	and.w	r3, r3, #31
 80061f6:	e014      	b.n	8006222 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006200:	fa93 f3a3 	rbit	r3, r3
 8006204:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8006206:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006208:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800620c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006210:	2b00      	cmp	r3, #0
 8006212:	d101      	bne.n	8006218 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8006214:	2320      	movs	r3, #32
 8006216:	e004      	b.n	8006222 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8006218:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800621c:	fab3 f383 	clz	r3, r3
 8006220:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006222:	429a      	cmp	r2, r3
 8006224:	d106      	bne.n	8006234 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2200      	movs	r2, #0
 800622c:	2102      	movs	r1, #2
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff fb3e 	bl	80058b0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2103      	movs	r1, #3
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff fb22 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8006240:	4603      	mov	r3, r0
 8006242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10a      	bne.n	8006260 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2103      	movs	r1, #3
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff fb17 	bl	8005884 <LL_ADC_GetOffsetChannel>
 8006256:	4603      	mov	r3, r0
 8006258:	0e9b      	lsrs	r3, r3, #26
 800625a:	f003 021f 	and.w	r2, r3, #31
 800625e:	e017      	b.n	8006290 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2103      	movs	r1, #3
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff fb0c 	bl	8005884 <LL_ADC_GetOffsetChannel>
 800626c:	4603      	mov	r3, r0
 800626e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006270:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006272:	fa93 f3a3 	rbit	r3, r3
 8006276:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006278:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800627a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800627c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8006282:	2320      	movs	r3, #32
 8006284:	e003      	b.n	800628e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8006286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006288:	fab3 f383 	clz	r3, r3
 800628c:	b2db      	uxtb	r3, r3
 800628e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006298:	2b00      	cmp	r3, #0
 800629a:	d105      	bne.n	80062a8 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	0e9b      	lsrs	r3, r3, #26
 80062a2:	f003 031f 	and.w	r3, r3, #31
 80062a6:	e011      	b.n	80062cc <HAL_ADCEx_InjectedConfigChannel+0x608>
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062b0:	fa93 f3a3 	rbit	r3, r3
 80062b4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80062b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062b8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80062ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80062c0:	2320      	movs	r3, #32
 80062c2:	e003      	b.n	80062cc <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80062c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80062c6:	fab3 f383 	clz	r3, r3
 80062ca:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d106      	bne.n	80062de <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2200      	movs	r2, #0
 80062d6:	2103      	movs	r1, #3
 80062d8:	4618      	mov	r0, r3
 80062da:	f7ff fae9 	bl	80058b0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7ff fbb8 	bl	8005a58 <LL_ADC_IsEnabled>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f040 8140 	bne.w	8006570 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6818      	ldr	r0, [r3, #0]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6819      	ldr	r1, [r3, #0]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	461a      	mov	r2, r3
 80062fe:	f7ff fb75 	bl	80059ec <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	4a8f      	ldr	r2, [pc, #572]	; (8006544 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8006308:	4293      	cmp	r3, r2
 800630a:	f040 8131 	bne.w	8006570 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10b      	bne.n	8006336 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	0e9b      	lsrs	r3, r3, #26
 8006324:	3301      	adds	r3, #1
 8006326:	f003 031f 	and.w	r3, r3, #31
 800632a:	2b09      	cmp	r3, #9
 800632c:	bf94      	ite	ls
 800632e:	2301      	movls	r3, #1
 8006330:	2300      	movhi	r3, #0
 8006332:	b2db      	uxtb	r3, r3
 8006334:	e019      	b.n	800636a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800633c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800633e:	fa93 f3a3 	rbit	r3, r3
 8006342:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006344:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006346:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8006348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 800634e:	2320      	movs	r3, #32
 8006350:	e003      	b.n	800635a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8006352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006354:	fab3 f383 	clz	r3, r3
 8006358:	b2db      	uxtb	r3, r3
 800635a:	3301      	adds	r3, #1
 800635c:	f003 031f 	and.w	r3, r3, #31
 8006360:	2b09      	cmp	r3, #9
 8006362:	bf94      	ite	ls
 8006364:	2301      	movls	r3, #1
 8006366:	2300      	movhi	r3, #0
 8006368:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800636a:	2b00      	cmp	r3, #0
 800636c:	d079      	beq.n	8006462 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006376:	2b00      	cmp	r3, #0
 8006378:	d107      	bne.n	800638a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	0e9b      	lsrs	r3, r3, #26
 8006380:	3301      	adds	r3, #1
 8006382:	069b      	lsls	r3, r3, #26
 8006384:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006388:	e015      	b.n	80063b6 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006390:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006392:	fa93 f3a3 	rbit	r3, r3
 8006396:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8006398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800639a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800639c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80063a2:	2320      	movs	r3, #32
 80063a4:	e003      	b.n	80063ae <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80063a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063a8:	fab3 f383 	clz	r3, r3
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	3301      	adds	r3, #1
 80063b0:	069b      	lsls	r3, r3, #26
 80063b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d109      	bne.n	80063d6 <HAL_ADCEx_InjectedConfigChannel+0x712>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	0e9b      	lsrs	r3, r3, #26
 80063c8:	3301      	adds	r3, #1
 80063ca:	f003 031f 	and.w	r3, r3, #31
 80063ce:	2101      	movs	r1, #1
 80063d0:	fa01 f303 	lsl.w	r3, r1, r3
 80063d4:	e017      	b.n	8006406 <HAL_ADCEx_InjectedConfigChannel+0x742>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063de:	fa93 f3a3 	rbit	r3, r3
 80063e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80063e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80063e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 80063ee:	2320      	movs	r3, #32
 80063f0:	e003      	b.n	80063fa <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 80063f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063f4:	fab3 f383 	clz	r3, r3
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	3301      	adds	r3, #1
 80063fc:	f003 031f 	and.w	r3, r3, #31
 8006400:	2101      	movs	r1, #1
 8006402:	fa01 f303 	lsl.w	r3, r1, r3
 8006406:	ea42 0103 	orr.w	r1, r2, r3
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006412:	2b00      	cmp	r3, #0
 8006414:	d10a      	bne.n	800642c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	0e9b      	lsrs	r3, r3, #26
 800641c:	3301      	adds	r3, #1
 800641e:	f003 021f 	and.w	r2, r3, #31
 8006422:	4613      	mov	r3, r2
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	4413      	add	r3, r2
 8006428:	051b      	lsls	r3, r3, #20
 800642a:	e018      	b.n	800645e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006434:	fa93 f3a3 	rbit	r3, r3
 8006438:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8006444:	2320      	movs	r3, #32
 8006446:	e003      	b.n	8006450 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8006448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644a:	fab3 f383 	clz	r3, r3
 800644e:	b2db      	uxtb	r3, r3
 8006450:	3301      	adds	r3, #1
 8006452:	f003 021f 	and.w	r2, r3, #31
 8006456:	4613      	mov	r3, r2
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	4413      	add	r3, r2
 800645c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800645e:	430b      	orrs	r3, r1
 8006460:	e081      	b.n	8006566 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800646a:	2b00      	cmp	r3, #0
 800646c:	d107      	bne.n	800647e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	0e9b      	lsrs	r3, r3, #26
 8006474:	3301      	adds	r3, #1
 8006476:	069b      	lsls	r3, r3, #26
 8006478:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800647c:	e015      	b.n	80064aa <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	fa93 f3a3 	rbit	r3, r3
 800648a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8006490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8006496:	2320      	movs	r3, #32
 8006498:	e003      	b.n	80064a2 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 800649a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800649c:	fab3 f383 	clz	r3, r3
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	3301      	adds	r3, #1
 80064a4:	069b      	lsls	r3, r3, #26
 80064a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d109      	bne.n	80064ca <HAL_ADCEx_InjectedConfigChannel+0x806>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	0e9b      	lsrs	r3, r3, #26
 80064bc:	3301      	adds	r3, #1
 80064be:	f003 031f 	and.w	r3, r3, #31
 80064c2:	2101      	movs	r1, #1
 80064c4:	fa01 f303 	lsl.w	r3, r1, r3
 80064c8:	e017      	b.n	80064fa <HAL_ADCEx_InjectedConfigChannel+0x836>
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	fa93 f3a3 	rbit	r3, r3
 80064d6:	61bb      	str	r3, [r7, #24]
  return result;
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80064dc:	6a3b      	ldr	r3, [r7, #32]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 80064e2:	2320      	movs	r3, #32
 80064e4:	e003      	b.n	80064ee <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 80064e6:	6a3b      	ldr	r3, [r7, #32]
 80064e8:	fab3 f383 	clz	r3, r3
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	3301      	adds	r3, #1
 80064f0:	f003 031f 	and.w	r3, r3, #31
 80064f4:	2101      	movs	r1, #1
 80064f6:	fa01 f303 	lsl.w	r3, r1, r3
 80064fa:	ea42 0103 	orr.w	r1, r2, r3
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10d      	bne.n	8006526 <HAL_ADCEx_InjectedConfigChannel+0x862>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	0e9b      	lsrs	r3, r3, #26
 8006510:	3301      	adds	r3, #1
 8006512:	f003 021f 	and.w	r2, r3, #31
 8006516:	4613      	mov	r3, r2
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	4413      	add	r3, r2
 800651c:	3b1e      	subs	r3, #30
 800651e:	051b      	lsls	r3, r3, #20
 8006520:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006524:	e01e      	b.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	fa93 f3a3 	rbit	r3, r3
 8006532:	60fb      	str	r3, [r7, #12]
  return result;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d104      	bne.n	8006548 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 800653e:	2320      	movs	r3, #32
 8006540:	e006      	b.n	8006550 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8006542:	bf00      	nop
 8006544:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	fab3 f383 	clz	r3, r3
 800654e:	b2db      	uxtb	r3, r3
 8006550:	3301      	adds	r3, #1
 8006552:	f003 021f 	and.w	r2, r3, #31
 8006556:	4613      	mov	r3, r2
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	4413      	add	r3, r2
 800655c:	3b1e      	subs	r3, #30
 800655e:	051b      	lsls	r3, r3, #20
 8006560:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006564:	430b      	orrs	r3, r1
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	6892      	ldr	r2, [r2, #8]
 800656a:	4619      	mov	r1, r3
 800656c:	f7ff fa12 	bl	8005994 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	4b3a      	ldr	r3, [pc, #232]	; (8006660 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8006576:	4013      	ands	r3, r2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d067      	beq.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800657c:	4839      	ldr	r0, [pc, #228]	; (8006664 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 800657e:	f7ff f94e 	bl	800581e <LL_ADC_GetCommonPathInternalCh>
 8006582:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a37      	ldr	r2, [pc, #220]	; (8006668 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d004      	beq.n	800659a <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a35      	ldr	r2, [pc, #212]	; (800666c <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d127      	bne.n	80065ea <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800659a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800659e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d121      	bne.n	80065ea <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065ae:	d14d      	bne.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80065b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80065b8:	4619      	mov	r1, r3
 80065ba:	482a      	ldr	r0, [pc, #168]	; (8006664 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 80065bc:	f7ff f91c 	bl	80057f8 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80065c0:	4b2b      	ldr	r3, [pc, #172]	; (8006670 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	099b      	lsrs	r3, r3, #6
 80065c6:	4a2b      	ldr	r2, [pc, #172]	; (8006674 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 80065c8:	fba2 2303 	umull	r2, r3, r2, r3
 80065cc:	099a      	lsrs	r2, r3, #6
 80065ce:	4613      	mov	r3, r2
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	4413      	add	r3, r2
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	3318      	adds	r3, #24
 80065d8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80065da:	e002      	b.n	80065e2 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	3b01      	subs	r3, #1
 80065e0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1f9      	bne.n	80065dc <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065e8:	e030      	b.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a22      	ldr	r2, [pc, #136]	; (8006678 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d113      	bne.n	800661c <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80065f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10d      	bne.n	800661c <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a1d      	ldr	r2, [pc, #116]	; (800667c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d020      	beq.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800660a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800660e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006612:	4619      	mov	r1, r3
 8006614:	4813      	ldr	r0, [pc, #76]	; (8006664 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8006616:	f7ff f8ef 	bl	80057f8 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800661a:	e017      	b.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a17      	ldr	r2, [pc, #92]	; (8006680 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d112      	bne.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006626:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800662a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d10c      	bne.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a11      	ldr	r2, [pc, #68]	; (800667c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d007      	beq.n	800664c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800663c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006640:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006644:	4619      	mov	r1, r3
 8006646:	4807      	ldr	r0, [pc, #28]	; (8006664 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8006648:	f7ff f8d6 	bl	80057f8 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006654:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006658:	4618      	mov	r0, r3
 800665a:	37d8      	adds	r7, #216	; 0xd8
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	80080000 	.word	0x80080000
 8006664:	50000300 	.word	0x50000300
 8006668:	c3210000 	.word	0xc3210000
 800666c:	90c00010 	.word	0x90c00010
 8006670:	20000000 	.word	0x20000000
 8006674:	053e2d63 	.word	0x053e2d63
 8006678:	c7520000 	.word	0xc7520000
 800667c:	50000100 	.word	0x50000100
 8006680:	cb840000 	.word	0xcb840000

08006684 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006684:	b590      	push	{r4, r7, lr}
 8006686:	b0a1      	sub	sp, #132	; 0x84
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800669a:	2b01      	cmp	r3, #1
 800669c:	d101      	bne.n	80066a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800669e:	2302      	movs	r3, #2
 80066a0:	e08b      	b.n	80067ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80066aa:	2300      	movs	r3, #0
 80066ac:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80066ae:	2300      	movs	r3, #0
 80066b0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066ba:	d102      	bne.n	80066c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80066bc:	4b41      	ldr	r3, [pc, #260]	; (80067c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80066be:	60bb      	str	r3, [r7, #8]
 80066c0:	e001      	b.n	80066c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80066c2:	2300      	movs	r3, #0
 80066c4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10b      	bne.n	80066e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066d0:	f043 0220 	orr.w	r2, r3, #32
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e06a      	b.n	80067ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff f9c9 	bl	8005a7e <LL_ADC_REG_IsConversionOngoing>
 80066ec:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7ff f9c3 	bl	8005a7e <LL_ADC_REG_IsConversionOngoing>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d14c      	bne.n	8006798 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80066fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006700:	2b00      	cmp	r3, #0
 8006702:	d149      	bne.n	8006798 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006704:	4b30      	ldr	r3, [pc, #192]	; (80067c8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006706:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d028      	beq.n	8006762 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	6859      	ldr	r1, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006722:	035b      	lsls	r3, r3, #13
 8006724:	430b      	orrs	r3, r1
 8006726:	431a      	orrs	r2, r3
 8006728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800672a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800672c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006730:	f7ff f992 	bl	8005a58 <LL_ADC_IsEnabled>
 8006734:	4604      	mov	r4, r0
 8006736:	4823      	ldr	r0, [pc, #140]	; (80067c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006738:	f7ff f98e 	bl	8005a58 <LL_ADC_IsEnabled>
 800673c:	4603      	mov	r3, r0
 800673e:	4323      	orrs	r3, r4
 8006740:	2b00      	cmp	r3, #0
 8006742:	d133      	bne.n	80067ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800674c:	f023 030f 	bic.w	r3, r3, #15
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	6811      	ldr	r1, [r2, #0]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	6892      	ldr	r2, [r2, #8]
 8006758:	430a      	orrs	r2, r1
 800675a:	431a      	orrs	r2, r3
 800675c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800675e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006760:	e024      	b.n	80067ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006762:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800676a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800676c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800676e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006772:	f7ff f971 	bl	8005a58 <LL_ADC_IsEnabled>
 8006776:	4604      	mov	r4, r0
 8006778:	4812      	ldr	r0, [pc, #72]	; (80067c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800677a:	f7ff f96d 	bl	8005a58 <LL_ADC_IsEnabled>
 800677e:	4603      	mov	r3, r0
 8006780:	4323      	orrs	r3, r4
 8006782:	2b00      	cmp	r3, #0
 8006784:	d112      	bne.n	80067ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006786:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800678e:	f023 030f 	bic.w	r3, r3, #15
 8006792:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006794:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006796:	e009      	b.n	80067ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800679c:	f043 0220 	orr.w	r2, r3, #32
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80067aa:	e000      	b.n	80067ae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80067ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80067b6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3784      	adds	r7, #132	; 0x84
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd90      	pop	{r4, r7, pc}
 80067c2:	bf00      	nop
 80067c4:	50000100 	.word	0x50000100
 80067c8:	50000300 	.word	0x50000300

080067cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067dc:	4b0c      	ldr	r3, [pc, #48]	; (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80067e8:	4013      	ands	r3, r2
 80067ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80067f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067fe:	4a04      	ldr	r2, [pc, #16]	; (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	60d3      	str	r3, [r2, #12]
}
 8006804:	bf00      	nop
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	e000ed00 	.word	0xe000ed00

08006814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006818:	4b04      	ldr	r3, [pc, #16]	; (800682c <__NVIC_GetPriorityGrouping+0x18>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	0a1b      	lsrs	r3, r3, #8
 800681e:	f003 0307 	and.w	r3, r3, #7
}
 8006822:	4618      	mov	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	e000ed00 	.word	0xe000ed00

08006830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	2b00      	cmp	r3, #0
 8006840:	db0b      	blt.n	800685a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	f003 021f 	and.w	r2, r3, #31
 8006848:	4907      	ldr	r1, [pc, #28]	; (8006868 <__NVIC_EnableIRQ+0x38>)
 800684a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	2001      	movs	r0, #1
 8006852:	fa00 f202 	lsl.w	r2, r0, r2
 8006856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	e000e100 	.word	0xe000e100

0800686c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	6039      	str	r1, [r7, #0]
 8006876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687c:	2b00      	cmp	r3, #0
 800687e:	db0a      	blt.n	8006896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	b2da      	uxtb	r2, r3
 8006884:	490c      	ldr	r1, [pc, #48]	; (80068b8 <__NVIC_SetPriority+0x4c>)
 8006886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688a:	0112      	lsls	r2, r2, #4
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	440b      	add	r3, r1
 8006890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006894:	e00a      	b.n	80068ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	b2da      	uxtb	r2, r3
 800689a:	4908      	ldr	r1, [pc, #32]	; (80068bc <__NVIC_SetPriority+0x50>)
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	3b04      	subs	r3, #4
 80068a4:	0112      	lsls	r2, r2, #4
 80068a6:	b2d2      	uxtb	r2, r2
 80068a8:	440b      	add	r3, r1
 80068aa:	761a      	strb	r2, [r3, #24]
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr
 80068b8:	e000e100 	.word	0xe000e100
 80068bc:	e000ed00 	.word	0xe000ed00

080068c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b089      	sub	sp, #36	; 0x24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f003 0307 	and.w	r3, r3, #7
 80068d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f1c3 0307 	rsb	r3, r3, #7
 80068da:	2b04      	cmp	r3, #4
 80068dc:	bf28      	it	cs
 80068de:	2304      	movcs	r3, #4
 80068e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	3304      	adds	r3, #4
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d902      	bls.n	80068f0 <NVIC_EncodePriority+0x30>
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	3b03      	subs	r3, #3
 80068ee:	e000      	b.n	80068f2 <NVIC_EncodePriority+0x32>
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f4:	f04f 32ff 	mov.w	r2, #4294967295
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	fa02 f303 	lsl.w	r3, r2, r3
 80068fe:	43da      	mvns	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	401a      	ands	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006908:	f04f 31ff 	mov.w	r1, #4294967295
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	fa01 f303 	lsl.w	r3, r1, r3
 8006912:	43d9      	mvns	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006918:	4313      	orrs	r3, r2
         );
}
 800691a:	4618      	mov	r0, r3
 800691c:	3724      	adds	r7, #36	; 0x24
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
	...

08006928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	3b01      	subs	r3, #1
 8006934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006938:	d301      	bcc.n	800693e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800693a:	2301      	movs	r3, #1
 800693c:	e00f      	b.n	800695e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800693e:	4a0a      	ldr	r2, [pc, #40]	; (8006968 <SysTick_Config+0x40>)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3b01      	subs	r3, #1
 8006944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006946:	210f      	movs	r1, #15
 8006948:	f04f 30ff 	mov.w	r0, #4294967295
 800694c:	f7ff ff8e 	bl	800686c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006950:	4b05      	ldr	r3, [pc, #20]	; (8006968 <SysTick_Config+0x40>)
 8006952:	2200      	movs	r2, #0
 8006954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006956:	4b04      	ldr	r3, [pc, #16]	; (8006968 <SysTick_Config+0x40>)
 8006958:	2207      	movs	r2, #7
 800695a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3708      	adds	r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	e000e010 	.word	0xe000e010

0800696c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f7ff ff29 	bl	80067cc <__NVIC_SetPriorityGrouping>
}
 800697a:	bf00      	nop
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b086      	sub	sp, #24
 8006986:	af00      	add	r7, sp, #0
 8006988:	4603      	mov	r3, r0
 800698a:	60b9      	str	r1, [r7, #8]
 800698c:	607a      	str	r2, [r7, #4]
 800698e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006990:	f7ff ff40 	bl	8006814 <__NVIC_GetPriorityGrouping>
 8006994:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	6978      	ldr	r0, [r7, #20]
 800699c:	f7ff ff90 	bl	80068c0 <NVIC_EncodePriority>
 80069a0:	4602      	mov	r2, r0
 80069a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069a6:	4611      	mov	r1, r2
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7ff ff5f 	bl	800686c <__NVIC_SetPriority>
}
 80069ae:	bf00      	nop
 80069b0:	3718      	adds	r7, #24
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	4603      	mov	r3, r0
 80069be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7ff ff33 	bl	8006830 <__NVIC_EnableIRQ>
}
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b082      	sub	sp, #8
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7ff ffa4 	bl	8006928 <SysTick_Config>
 80069e0:	4603      	mov	r3, r0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d00d      	beq.n	8006a1e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2204      	movs	r2, #4
 8006a06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	73fb      	strb	r3, [r7, #15]
 8006a1c:	e047      	b.n	8006aae <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f022 020e 	bic.w	r2, r2, #14
 8006a2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 0201 	bic.w	r2, r2, #1
 8006a3c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a52:	f003 021f 	and.w	r2, r3, #31
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8006a60:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006a6a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d00c      	beq.n	8006a8e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a82:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006a8c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	4798      	blx	r3
    }
  }
  return status;
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d101      	bne.n	8006aca <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e147      	b.n	8006d5a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d106      	bne.n	8006ae4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f7fd ff98 	bl	8004a14 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	699a      	ldr	r2, [r3, #24]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f022 0210 	bic.w	r2, r2, #16
 8006af2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006af4:	f7fe fbb8 	bl	8005268 <HAL_GetTick>
 8006af8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006afa:	e012      	b.n	8006b22 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006afc:	f7fe fbb4 	bl	8005268 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	2b0a      	cmp	r3, #10
 8006b08:	d90b      	bls.n	8006b22 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b0e:	f043 0201 	orr.w	r2, r3, #1
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2203      	movs	r2, #3
 8006b1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e11b      	b.n	8006d5a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	f003 0308 	and.w	r3, r3, #8
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d0e5      	beq.n	8006afc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	699a      	ldr	r2, [r3, #24]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 0201 	orr.w	r2, r2, #1
 8006b3e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b40:	f7fe fb92 	bl	8005268 <HAL_GetTick>
 8006b44:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006b46:	e012      	b.n	8006b6e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006b48:	f7fe fb8e 	bl	8005268 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b0a      	cmp	r3, #10
 8006b54:	d90b      	bls.n	8006b6e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b5a:	f043 0201 	orr.w	r2, r3, #1
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2203      	movs	r2, #3
 8006b66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e0f5      	b.n	8006d5a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	699b      	ldr	r3, [r3, #24]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0e5      	beq.n	8006b48 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f042 0202 	orr.w	r2, r2, #2
 8006b8a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a74      	ldr	r2, [pc, #464]	; (8006d64 <HAL_FDCAN_Init+0x2ac>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d103      	bne.n	8006b9e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006b96:	4a74      	ldr	r2, [pc, #464]	; (8006d68 <HAL_FDCAN_Init+0x2b0>)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	7c1b      	ldrb	r3, [r3, #16]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d108      	bne.n	8006bb8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	699a      	ldr	r2, [r3, #24]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bb4:	619a      	str	r2, [r3, #24]
 8006bb6:	e007      	b.n	8006bc8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	699a      	ldr	r2, [r3, #24]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bc6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	7c5b      	ldrb	r3, [r3, #17]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d108      	bne.n	8006be2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bde:	619a      	str	r2, [r3, #24]
 8006be0:	e007      	b.n	8006bf2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	699a      	ldr	r2, [r3, #24]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006bf0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	7c9b      	ldrb	r3, [r3, #18]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d108      	bne.n	8006c0c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	699a      	ldr	r2, [r3, #24]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c08:	619a      	str	r2, [r3, #24]
 8006c0a:	e007      	b.n	8006c1c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c1a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	699a      	ldr	r2, [r3, #24]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8006c40:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	691a      	ldr	r2, [r3, #16]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f022 0210 	bic.w	r2, r2, #16
 8006c50:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d108      	bne.n	8006c6c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	699a      	ldr	r2, [r3, #24]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f042 0204 	orr.w	r2, r2, #4
 8006c68:	619a      	str	r2, [r3, #24]
 8006c6a:	e02c      	b.n	8006cc6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d028      	beq.n	8006cc6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d01c      	beq.n	8006cb6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	699a      	ldr	r2, [r3, #24]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c8a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	691a      	ldr	r2, [r3, #16]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 0210 	orr.w	r2, r2, #16
 8006c9a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d110      	bne.n	8006cc6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	699a      	ldr	r2, [r3, #24]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0220 	orr.w	r2, r2, #32
 8006cb2:	619a      	str	r2, [r3, #24]
 8006cb4:	e007      	b.n	8006cc6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	699a      	ldr	r2, [r3, #24]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0220 	orr.w	r2, r2, #32
 8006cc4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006cd6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a1b      	ldr	r3, [r3, #32]
 8006cdc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006cde:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006cee:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006cf0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cfa:	d115      	bne.n	8006d28 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d00:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d06:	3b01      	subs	r3, #1
 8006d08:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d0a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d10:	3b01      	subs	r3, #1
 8006d12:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d14:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d24:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d26:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fc3c 	bl	80075bc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	40006400 	.word	0x40006400
 8006d68:	40006500 	.word	0x40006500

08006d6c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006d7c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006d7e:	7dfb      	ldrb	r3, [r7, #23]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d002      	beq.n	8006d8a <HAL_FDCAN_ConfigFilter+0x1e>
 8006d84:	7dfb      	ldrb	r3, [r7, #23]
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d13d      	bne.n	8006e06 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d119      	bne.n	8006dc6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006d9e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006da6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006dac:	4313      	orrs	r3, r2
 8006dae:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e01d      	b.n	8006e02 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	075a      	lsls	r2, r3, #29
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	079a      	lsls	r2, r3, #30
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	00db      	lsls	r3, r3, #3
 8006dec:	4413      	add	r3, r2
 8006dee:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3304      	adds	r3, #4
 8006dfa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	e006      	b.n	8006e14 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e0a:	f043 0202 	orr.w	r2, r3, #2
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
  }
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	371c      	adds	r7, #28
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d110      	bne.n	8006e56 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2202      	movs	r2, #2
 8006e38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	699a      	ldr	r2, [r3, #24]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f022 0201 	bic.w	r2, r2, #1
 8006e4a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8006e52:	2300      	movs	r3, #0
 8006e54:	e006      	b.n	8006e64 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e5a:	f043 0204 	orr.w	r2, r3, #4
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
  }
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d12c      	bne.n	8006ee2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d007      	beq.n	8006ea8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e023      	b.n	8006ef0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006eb0:	0c1b      	lsrs	r3, r3, #16
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	68b9      	ldr	r1, [r7, #8]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f000 fbd2 	bl	8007668 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2101      	movs	r1, #1
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	409a      	lsls	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	e006      	b.n	8006ef0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ee6:	f043 0208 	orr.w	r2, r3, #8
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
  }
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3718      	adds	r7, #24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b08b      	sub	sp, #44	; 0x2c
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
 8006f04:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006f0c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006f0e:	7efb      	ldrb	r3, [r7, #27]
 8006f10:	2b02      	cmp	r3, #2
 8006f12:	f040 80bc 	bne.w	800708e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b40      	cmp	r3, #64	; 0x40
 8006f1a:	d121      	bne.n	8006f60 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f24:	f003 030f 	and.w	r3, r3, #15
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d107      	bne.n	8006f3c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e0af      	b.n	800709c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f44:	0a1b      	lsrs	r3, r3, #8
 8006f46:	f003 0303 	and.w	r3, r3, #3
 8006f4a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8006f50:	69fa      	ldr	r2, [r7, #28]
 8006f52:	4613      	mov	r3, r2
 8006f54:	00db      	lsls	r3, r3, #3
 8006f56:	4413      	add	r3, r2
 8006f58:	00db      	lsls	r3, r3, #3
 8006f5a:	440b      	add	r3, r1
 8006f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f5e:	e020      	b.n	8006fa2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f68:	f003 030f 	and.w	r3, r3, #15
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d107      	bne.n	8006f80 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e08d      	b.n	800709c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	f003 0303 	and.w	r3, r3, #3
 8006f8e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006f94:	69fa      	ldr	r2, [r7, #28]
 8006f96:	4613      	mov	r3, r2
 8006f98:	00db      	lsls	r3, r3, #3
 8006f9a:	4413      	add	r3, r2
 8006f9c:	00db      	lsls	r3, r3, #3
 8006f9e:	440b      	add	r3, r1
 8006fa0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d107      	bne.n	8006fc6 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	0c9b      	lsrs	r3, r3, #18
 8006fbc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	e005      	b.n	8006fd2 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	3304      	adds	r3, #4
 8006fee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	0e1b      	lsrs	r3, r3, #24
 8007024:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800702c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	0fda      	lsrs	r2, r3, #31
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007038:	3304      	adds	r3, #4
 800703a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800703c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007040:	2300      	movs	r3, #0
 8007042:	623b      	str	r3, [r7, #32]
 8007044:	e00a      	b.n	800705c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	6a3b      	ldr	r3, [r7, #32]
 800704a:	441a      	add	r2, r3
 800704c:	6839      	ldr	r1, [r7, #0]
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	440b      	add	r3, r1
 8007052:	7812      	ldrb	r2, [r2, #0]
 8007054:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	3301      	adds	r3, #1
 800705a:	623b      	str	r3, [r7, #32]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	0c1b      	lsrs	r3, r3, #16
 8007062:	4a11      	ldr	r2, [pc, #68]	; (80070a8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8007064:	5cd3      	ldrb	r3, [r2, r3]
 8007066:	461a      	mov	r2, r3
 8007068:	6a3b      	ldr	r3, [r7, #32]
 800706a:	4293      	cmp	r3, r2
 800706c:	d3eb      	bcc.n	8007046 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	2b40      	cmp	r3, #64	; 0x40
 8007072:	d105      	bne.n	8007080 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	69fa      	ldr	r2, [r7, #28]
 800707a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800707e:	e004      	b.n	800708a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	e006      	b.n	800709c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007092:	f043 0208 	orr.w	r2, r3, #8
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
  }
}
 800709c:	4618      	mov	r0, r3
 800709e:	372c      	adds	r7, #44	; 0x2c
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	0800ff10 	.word	0x0800ff10

080070ac <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b087      	sub	sp, #28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80070be:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80070c0:	7dfb      	ldrb	r3, [r7, #23]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d003      	beq.n	80070ce <HAL_FDCAN_ActivateNotification+0x22>
 80070c6:	7dfb      	ldrb	r3, [r7, #23]
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	f040 80c8 	bne.w	800725e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d004      	beq.n	80070ea <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d03b      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d004      	beq.n	80070fe <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d031      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007104:	2b00      	cmp	r3, #0
 8007106:	d004      	beq.n	8007112 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	f003 0304 	and.w	r3, r3, #4
 800710e:	2b00      	cmp	r3, #0
 8007110:	d027      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007118:	2b00      	cmp	r3, #0
 800711a:	d004      	beq.n	8007126 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f003 0308 	and.w	r3, r3, #8
 8007122:	2b00      	cmp	r3, #0
 8007124:	d01d      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800712c:	2b00      	cmp	r3, #0
 800712e:	d004      	beq.n	800713a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	f003 0310 	and.w	r3, r3, #16
 8007136:	2b00      	cmp	r3, #0
 8007138:	d013      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007140:	2b00      	cmp	r3, #0
 8007142:	d004      	beq.n	800714e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	f003 0320 	and.w	r3, r3, #32
 800714a:	2b00      	cmp	r3, #0
 800714c:	d009      	beq.n	8007162 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00c      	beq.n	8007172 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d107      	bne.n	8007172 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f042 0201 	orr.w	r2, r2, #1
 8007170:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	f003 0307 	and.w	r3, r3, #7
 8007178:	2b00      	cmp	r3, #0
 800717a:	d004      	beq.n	8007186 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d13b      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800718c:	2b00      	cmp	r3, #0
 800718e:	d004      	beq.n	800719a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d131      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d004      	beq.n	80071ae <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f003 0304 	and.w	r3, r3, #4
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d127      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f003 0308 	and.w	r3, r3, #8
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d11d      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d004      	beq.n	80071d6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f003 0310 	and.w	r3, r3, #16
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d113      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d004      	beq.n	80071ea <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d109      	bne.n	80071fe <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00c      	beq.n	800720e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d007      	beq.n	800720e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f042 0202 	orr.w	r2, r2, #2
 800720c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007214:	2b00      	cmp	r3, #0
 8007216:	d009      	beq.n	800722c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	430a      	orrs	r2, r1
 8007228:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007232:	2b00      	cmp	r3, #0
 8007234:	d009      	beq.n	800724a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	430a      	orrs	r2, r1
 8007246:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	430a      	orrs	r2, r1
 8007258:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800725a:	2300      	movs	r3, #0
 800725c:	e006      	b.n	800726c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007262:	f043 0202 	orr.w	r2, r3, #2
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
  }
}
 800726c:	4618      	mov	r0, r3
 800726e:	371c      	adds	r7, #28
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b08a      	sub	sp, #40	; 0x28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007286:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800728a:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007294:	4013      	ands	r3, r2
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800729e:	f003 0307 	and.w	r3, r3, #7
 80072a2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072aa:	6a3a      	ldr	r2, [r7, #32]
 80072ac:	4013      	ands	r3, r2
 80072ae:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072ba:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c2:	69fa      	ldr	r2, [r7, #28]
 80072c4:	4013      	ands	r3, r2
 80072c6:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072ce:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80072d2:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072da:	69ba      	ldr	r2, [r7, #24]
 80072dc:	4013      	ands	r3, r2
 80072de:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072e6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80072ea:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f2:	697a      	ldr	r2, [r7, #20]
 80072f4:	4013      	ands	r3, r2
 80072f6:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00d      	beq.n	8007322 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800730c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007310:	2b00      	cmp	r3, #0
 8007312:	d006      	beq.n	8007322 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2240      	movs	r2, #64	; 0x40
 800731a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 f92e 	bl	800757e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800732c:	2b00      	cmp	r3, #0
 800732e:	d01b      	beq.n	8007368 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800733a:	2b00      	cmp	r3, #0
 800733c:	d014      	beq.n	8007368 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007346:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	4013      	ands	r3, r2
 8007354:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800735e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007360:	6939      	ldr	r1, [r7, #16]
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f8ec 	bl	8007540 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	2b00      	cmp	r3, #0
 800736c:	d007      	beq.n	800737e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007374:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007376:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 f8b6 	bl	80074ea <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d007      	beq.n	8007394 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6a3a      	ldr	r2, [r7, #32]
 800738a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800738c:	6a39      	ldr	r1, [r7, #32]
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7f9 fe04 	bl	8000f9c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d007      	beq.n	80073aa <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69fa      	ldr	r2, [r7, #28]
 80073a0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80073a2:	69f9      	ldr	r1, [r7, #28]
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f8ab 	bl	8007500 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00e      	beq.n	80073d6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d007      	beq.n	80073d6 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073ce:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f8a0 	bl	8007516 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d01a      	beq.n	800741a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d013      	beq.n	800741a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80073fa:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	4013      	ands	r3, r2
 8007408:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2280      	movs	r2, #128	; 0x80
 8007410:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007412:	68f9      	ldr	r1, [r7, #12]
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f888 	bl	800752a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007420:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00e      	beq.n	8007446 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800742e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d007      	beq.n	8007446 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800743e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f888 	bl	8007556 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800744c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00e      	beq.n	8007472 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800745a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d007      	beq.n	8007472 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800746a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f87c 	bl	800756a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007478:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d011      	beq.n	80074a4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00a      	beq.n	80074a4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007496:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800749c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d007      	beq.n	80074ba <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80074b2:	6979      	ldr	r1, [r7, #20]
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f876 	bl	80075a6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d009      	beq.n	80074d4 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d002      	beq.n	80074e2 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f858 	bl	8007592 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80074e2:	bf00      	nop
 80074e4:	3728      	adds	r7, #40	; 0x28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b083      	sub	sp, #12
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800750a:	bf00      	nop
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007516:	b480      	push	{r7}
 8007518:	b083      	sub	sp, #12
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800751e:	bf00      	nop
 8007520:	370c      	adds	r7, #12
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800754a:	bf00      	nop
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800755e:	bf00      	nop
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr

0800756a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800756a:	b480      	push	{r7}
 800756c:	b083      	sub	sp, #12
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007572:	bf00      	nop
 8007574:	370c      	adds	r7, #12
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr

0800757e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800757e:	b480      	push	{r7}
 8007580:	b083      	sub	sp, #12
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8007586:	bf00      	nop
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr

08007592 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007592:	b480      	push	{r7}
 8007594:	b083      	sub	sp, #12
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80075a6:	b480      	push	{r7}
 80075a8:	b083      	sub	sp, #12
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
 80075ae:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80075c4:	4b27      	ldr	r3, [pc, #156]	; (8007664 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80075c6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075d6:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075de:	041a      	lsls	r2, r3, #16
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075fc:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007604:	061a      	lsls	r2, r3, #24
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	430a      	orrs	r2, r1
 800760c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	60fb      	str	r3, [r7, #12]
 800763c:	e005      	b.n	800764a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3304      	adds	r3, #4
 8007648:	60fb      	str	r3, [r7, #12]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	429a      	cmp	r2, r3
 8007654:	d3f3      	bcc.n	800763e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	4000a400 	.word	0x4000a400

08007668 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8007668:	b480      	push	{r7}
 800766a:	b089      	sub	sp, #36	; 0x24
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10a      	bne.n	8007694 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8007686:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800768e:	4313      	orrs	r3, r2
 8007690:	61fb      	str	r3, [r7, #28]
 8007692:	e00a      	b.n	80076aa <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800769c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80076a2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80076a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076a8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076b4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80076ba:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80076c0:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80076c6:	4313      	orrs	r3, r2
 80076c8:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	4613      	mov	r3, r2
 80076d2:	00db      	lsls	r3, r3, #3
 80076d4:	4413      	add	r3, r2
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	440b      	add	r3, r1
 80076da:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	69fa      	ldr	r2, [r7, #28]
 80076e0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80076e2:	69bb      	ldr	r3, [r7, #24]
 80076e4:	3304      	adds	r3, #4
 80076e6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	3304      	adds	r3, #4
 80076f2:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80076f4:	2300      	movs	r3, #0
 80076f6:	617b      	str	r3, [r7, #20]
 80076f8:	e020      	b.n	800773c <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	3303      	adds	r3, #3
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	4413      	add	r3, r2
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	3302      	adds	r3, #2
 800770a:	6879      	ldr	r1, [r7, #4]
 800770c:	440b      	add	r3, r1
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007712:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	3301      	adds	r3, #1
 8007718:	6879      	ldr	r1, [r7, #4]
 800771a:	440b      	add	r3, r1
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007720:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007722:	6879      	ldr	r1, [r7, #4]
 8007724:	697a      	ldr	r2, [r7, #20]
 8007726:	440a      	add	r2, r1
 8007728:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800772a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	3304      	adds	r3, #4
 8007734:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	3304      	adds	r3, #4
 800773a:	617b      	str	r3, [r7, #20]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	0c1b      	lsrs	r3, r3, #16
 8007742:	4a06      	ldr	r2, [pc, #24]	; (800775c <FDCAN_CopyMessageToRAM+0xf4>)
 8007744:	5cd3      	ldrb	r3, [r2, r3]
 8007746:	461a      	mov	r2, r3
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	4293      	cmp	r3, r2
 800774c:	d3d5      	bcc.n	80076fa <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	3724      	adds	r7, #36	; 0x24
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	0800ff10 	.word	0x0800ff10

08007760 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b086      	sub	sp, #24
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800776e:	2300      	movs	r3, #0
 8007770:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007772:	4b24      	ldr	r3, [pc, #144]	; (8007804 <HAL_FLASH_Program+0xa4>)
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_FLASH_Program+0x1e>
 800777a:	2302      	movs	r3, #2
 800777c:	e03e      	b.n	80077fc <HAL_FLASH_Program+0x9c>
 800777e:	4b21      	ldr	r3, [pc, #132]	; (8007804 <HAL_FLASH_Program+0xa4>)
 8007780:	2201      	movs	r2, #1
 8007782:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007784:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007788:	f000 f8c0 	bl	800790c <FLASH_WaitForLastOperation>
 800778c:	4603      	mov	r3, r0
 800778e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8007790:	7dfb      	ldrb	r3, [r7, #23]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d12e      	bne.n	80077f4 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007796:	4b1b      	ldr	r3, [pc, #108]	; (8007804 <HAL_FLASH_Program+0xa4>)
 8007798:	2200      	movs	r2, #0
 800779a:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d107      	bne.n	80077b2 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80077a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077a6:	68b8      	ldr	r0, [r7, #8]
 80077a8:	f000 f904 	bl	80079b4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80077ac:	2301      	movs	r3, #1
 80077ae:	613b      	str	r3, [r7, #16]
 80077b0:	e010      	b.n	80077d4 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d002      	beq.n	80077be <HAL_FLASH_Program+0x5e>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d10a      	bne.n	80077d4 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	4619      	mov	r1, r3
 80077c2:	68b8      	ldr	r0, [r7, #8]
 80077c4:	f000 f91c 	bl	8007a00 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d102      	bne.n	80077d4 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80077ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80077d2:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80077d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80077d8:	f000 f898 	bl	800790c <FLASH_WaitForLastOperation>
 80077dc:	4603      	mov	r3, r0
 80077de:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d006      	beq.n	80077f4 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80077e6:	4b08      	ldr	r3, [pc, #32]	; (8007808 <HAL_FLASH_Program+0xa8>)
 80077e8:	695a      	ldr	r2, [r3, #20]
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	43db      	mvns	r3, r3
 80077ee:	4906      	ldr	r1, [pc, #24]	; (8007808 <HAL_FLASH_Program+0xa8>)
 80077f0:	4013      	ands	r3, r2
 80077f2:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80077f4:	4b03      	ldr	r3, [pc, #12]	; (8007804 <HAL_FLASH_Program+0xa4>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80077fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	2000000c 	.word	0x2000000c
 8007808:	40022000 	.word	0x40022000

0800780c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8007816:	4b0b      	ldr	r3, [pc, #44]	; (8007844 <HAL_FLASH_Unlock+0x38>)
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	2b00      	cmp	r3, #0
 800781c:	da0b      	bge.n	8007836 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800781e:	4b09      	ldr	r3, [pc, #36]	; (8007844 <HAL_FLASH_Unlock+0x38>)
 8007820:	4a09      	ldr	r2, [pc, #36]	; (8007848 <HAL_FLASH_Unlock+0x3c>)
 8007822:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007824:	4b07      	ldr	r3, [pc, #28]	; (8007844 <HAL_FLASH_Unlock+0x38>)
 8007826:	4a09      	ldr	r2, [pc, #36]	; (800784c <HAL_FLASH_Unlock+0x40>)
 8007828:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800782a:	4b06      	ldr	r3, [pc, #24]	; (8007844 <HAL_FLASH_Unlock+0x38>)
 800782c:	695b      	ldr	r3, [r3, #20]
 800782e:	2b00      	cmp	r3, #0
 8007830:	da01      	bge.n	8007836 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007836:	79fb      	ldrb	r3, [r7, #7]
}
 8007838:	4618      	mov	r0, r3
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr
 8007844:	40022000 	.word	0x40022000
 8007848:	45670123 	.word	0x45670123
 800784c:	cdef89ab 	.word	0xcdef89ab

08007850 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800785a:	4b09      	ldr	r3, [pc, #36]	; (8007880 <HAL_FLASH_Lock+0x30>)
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	4a08      	ldr	r2, [pc, #32]	; (8007880 <HAL_FLASH_Lock+0x30>)
 8007860:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007864:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8007866:	4b06      	ldr	r3, [pc, #24]	; (8007880 <HAL_FLASH_Lock+0x30>)
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	da01      	bge.n	8007872 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800786e:	2300      	movs	r3, #0
 8007870:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007872:	79fb      	ldrb	r3, [r7, #7]
}
 8007874:	4618      	mov	r0, r3
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr
 8007880:	40022000 	.word	0x40022000

08007884 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800788a:	2300      	movs	r3, #0
 800788c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800788e:	4b0d      	ldr	r3, [pc, #52]	; (80078c4 <HAL_FLASH_OB_Unlock+0x40>)
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00d      	beq.n	80078b6 <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800789a:	4b0a      	ldr	r3, [pc, #40]	; (80078c4 <HAL_FLASH_OB_Unlock+0x40>)
 800789c:	4a0a      	ldr	r2, [pc, #40]	; (80078c8 <HAL_FLASH_OB_Unlock+0x44>)
 800789e:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80078a0:	4b08      	ldr	r3, [pc, #32]	; (80078c4 <HAL_FLASH_OB_Unlock+0x40>)
 80078a2:	4a0a      	ldr	r2, [pc, #40]	; (80078cc <HAL_FLASH_OB_Unlock+0x48>)
 80078a4:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80078a6:	4b07      	ldr	r3, [pc, #28]	; (80078c4 <HAL_FLASH_OB_Unlock+0x40>)
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80078b6:	79fb      	ldrb	r3, [r7, #7]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr
 80078c4:	40022000 	.word	0x40022000
 80078c8:	08192a3b 	.word	0x08192a3b
 80078cc:	4c5d6e7f 	.word	0x4c5d6e7f

080078d0 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 80078d4:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <HAL_FLASH_OB_Launch+0x20>)
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	4a05      	ldr	r2, [pc, #20]	; (80078f0 <HAL_FLASH_OB_Launch+0x20>)
 80078da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80078de:	6153      	str	r3, [r2, #20]

  /* Wait for last operation to be completed */
  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 80078e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80078e4:	f000 f812 	bl	800790c <FLASH_WaitForLastOperation>
 80078e8:	4603      	mov	r3, r0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	40022000 	.word	0x40022000

080078f4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 80078f4:	b480      	push	{r7}
 80078f6:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 80078f8:	4b03      	ldr	r3, [pc, #12]	; (8007908 <HAL_FLASH_GetError+0x14>)
 80078fa:	685b      	ldr	r3, [r3, #4]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	2000000c 	.word	0x2000000c

0800790c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8007914:	f7fd fca8 	bl	8005268 <HAL_GetTick>
 8007918:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800791a:	e009      	b.n	8007930 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800791c:	f7fd fca4 	bl	8005268 <HAL_GetTick>
 8007920:	4602      	mov	r2, r0
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	429a      	cmp	r2, r3
 800792a:	d201      	bcs.n	8007930 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800792c:	2303      	movs	r3, #3
 800792e:	e038      	b.n	80079a2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8007930:	4b1e      	ldr	r3, [pc, #120]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800793c:	d0ee      	beq.n	800791c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800793e:	4b1b      	ldr	r3, [pc, #108]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007940:	691a      	ldr	r2, [r3, #16]
 8007942:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8007946:	4013      	ands	r3, r2
 8007948:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01e      	beq.n	800798e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8007950:	4b17      	ldr	r3, [pc, #92]	; (80079b0 <FLASH_WaitForLastOperation+0xa4>)
 8007952:	685a      	ldr	r2, [r3, #4]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4313      	orrs	r3, r2
 8007958:	4a15      	ldr	r2, [pc, #84]	; (80079b0 <FLASH_WaitForLastOperation+0xa4>)
 800795a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007962:	2b00      	cmp	r3, #0
 8007964:	d007      	beq.n	8007976 <FLASH_WaitForLastOperation+0x6a>
 8007966:	4b11      	ldr	r3, [pc, #68]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007968:	699a      	ldr	r2, [r3, #24]
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007970:	490e      	ldr	r1, [pc, #56]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007972:	4313      	orrs	r3, r2
 8007974:	618b      	str	r3, [r1, #24]
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800797c:	2b00      	cmp	r3, #0
 800797e:	d004      	beq.n	800798a <FLASH_WaitForLastOperation+0x7e>
 8007980:	4a0a      	ldr	r2, [pc, #40]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007988:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e009      	b.n	80079a2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800798e:	4b07      	ldr	r3, [pc, #28]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b01      	cmp	r3, #1
 8007998:	d102      	bne.n	80079a0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800799a:	4b04      	ldr	r3, [pc, #16]	; (80079ac <FLASH_WaitForLastOperation+0xa0>)
 800799c:	2201      	movs	r2, #1
 800799e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	40022000 	.word	0x40022000
 80079b0:	2000000c 	.word	0x2000000c

080079b4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80079c0:	4b0e      	ldr	r3, [pc, #56]	; (80079fc <FLASH_Program_DoubleWord+0x48>)
 80079c2:	695b      	ldr	r3, [r3, #20]
 80079c4:	4a0d      	ldr	r2, [pc, #52]	; (80079fc <FLASH_Program_DoubleWord+0x48>)
 80079c6:	f043 0301 	orr.w	r3, r3, #1
 80079ca:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	683a      	ldr	r2, [r7, #0]
 80079d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80079d2:	f3bf 8f6f 	isb	sy
}
 80079d6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80079d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079dc:	f04f 0200 	mov.w	r2, #0
 80079e0:	f04f 0300 	mov.w	r3, #0
 80079e4:	000a      	movs	r2, r1
 80079e6:	2300      	movs	r3, #0
 80079e8:	68f9      	ldr	r1, [r7, #12]
 80079ea:	3104      	adds	r1, #4
 80079ec:	4613      	mov	r3, r2
 80079ee:	600b      	str	r3, [r1, #0]
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	40022000 	.word	0x40022000

08007a00 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b089      	sub	sp, #36	; 0x24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8007a0a:	2340      	movs	r3, #64	; 0x40
 8007a0c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8007a16:	4b14      	ldr	r3, [pc, #80]	; (8007a68 <FLASH_Program_Fast+0x68>)
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	4a13      	ldr	r2, [pc, #76]	; (8007a68 <FLASH_Program_Fast+0x68>)
 8007a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a20:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a22:	f3ef 8310 	mrs	r3, PRIMASK
 8007a26:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a28:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8007a2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a2c:	b672      	cpsid	i
}
 8007a2e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	3304      	adds	r3, #4
 8007a42:	617b      	str	r3, [r7, #20]
    row_index--;
 8007a44:	7ffb      	ldrb	r3, [r7, #31]
 8007a46:	3b01      	subs	r3, #1
 8007a48:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8007a4a:	7ffb      	ldrb	r3, [r7, #31]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1ef      	bne.n	8007a30 <FLASH_Program_Fast+0x30>
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f383 8810 	msr	PRIMASK, r3
}
 8007a5a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8007a5c:	bf00      	nop
 8007a5e:	3724      	adds	r7, #36	; 0x24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	40022000 	.word	0x40022000

08007a6c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007a76:	4b47      	ldr	r3, [pc, #284]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d101      	bne.n	8007a82 <HAL_FLASHEx_Erase+0x16>
 8007a7e:	2302      	movs	r3, #2
 8007a80:	e083      	b.n	8007b8a <HAL_FLASHEx_Erase+0x11e>
 8007a82:	4b44      	ldr	r3, [pc, #272]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007a84:	2201      	movs	r2, #1
 8007a86:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007a88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a8c:	f7ff ff3e 	bl	800790c <FLASH_WaitForLastOperation>
 8007a90:	4603      	mov	r3, r0
 8007a92:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d173      	bne.n	8007b82 <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007a9a:	4b3e      	ldr	r3, [pc, #248]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8007aa0:	4b3d      	ldr	r3, [pc, #244]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d013      	beq.n	8007ad4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8007aac:	4b3a      	ldr	r3, [pc, #232]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d009      	beq.n	8007acc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8007ab8:	4b37      	ldr	r3, [pc, #220]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a36      	ldr	r2, [pc, #216]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007abe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ac2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8007ac4:	4b33      	ldr	r3, [pc, #204]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007ac6:	2203      	movs	r2, #3
 8007ac8:	771a      	strb	r2, [r3, #28]
 8007aca:	e016      	b.n	8007afa <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8007acc:	4b31      	ldr	r3, [pc, #196]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007ace:	2201      	movs	r2, #1
 8007ad0:	771a      	strb	r2, [r3, #28]
 8007ad2:	e012      	b.n	8007afa <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8007ad4:	4b30      	ldr	r3, [pc, #192]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d009      	beq.n	8007af4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8007ae0:	4b2d      	ldr	r3, [pc, #180]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a2c      	ldr	r2, [pc, #176]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007ae6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aea:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8007aec:	4b29      	ldr	r3, [pc, #164]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007aee:	2202      	movs	r2, #2
 8007af0:	771a      	strb	r2, [r3, #28]
 8007af2:	e002      	b.n	8007afa <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007af4:	4b27      	ldr	r3, [pc, #156]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d111      	bne.n	8007b26 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 f848 	bl	8007b9c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007b0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b10:	f7ff fefc 	bl	800790c <FLASH_WaitForLastOperation>
 8007b14:	4603      	mov	r3, r0
 8007b16:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8007b18:	4b1f      	ldr	r3, [pc, #124]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	4a1e      	ldr	r2, [pc, #120]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007b1e:	f023 0304 	bic.w	r3, r3, #4
 8007b22:	6153      	str	r3, [r2, #20]
 8007b24:	e02b      	b.n	8007b7e <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	f04f 32ff 	mov.w	r2, #4294967295
 8007b2c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	60bb      	str	r3, [r7, #8]
 8007b34:	e01b      	b.n	8007b6e <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	68b8      	ldr	r0, [r7, #8]
 8007b3e:	f000 f84b 	bl	8007bd8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007b42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b46:	f7ff fee1 	bl	800790c <FLASH_WaitForLastOperation>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8007b4e:	4b12      	ldr	r3, [pc, #72]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007b50:	695b      	ldr	r3, [r3, #20]
 8007b52:	4a11      	ldr	r2, [pc, #68]	; (8007b98 <HAL_FLASHEx_Erase+0x12c>)
 8007b54:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8007b58:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8007b5a:	7bfb      	ldrb	r3, [r7, #15]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d003      	beq.n	8007b68 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	601a      	str	r2, [r3, #0]
          break;
 8007b66:	e00a      	b.n	8007b7e <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	60bb      	str	r3, [r7, #8]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	689a      	ldr	r2, [r3, #8]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	4413      	add	r3, r2
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d3db      	bcc.n	8007b36 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8007b7e:	f000 f84f 	bl	8007c20 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007b82:	4b04      	ldr	r3, [pc, #16]	; (8007b94 <HAL_FLASHEx_Erase+0x128>)
 8007b84:	2200      	movs	r2, #0
 8007b86:	701a      	strb	r2, [r3, #0]

  return status;
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3710      	adds	r7, #16
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	2000000c 	.word	0x2000000c
 8007b98:	40022000 	.word	0x40022000

08007b9c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d005      	beq.n	8007bba <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8007bae:	4b09      	ldr	r3, [pc, #36]	; (8007bd4 <FLASH_MassErase+0x38>)
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	4a08      	ldr	r2, [pc, #32]	; (8007bd4 <FLASH_MassErase+0x38>)
 8007bb4:	f043 0304 	orr.w	r3, r3, #4
 8007bb8:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007bba:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <FLASH_MassErase+0x38>)
 8007bbc:	695b      	ldr	r3, [r3, #20]
 8007bbe:	4a05      	ldr	r2, [pc, #20]	; (8007bd4 <FLASH_MassErase+0x38>)
 8007bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bc4:	6153      	str	r3, [r2, #20]
}
 8007bc6:	bf00      	nop
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	40022000 	.word	0x40022000

08007bd8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8007be2:	4b0e      	ldr	r3, [pc, #56]	; (8007c1c <FLASH_PageErase+0x44>)
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	00db      	lsls	r3, r3, #3
 8007bee:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8007bf2:	490a      	ldr	r1, [pc, #40]	; (8007c1c <FLASH_PageErase+0x44>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8007bf8:	4b08      	ldr	r3, [pc, #32]	; (8007c1c <FLASH_PageErase+0x44>)
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	4a07      	ldr	r2, [pc, #28]	; (8007c1c <FLASH_PageErase+0x44>)
 8007bfe:	f043 0302 	orr.w	r3, r3, #2
 8007c02:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007c04:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <FLASH_PageErase+0x44>)
 8007c06:	695b      	ldr	r3, [r3, #20]
 8007c08:	4a04      	ldr	r2, [pc, #16]	; (8007c1c <FLASH_PageErase+0x44>)
 8007c0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c0e:	6153      	str	r3, [r2, #20]
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	40022000 	.word	0x40022000

08007c20 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8007c26:	4b21      	ldr	r3, [pc, #132]	; (8007cac <FLASH_FlushCaches+0x8c>)
 8007c28:	7f1b      	ldrb	r3, [r3, #28]
 8007c2a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8007c2c:	79fb      	ldrb	r3, [r7, #7]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d002      	beq.n	8007c38 <FLASH_FlushCaches+0x18>
 8007c32:	79fb      	ldrb	r3, [r7, #7]
 8007c34:	2b03      	cmp	r3, #3
 8007c36:	d117      	bne.n	8007c68 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007c38:	4b1d      	ldr	r3, [pc, #116]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a1c      	ldr	r2, [pc, #112]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c3e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c42:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007c44:	4b1a      	ldr	r3, [pc, #104]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a19      	ldr	r2, [pc, #100]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007c4e:	6013      	str	r3, [r2, #0]
 8007c50:	4b17      	ldr	r3, [pc, #92]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a16      	ldr	r2, [pc, #88]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c5a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007c5c:	4b14      	ldr	r3, [pc, #80]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a13      	ldr	r2, [pc, #76]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c66:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8007c68:	79fb      	ldrb	r3, [r7, #7]
 8007c6a:	2b02      	cmp	r3, #2
 8007c6c:	d002      	beq.n	8007c74 <FLASH_FlushCaches+0x54>
 8007c6e:	79fb      	ldrb	r3, [r7, #7]
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	d111      	bne.n	8007c98 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007c74:	4b0e      	ldr	r3, [pc, #56]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a0d      	ldr	r2, [pc, #52]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	4b0b      	ldr	r3, [pc, #44]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a0a      	ldr	r2, [pc, #40]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c8a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007c8c:	4b08      	ldr	r3, [pc, #32]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a07      	ldr	r2, [pc, #28]	; (8007cb0 <FLASH_FlushCaches+0x90>)
 8007c92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007c96:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007c98:	4b04      	ldr	r3, [pc, #16]	; (8007cac <FLASH_FlushCaches+0x8c>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	771a      	strb	r2, [r3, #28]
}
 8007c9e:	bf00      	nop
 8007ca0:	370c      	adds	r7, #12
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	2000000c 	.word	0x2000000c
 8007cb0:	40022000 	.word	0x40022000

08007cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b087      	sub	sp, #28
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007cc2:	e15a      	b.n	8007f7a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	2101      	movs	r1, #1
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f000 814c 	beq.w	8007f74 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f003 0303 	and.w	r3, r3, #3
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d005      	beq.n	8007cf4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d130      	bne.n	8007d56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	005b      	lsls	r3, r3, #1
 8007cfe:	2203      	movs	r2, #3
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	43db      	mvns	r3, r3
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	4013      	ands	r3, r2
 8007d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	68da      	ldr	r2, [r3, #12]
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	005b      	lsls	r3, r3, #1
 8007d14:	fa02 f303 	lsl.w	r3, r2, r3
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d32:	43db      	mvns	r3, r3
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	4013      	ands	r3, r2
 8007d38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	091b      	lsrs	r3, r3, #4
 8007d40:	f003 0201 	and.w	r2, r3, #1
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	f003 0303 	and.w	r3, r3, #3
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	d017      	beq.n	8007d92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	005b      	lsls	r3, r3, #1
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d72:	43db      	mvns	r3, r3
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	4013      	ands	r3, r2
 8007d78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	689a      	ldr	r2, [r3, #8]
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	005b      	lsls	r3, r3, #1
 8007d82:	fa02 f303 	lsl.w	r3, r2, r3
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f003 0303 	and.w	r3, r3, #3
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d123      	bne.n	8007de6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	08da      	lsrs	r2, r3, #3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	3208      	adds	r2, #8
 8007da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007daa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f003 0307 	and.w	r3, r3, #7
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	220f      	movs	r2, #15
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	43db      	mvns	r3, r3
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	691a      	ldr	r2, [r3, #16]
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	009b      	lsls	r3, r3, #2
 8007dce:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	08da      	lsrs	r2, r3, #3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3208      	adds	r2, #8
 8007de0:	6939      	ldr	r1, [r7, #16]
 8007de2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	2203      	movs	r2, #3
 8007df2:	fa02 f303 	lsl.w	r3, r2, r3
 8007df6:	43db      	mvns	r3, r3
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	f003 0203 	and.w	r2, r3, #3
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	005b      	lsls	r3, r3, #1
 8007e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e0e:	693a      	ldr	r2, [r7, #16]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f000 80a6 	beq.w	8007f74 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e28:	4b5b      	ldr	r3, [pc, #364]	; (8007f98 <HAL_GPIO_Init+0x2e4>)
 8007e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e2c:	4a5a      	ldr	r2, [pc, #360]	; (8007f98 <HAL_GPIO_Init+0x2e4>)
 8007e2e:	f043 0301 	orr.w	r3, r3, #1
 8007e32:	6613      	str	r3, [r2, #96]	; 0x60
 8007e34:	4b58      	ldr	r3, [pc, #352]	; (8007f98 <HAL_GPIO_Init+0x2e4>)
 8007e36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	60bb      	str	r3, [r7, #8]
 8007e3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e40:	4a56      	ldr	r2, [pc, #344]	; (8007f9c <HAL_GPIO_Init+0x2e8>)
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	089b      	lsrs	r3, r3, #2
 8007e46:	3302      	adds	r3, #2
 8007e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f003 0303 	and.w	r3, r3, #3
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	220f      	movs	r2, #15
 8007e58:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5c:	43db      	mvns	r3, r3
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	4013      	ands	r3, r2
 8007e62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007e6a:	d01f      	beq.n	8007eac <HAL_GPIO_Init+0x1f8>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a4c      	ldr	r2, [pc, #304]	; (8007fa0 <HAL_GPIO_Init+0x2ec>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d019      	beq.n	8007ea8 <HAL_GPIO_Init+0x1f4>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a4b      	ldr	r2, [pc, #300]	; (8007fa4 <HAL_GPIO_Init+0x2f0>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d013      	beq.n	8007ea4 <HAL_GPIO_Init+0x1f0>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a4a      	ldr	r2, [pc, #296]	; (8007fa8 <HAL_GPIO_Init+0x2f4>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d00d      	beq.n	8007ea0 <HAL_GPIO_Init+0x1ec>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a49      	ldr	r2, [pc, #292]	; (8007fac <HAL_GPIO_Init+0x2f8>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d007      	beq.n	8007e9c <HAL_GPIO_Init+0x1e8>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a48      	ldr	r2, [pc, #288]	; (8007fb0 <HAL_GPIO_Init+0x2fc>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d101      	bne.n	8007e98 <HAL_GPIO_Init+0x1e4>
 8007e94:	2305      	movs	r3, #5
 8007e96:	e00a      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007e98:	2306      	movs	r3, #6
 8007e9a:	e008      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007e9c:	2304      	movs	r3, #4
 8007e9e:	e006      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007ea0:	2303      	movs	r3, #3
 8007ea2:	e004      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e002      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e000      	b.n	8007eae <HAL_GPIO_Init+0x1fa>
 8007eac:	2300      	movs	r3, #0
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	f002 0203 	and.w	r2, r2, #3
 8007eb4:	0092      	lsls	r2, r2, #2
 8007eb6:	4093      	lsls	r3, r2
 8007eb8:	693a      	ldr	r2, [r7, #16]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ebe:	4937      	ldr	r1, [pc, #220]	; (8007f9c <HAL_GPIO_Init+0x2e8>)
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	089b      	lsrs	r3, r3, #2
 8007ec4:	3302      	adds	r3, #2
 8007ec6:	693a      	ldr	r2, [r7, #16]
 8007ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ecc:	4b39      	ldr	r3, [pc, #228]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	43db      	mvns	r3, r3
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4013      	ands	r3, r2
 8007eda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d003      	beq.n	8007ef0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007ef0:	4a30      	ldr	r2, [pc, #192]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007ef6:	4b2f      	ldr	r3, [pc, #188]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	43db      	mvns	r3, r3
 8007f00:	693a      	ldr	r2, [r7, #16]
 8007f02:	4013      	ands	r3, r2
 8007f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d003      	beq.n	8007f1a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007f1a:	4a26      	ldr	r2, [pc, #152]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007f20:	4b24      	ldr	r3, [pc, #144]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	43db      	mvns	r3, r3
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007f44:	4a1b      	ldr	r2, [pc, #108]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007f4a:	4b1a      	ldr	r3, [pc, #104]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	43db      	mvns	r3, r3
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	4013      	ands	r3, r2
 8007f58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007f6e:	4a11      	ldr	r2, [pc, #68]	; (8007fb4 <HAL_GPIO_Init+0x300>)
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	3301      	adds	r3, #1
 8007f78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	fa22 f303 	lsr.w	r3, r2, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f47f ae9d 	bne.w	8007cc4 <HAL_GPIO_Init+0x10>
  }
}
 8007f8a:	bf00      	nop
 8007f8c:	bf00      	nop
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr
 8007f98:	40021000 	.word	0x40021000
 8007f9c:	40010000 	.word	0x40010000
 8007fa0:	48000400 	.word	0x48000400
 8007fa4:	48000800 	.word	0x48000800
 8007fa8:	48000c00 	.word	0x48000c00
 8007fac:	48001000 	.word	0x48001000
 8007fb0:	48001400 	.word	0x48001400
 8007fb4:	40010400 	.word	0x40010400

08007fb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b085      	sub	sp, #20
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	887b      	ldrh	r3, [r7, #2]
 8007fca:	4013      	ands	r3, r2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	73fb      	strb	r3, [r7, #15]
 8007fd4:	e001      	b.n	8007fda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3714      	adds	r7, #20
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	807b      	strh	r3, [r7, #2]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ff8:	787b      	ldrb	r3, [r7, #1]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d003      	beq.n	8008006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007ffe:	887a      	ldrh	r2, [r7, #2]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008004:	e002      	b.n	800800c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008006:	887a      	ldrh	r2, [r7, #2]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d101      	bne.n	800802e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	e0bb      	b.n	80081a6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008034:	b2db      	uxtb	r3, r3
 8008036:	2b05      	cmp	r3, #5
 8008038:	d101      	bne.n	800803e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	e0b3      	b.n	80081a6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008044:	b2db      	uxtb	r3, r3
 8008046:	2b02      	cmp	r3, #2
 8008048:	d101      	bne.n	800804e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e0ab      	b.n	80081a6 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800804e:	4b58      	ldr	r3, [pc, #352]	; (80081b0 <HAL_OPAMP_Init+0x198>)
 8008050:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008052:	4a57      	ldr	r2, [pc, #348]	; (80081b0 <HAL_OPAMP_Init+0x198>)
 8008054:	f043 0301 	orr.w	r3, r3, #1
 8008058:	6613      	str	r3, [r2, #96]	; 0x60
 800805a:	4b55      	ldr	r3, [pc, #340]	; (80081b0 <HAL_OPAMP_Init+0x198>)
 800805c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	60bb      	str	r3, [r7, #8]
 8008064:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d103      	bne.n	800807a <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7fc fd34 	bl	8004ae8 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	2b40      	cmp	r3, #64	; 0x40
 8008086:	d003      	beq.n	8008090 <HAL_OPAMP_Init+0x78>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	2b60      	cmp	r3, #96	; 0x60
 800808e:	d133      	bne.n	80080f8 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f023 0110 	bic.w	r1, r3, #16
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	430a      	orrs	r2, r1
 80080a4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	4b41      	ldr	r3, [pc, #260]	; (80081b4 <HAL_OPAMP_Init+0x19c>)
 80080ae:	4013      	ands	r3, r2
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	6851      	ldr	r1, [r2, #4]
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	6892      	ldr	r2, [r2, #8]
 80080b8:	4311      	orrs	r1, r2
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	6912      	ldr	r2, [r2, #16]
 80080be:	430a      	orrs	r2, r1
 80080c0:	6879      	ldr	r1, [r7, #4]
 80080c2:	7d09      	ldrb	r1, [r1, #20]
 80080c4:	2901      	cmp	r1, #1
 80080c6:	d102      	bne.n	80080ce <HAL_OPAMP_Init+0xb6>
 80080c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080cc:	e000      	b.n	80080d0 <HAL_OPAMP_Init+0xb8>
 80080ce:	2100      	movs	r1, #0
 80080d0:	4311      	orrs	r1, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80080d6:	4311      	orrs	r1, r2
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80080dc:	4311      	orrs	r1, r2
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80080e2:	04d2      	lsls	r2, r2, #19
 80080e4:	4311      	orrs	r1, r2
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080ea:	0612      	lsls	r2, r2, #24
 80080ec:	4311      	orrs	r1, r2
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	6812      	ldr	r2, [r2, #0]
 80080f2:	430b      	orrs	r3, r1
 80080f4:	6013      	str	r3, [r2, #0]
 80080f6:	e035      	b.n	8008164 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f023 0110 	bic.w	r1, r3, #16
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	430a      	orrs	r2, r1
 800810c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	4b27      	ldr	r3, [pc, #156]	; (80081b4 <HAL_OPAMP_Init+0x19c>)
 8008116:	4013      	ands	r3, r2
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	6851      	ldr	r1, [r2, #4]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	6892      	ldr	r2, [r2, #8]
 8008120:	4311      	orrs	r1, r2
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	68d2      	ldr	r2, [r2, #12]
 8008126:	4311      	orrs	r1, r2
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	6912      	ldr	r2, [r2, #16]
 800812c:	430a      	orrs	r2, r1
 800812e:	6879      	ldr	r1, [r7, #4]
 8008130:	7d09      	ldrb	r1, [r1, #20]
 8008132:	2901      	cmp	r1, #1
 8008134:	d102      	bne.n	800813c <HAL_OPAMP_Init+0x124>
 8008136:	f44f 7180 	mov.w	r1, #256	; 0x100
 800813a:	e000      	b.n	800813e <HAL_OPAMP_Init+0x126>
 800813c:	2100      	movs	r1, #0
 800813e:	4311      	orrs	r1, r2
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008144:	4311      	orrs	r1, r2
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800814a:	4311      	orrs	r1, r2
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008150:	04d2      	lsls	r2, r2, #19
 8008152:	4311      	orrs	r1, r2
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008158:	0612      	lsls	r2, r2, #24
 800815a:	4311      	orrs	r1, r2
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	6812      	ldr	r2, [r2, #0]
 8008160:	430b      	orrs	r3, r1
 8008162:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	2b00      	cmp	r3, #0
 800816c:	db10      	blt.n	8008190 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	699a      	ldr	r2, [r3, #24]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	69db      	ldr	r3, [r3, #28]
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a1b      	ldr	r3, [r3, #32]
 8008186:	431a      	orrs	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	430a      	orrs	r2, r1
 800818e:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b00      	cmp	r3, #0
 800819a:	d103      	bne.n	80081a4 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
 80081ae:	bf00      	nop
 80081b0:	40021000 	.word	0x40021000
 80081b4:	e0003e11 	.word	0xe0003e11

080081b8 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b085      	sub	sp, #20
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081c0:	2300      	movs	r3, #0
 80081c2:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d102      	bne.n	80081d0 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	73fb      	strb	r3, [r7, #15]
 80081ce:	e01d      	b.n	800820c <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	2b05      	cmp	r3, #5
 80081da:	d102      	bne.n	80081e2 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	73fb      	strb	r3, [r7, #15]
 80081e0:	e014      	b.n	800820c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d10c      	bne.n	8008208 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f042 0201 	orr.w	r2, r2, #1
 80081fc:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2204      	movs	r2, #4
 8008202:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008206:	e001      	b.n	800820c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3714      	adds	r7, #20
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr
	...

0800821c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d141      	bne.n	80082ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800822a:	4b4b      	ldr	r3, [pc, #300]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008236:	d131      	bne.n	800829c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008238:	4b47      	ldr	r3, [pc, #284]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800823a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800823e:	4a46      	ldr	r2, [pc, #280]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008244:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008248:	4b43      	ldr	r3, [pc, #268]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008250:	4a41      	ldr	r2, [pc, #260]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008256:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008258:	4b40      	ldr	r3, [pc, #256]	; (800835c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2232      	movs	r2, #50	; 0x32
 800825e:	fb02 f303 	mul.w	r3, r2, r3
 8008262:	4a3f      	ldr	r2, [pc, #252]	; (8008360 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008264:	fba2 2303 	umull	r2, r3, r2, r3
 8008268:	0c9b      	lsrs	r3, r3, #18
 800826a:	3301      	adds	r3, #1
 800826c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800826e:	e002      	b.n	8008276 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	3b01      	subs	r3, #1
 8008274:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008276:	4b38      	ldr	r3, [pc, #224]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800827e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008282:	d102      	bne.n	800828a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1f2      	bne.n	8008270 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800828a:	4b33      	ldr	r3, [pc, #204]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008296:	d158      	bne.n	800834a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008298:	2303      	movs	r3, #3
 800829a:	e057      	b.n	800834c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800829c:	4b2e      	ldr	r3, [pc, #184]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800829e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082a2:	4a2d      	ldr	r2, [pc, #180]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80082ac:	e04d      	b.n	800834a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b4:	d141      	bne.n	800833a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80082b6:	4b28      	ldr	r3, [pc, #160]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80082be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c2:	d131      	bne.n	8008328 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80082c4:	4b24      	ldr	r3, [pc, #144]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082ca:	4a23      	ldr	r2, [pc, #140]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80082d4:	4b20      	ldr	r3, [pc, #128]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80082dc:	4a1e      	ldr	r2, [pc, #120]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80082e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80082e4:	4b1d      	ldr	r3, [pc, #116]	; (800835c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2232      	movs	r2, #50	; 0x32
 80082ea:	fb02 f303 	mul.w	r3, r2, r3
 80082ee:	4a1c      	ldr	r2, [pc, #112]	; (8008360 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80082f0:	fba2 2303 	umull	r2, r3, r2, r3
 80082f4:	0c9b      	lsrs	r3, r3, #18
 80082f6:	3301      	adds	r3, #1
 80082f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082fa:	e002      	b.n	8008302 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	3b01      	subs	r3, #1
 8008300:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008302:	4b15      	ldr	r3, [pc, #84]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800830a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800830e:	d102      	bne.n	8008316 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1f2      	bne.n	80082fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008316:	4b10      	ldr	r3, [pc, #64]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800831e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008322:	d112      	bne.n	800834a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e011      	b.n	800834c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008328:	4b0b      	ldr	r3, [pc, #44]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800832a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800832e:	4a0a      	ldr	r2, [pc, #40]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008330:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008334:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008338:	e007      	b.n	800834a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800833a:	4b07      	ldr	r3, [pc, #28]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008342:	4a05      	ldr	r2, [pc, #20]	; (8008358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008344:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008348:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr
 8008358:	40007000 	.word	0x40007000
 800835c:	20000000 	.word	0x20000000
 8008360:	431bde83 	.word	0x431bde83

08008364 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b088      	sub	sp, #32
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d101      	bne.n	8008376 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008372:	2301      	movs	r3, #1
 8008374:	e306      	b.n	8008984 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 0301 	and.w	r3, r3, #1
 800837e:	2b00      	cmp	r3, #0
 8008380:	d075      	beq.n	800846e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008382:	4b97      	ldr	r3, [pc, #604]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f003 030c 	and.w	r3, r3, #12
 800838a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800838c:	4b94      	ldr	r3, [pc, #592]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f003 0303 	and.w	r3, r3, #3
 8008394:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	2b0c      	cmp	r3, #12
 800839a:	d102      	bne.n	80083a2 <HAL_RCC_OscConfig+0x3e>
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d002      	beq.n	80083a8 <HAL_RCC_OscConfig+0x44>
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	2b08      	cmp	r3, #8
 80083a6:	d10b      	bne.n	80083c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083a8:	4b8d      	ldr	r3, [pc, #564]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d05b      	beq.n	800846c <HAL_RCC_OscConfig+0x108>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d157      	bne.n	800846c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e2e1      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083c8:	d106      	bne.n	80083d8 <HAL_RCC_OscConfig+0x74>
 80083ca:	4b85      	ldr	r3, [pc, #532]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a84      	ldr	r2, [pc, #528]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083d4:	6013      	str	r3, [r2, #0]
 80083d6:	e01d      	b.n	8008414 <HAL_RCC_OscConfig+0xb0>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80083e0:	d10c      	bne.n	80083fc <HAL_RCC_OscConfig+0x98>
 80083e2:	4b7f      	ldr	r3, [pc, #508]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a7e      	ldr	r2, [pc, #504]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083ec:	6013      	str	r3, [r2, #0]
 80083ee:	4b7c      	ldr	r3, [pc, #496]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a7b      	ldr	r2, [pc, #492]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083f8:	6013      	str	r3, [r2, #0]
 80083fa:	e00b      	b.n	8008414 <HAL_RCC_OscConfig+0xb0>
 80083fc:	4b78      	ldr	r3, [pc, #480]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a77      	ldr	r2, [pc, #476]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	4b75      	ldr	r3, [pc, #468]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a74      	ldr	r2, [pc, #464]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800840e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008412:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d013      	beq.n	8008444 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800841c:	f7fc ff24 	bl	8005268 <HAL_GetTick>
 8008420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008422:	e008      	b.n	8008436 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008424:	f7fc ff20 	bl	8005268 <HAL_GetTick>
 8008428:	4602      	mov	r2, r0
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	2b64      	cmp	r3, #100	; 0x64
 8008430:	d901      	bls.n	8008436 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e2a6      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008436:	4b6a      	ldr	r3, [pc, #424]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0f0      	beq.n	8008424 <HAL_RCC_OscConfig+0xc0>
 8008442:	e014      	b.n	800846e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008444:	f7fc ff10 	bl	8005268 <HAL_GetTick>
 8008448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800844a:	e008      	b.n	800845e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800844c:	f7fc ff0c 	bl	8005268 <HAL_GetTick>
 8008450:	4602      	mov	r2, r0
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	2b64      	cmp	r3, #100	; 0x64
 8008458:	d901      	bls.n	800845e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800845a:	2303      	movs	r3, #3
 800845c:	e292      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800845e:	4b60      	ldr	r3, [pc, #384]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1f0      	bne.n	800844c <HAL_RCC_OscConfig+0xe8>
 800846a:	e000      	b.n	800846e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800846c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0302 	and.w	r3, r3, #2
 8008476:	2b00      	cmp	r3, #0
 8008478:	d075      	beq.n	8008566 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800847a:	4b59      	ldr	r3, [pc, #356]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 030c 	and.w	r3, r3, #12
 8008482:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008484:	4b56      	ldr	r3, [pc, #344]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	f003 0303 	and.w	r3, r3, #3
 800848c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	2b0c      	cmp	r3, #12
 8008492:	d102      	bne.n	800849a <HAL_RCC_OscConfig+0x136>
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	2b02      	cmp	r3, #2
 8008498:	d002      	beq.n	80084a0 <HAL_RCC_OscConfig+0x13c>
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	2b04      	cmp	r3, #4
 800849e:	d11f      	bne.n	80084e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084a0:	4b4f      	ldr	r3, [pc, #316]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <HAL_RCC_OscConfig+0x154>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e265      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084b8:	4b49      	ldr	r3, [pc, #292]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	061b      	lsls	r3, r3, #24
 80084c6:	4946      	ldr	r1, [pc, #280]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80084cc:	4b45      	ldr	r3, [pc, #276]	; (80085e4 <HAL_RCC_OscConfig+0x280>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7fc fe7d 	bl	80051d0 <HAL_InitTick>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d043      	beq.n	8008564 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e251      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d023      	beq.n	8008530 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084e8:	4b3d      	ldr	r3, [pc, #244]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a3c      	ldr	r2, [pc, #240]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80084ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084f4:	f7fc feb8 	bl	8005268 <HAL_GetTick>
 80084f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80084fa:	e008      	b.n	800850e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084fc:	f7fc feb4 	bl	8005268 <HAL_GetTick>
 8008500:	4602      	mov	r2, r0
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	1ad3      	subs	r3, r2, r3
 8008506:	2b02      	cmp	r3, #2
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e23a      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800850e:	4b34      	ldr	r3, [pc, #208]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008516:	2b00      	cmp	r3, #0
 8008518:	d0f0      	beq.n	80084fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800851a:	4b31      	ldr	r3, [pc, #196]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	061b      	lsls	r3, r3, #24
 8008528:	492d      	ldr	r1, [pc, #180]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800852a:	4313      	orrs	r3, r2
 800852c:	604b      	str	r3, [r1, #4]
 800852e:	e01a      	b.n	8008566 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008530:	4b2b      	ldr	r3, [pc, #172]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a2a      	ldr	r2, [pc, #168]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008536:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800853a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800853c:	f7fc fe94 	bl	8005268 <HAL_GetTick>
 8008540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008542:	e008      	b.n	8008556 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008544:	f7fc fe90 	bl	8005268 <HAL_GetTick>
 8008548:	4602      	mov	r2, r0
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b02      	cmp	r3, #2
 8008550:	d901      	bls.n	8008556 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e216      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008556:	4b22      	ldr	r3, [pc, #136]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1f0      	bne.n	8008544 <HAL_RCC_OscConfig+0x1e0>
 8008562:	e000      	b.n	8008566 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008564:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0308 	and.w	r3, r3, #8
 800856e:	2b00      	cmp	r3, #0
 8008570:	d041      	beq.n	80085f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d01c      	beq.n	80085b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800857a:	4b19      	ldr	r3, [pc, #100]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 800857c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008580:	4a17      	ldr	r2, [pc, #92]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 8008582:	f043 0301 	orr.w	r3, r3, #1
 8008586:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800858a:	f7fc fe6d 	bl	8005268 <HAL_GetTick>
 800858e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008590:	e008      	b.n	80085a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008592:	f7fc fe69 	bl	8005268 <HAL_GetTick>
 8008596:	4602      	mov	r2, r0
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	2b02      	cmp	r3, #2
 800859e:	d901      	bls.n	80085a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e1ef      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80085a4:	4b0e      	ldr	r3, [pc, #56]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80085a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d0ef      	beq.n	8008592 <HAL_RCC_OscConfig+0x22e>
 80085b2:	e020      	b.n	80085f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085b4:	4b0a      	ldr	r3, [pc, #40]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80085b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085ba:	4a09      	ldr	r2, [pc, #36]	; (80085e0 <HAL_RCC_OscConfig+0x27c>)
 80085bc:	f023 0301 	bic.w	r3, r3, #1
 80085c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085c4:	f7fc fe50 	bl	8005268 <HAL_GetTick>
 80085c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80085ca:	e00d      	b.n	80085e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085cc:	f7fc fe4c 	bl	8005268 <HAL_GetTick>
 80085d0:	4602      	mov	r2, r0
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d906      	bls.n	80085e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e1d2      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
 80085de:	bf00      	nop
 80085e0:	40021000 	.word	0x40021000
 80085e4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80085e8:	4b8c      	ldr	r3, [pc, #560]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80085ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1ea      	bne.n	80085cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 0304 	and.w	r3, r3, #4
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f000 80a6 	beq.w	8008750 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008604:	2300      	movs	r3, #0
 8008606:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008608:	4b84      	ldr	r3, [pc, #528]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 800860a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800860c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d101      	bne.n	8008618 <HAL_RCC_OscConfig+0x2b4>
 8008614:	2301      	movs	r3, #1
 8008616:	e000      	b.n	800861a <HAL_RCC_OscConfig+0x2b6>
 8008618:	2300      	movs	r3, #0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00d      	beq.n	800863a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800861e:	4b7f      	ldr	r3, [pc, #508]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008622:	4a7e      	ldr	r2, [pc, #504]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008628:	6593      	str	r3, [r2, #88]	; 0x58
 800862a:	4b7c      	ldr	r3, [pc, #496]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 800862c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800862e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008632:	60fb      	str	r3, [r7, #12]
 8008634:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008636:	2301      	movs	r3, #1
 8008638:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800863a:	4b79      	ldr	r3, [pc, #484]	; (8008820 <HAL_RCC_OscConfig+0x4bc>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008642:	2b00      	cmp	r3, #0
 8008644:	d118      	bne.n	8008678 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008646:	4b76      	ldr	r3, [pc, #472]	; (8008820 <HAL_RCC_OscConfig+0x4bc>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a75      	ldr	r2, [pc, #468]	; (8008820 <HAL_RCC_OscConfig+0x4bc>)
 800864c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008650:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008652:	f7fc fe09 	bl	8005268 <HAL_GetTick>
 8008656:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008658:	e008      	b.n	800866c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800865a:	f7fc fe05 	bl	8005268 <HAL_GetTick>
 800865e:	4602      	mov	r2, r0
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	1ad3      	subs	r3, r2, r3
 8008664:	2b02      	cmp	r3, #2
 8008666:	d901      	bls.n	800866c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e18b      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800866c:	4b6c      	ldr	r3, [pc, #432]	; (8008820 <HAL_RCC_OscConfig+0x4bc>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008674:	2b00      	cmp	r3, #0
 8008676:	d0f0      	beq.n	800865a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d108      	bne.n	8008692 <HAL_RCC_OscConfig+0x32e>
 8008680:	4b66      	ldr	r3, [pc, #408]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008686:	4a65      	ldr	r2, [pc, #404]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008688:	f043 0301 	orr.w	r3, r3, #1
 800868c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008690:	e024      	b.n	80086dc <HAL_RCC_OscConfig+0x378>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	2b05      	cmp	r3, #5
 8008698:	d110      	bne.n	80086bc <HAL_RCC_OscConfig+0x358>
 800869a:	4b60      	ldr	r3, [pc, #384]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 800869c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086a0:	4a5e      	ldr	r2, [pc, #376]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086a2:	f043 0304 	orr.w	r3, r3, #4
 80086a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086aa:	4b5c      	ldr	r3, [pc, #368]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086b0:	4a5a      	ldr	r2, [pc, #360]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086b2:	f043 0301 	orr.w	r3, r3, #1
 80086b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086ba:	e00f      	b.n	80086dc <HAL_RCC_OscConfig+0x378>
 80086bc:	4b57      	ldr	r3, [pc, #348]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086c2:	4a56      	ldr	r2, [pc, #344]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086c4:	f023 0301 	bic.w	r3, r3, #1
 80086c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086cc:	4b53      	ldr	r3, [pc, #332]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086d2:	4a52      	ldr	r2, [pc, #328]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80086d4:	f023 0304 	bic.w	r3, r3, #4
 80086d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d016      	beq.n	8008712 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e4:	f7fc fdc0 	bl	8005268 <HAL_GetTick>
 80086e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086ea:	e00a      	b.n	8008702 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086ec:	f7fc fdbc 	bl	8005268 <HAL_GetTick>
 80086f0:	4602      	mov	r2, r0
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d901      	bls.n	8008702 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e140      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008702:	4b46      	ldr	r3, [pc, #280]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008708:	f003 0302 	and.w	r3, r3, #2
 800870c:	2b00      	cmp	r3, #0
 800870e:	d0ed      	beq.n	80086ec <HAL_RCC_OscConfig+0x388>
 8008710:	e015      	b.n	800873e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008712:	f7fc fda9 	bl	8005268 <HAL_GetTick>
 8008716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008718:	e00a      	b.n	8008730 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800871a:	f7fc fda5 	bl	8005268 <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	f241 3288 	movw	r2, #5000	; 0x1388
 8008728:	4293      	cmp	r3, r2
 800872a:	d901      	bls.n	8008730 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800872c:	2303      	movs	r3, #3
 800872e:	e129      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008730:	4b3a      	ldr	r3, [pc, #232]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008736:	f003 0302 	and.w	r3, r3, #2
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1ed      	bne.n	800871a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800873e:	7ffb      	ldrb	r3, [r7, #31]
 8008740:	2b01      	cmp	r3, #1
 8008742:	d105      	bne.n	8008750 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008744:	4b35      	ldr	r3, [pc, #212]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008748:	4a34      	ldr	r2, [pc, #208]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 800874a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800874e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b00      	cmp	r3, #0
 800875a:	d03c      	beq.n	80087d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d01c      	beq.n	800879e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008764:	4b2d      	ldr	r3, [pc, #180]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008766:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800876a:	4a2c      	ldr	r2, [pc, #176]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 800876c:	f043 0301 	orr.w	r3, r3, #1
 8008770:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008774:	f7fc fd78 	bl	8005268 <HAL_GetTick>
 8008778:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800877a:	e008      	b.n	800878e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800877c:	f7fc fd74 	bl	8005268 <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b02      	cmp	r3, #2
 8008788:	d901      	bls.n	800878e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e0fa      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800878e:	4b23      	ldr	r3, [pc, #140]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 8008790:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008794:	f003 0302 	and.w	r3, r3, #2
 8008798:	2b00      	cmp	r3, #0
 800879a:	d0ef      	beq.n	800877c <HAL_RCC_OscConfig+0x418>
 800879c:	e01b      	b.n	80087d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800879e:	4b1f      	ldr	r3, [pc, #124]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087a4:	4a1d      	ldr	r2, [pc, #116]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087a6:	f023 0301 	bic.w	r3, r3, #1
 80087aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087ae:	f7fc fd5b 	bl	8005268 <HAL_GetTick>
 80087b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80087b4:	e008      	b.n	80087c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087b6:	f7fc fd57 	bl	8005268 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d901      	bls.n	80087c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e0dd      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80087c8:	4b14      	ldr	r3, [pc, #80]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1ef      	bne.n	80087b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 80d1 	beq.w	8008982 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80087e0:	4b0e      	ldr	r3, [pc, #56]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	f003 030c 	and.w	r3, r3, #12
 80087e8:	2b0c      	cmp	r3, #12
 80087ea:	f000 808b 	beq.w	8008904 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d15e      	bne.n	80088b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087f6:	4b09      	ldr	r3, [pc, #36]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a08      	ldr	r2, [pc, #32]	; (800881c <HAL_RCC_OscConfig+0x4b8>)
 80087fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008802:	f7fc fd31 	bl	8005268 <HAL_GetTick>
 8008806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008808:	e00c      	b.n	8008824 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800880a:	f7fc fd2d 	bl	8005268 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b02      	cmp	r3, #2
 8008816:	d905      	bls.n	8008824 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e0b3      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
 800881c:	40021000 	.word	0x40021000
 8008820:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008824:	4b59      	ldr	r3, [pc, #356]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1ec      	bne.n	800880a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008830:	4b56      	ldr	r3, [pc, #344]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008832:	68da      	ldr	r2, [r3, #12]
 8008834:	4b56      	ldr	r3, [pc, #344]	; (8008990 <HAL_RCC_OscConfig+0x62c>)
 8008836:	4013      	ands	r3, r2
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	6a11      	ldr	r1, [r2, #32]
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008840:	3a01      	subs	r2, #1
 8008842:	0112      	lsls	r2, r2, #4
 8008844:	4311      	orrs	r1, r2
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800884a:	0212      	lsls	r2, r2, #8
 800884c:	4311      	orrs	r1, r2
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008852:	0852      	lsrs	r2, r2, #1
 8008854:	3a01      	subs	r2, #1
 8008856:	0552      	lsls	r2, r2, #21
 8008858:	4311      	orrs	r1, r2
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800885e:	0852      	lsrs	r2, r2, #1
 8008860:	3a01      	subs	r2, #1
 8008862:	0652      	lsls	r2, r2, #25
 8008864:	4311      	orrs	r1, r2
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800886a:	06d2      	lsls	r2, r2, #27
 800886c:	430a      	orrs	r2, r1
 800886e:	4947      	ldr	r1, [pc, #284]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008870:	4313      	orrs	r3, r2
 8008872:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008874:	4b45      	ldr	r3, [pc, #276]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a44      	ldr	r2, [pc, #272]	; (800898c <HAL_RCC_OscConfig+0x628>)
 800887a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800887e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008880:	4b42      	ldr	r3, [pc, #264]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	4a41      	ldr	r2, [pc, #260]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800888a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800888c:	f7fc fcec 	bl	8005268 <HAL_GetTick>
 8008890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008892:	e008      	b.n	80088a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008894:	f7fc fce8 	bl	8005268 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	2b02      	cmp	r3, #2
 80088a0:	d901      	bls.n	80088a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80088a2:	2303      	movs	r3, #3
 80088a4:	e06e      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088a6:	4b39      	ldr	r3, [pc, #228]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d0f0      	beq.n	8008894 <HAL_RCC_OscConfig+0x530>
 80088b2:	e066      	b.n	8008982 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088b4:	4b35      	ldr	r3, [pc, #212]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a34      	ldr	r2, [pc, #208]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088be:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80088c0:	4b32      	ldr	r3, [pc, #200]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	4a31      	ldr	r2, [pc, #196]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088c6:	f023 0303 	bic.w	r3, r3, #3
 80088ca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80088cc:	4b2f      	ldr	r3, [pc, #188]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	4a2e      	ldr	r2, [pc, #184]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088d2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80088d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088dc:	f7fc fcc4 	bl	8005268 <HAL_GetTick>
 80088e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088e2:	e008      	b.n	80088f6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088e4:	f7fc fcc0 	bl	8005268 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d901      	bls.n	80088f6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e046      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088f6:	4b25      	ldr	r3, [pc, #148]	; (800898c <HAL_RCC_OscConfig+0x628>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1f0      	bne.n	80088e4 <HAL_RCC_OscConfig+0x580>
 8008902:	e03e      	b.n	8008982 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	69db      	ldr	r3, [r3, #28]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e039      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008910:	4b1e      	ldr	r3, [pc, #120]	; (800898c <HAL_RCC_OscConfig+0x628>)
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f003 0203 	and.w	r2, r3, #3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6a1b      	ldr	r3, [r3, #32]
 8008920:	429a      	cmp	r2, r3
 8008922:	d12c      	bne.n	800897e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892e:	3b01      	subs	r3, #1
 8008930:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008932:	429a      	cmp	r2, r3
 8008934:	d123      	bne.n	800897e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008940:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008942:	429a      	cmp	r2, r3
 8008944:	d11b      	bne.n	800897e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008950:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008952:	429a      	cmp	r2, r3
 8008954:	d113      	bne.n	800897e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008960:	085b      	lsrs	r3, r3, #1
 8008962:	3b01      	subs	r3, #1
 8008964:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008966:	429a      	cmp	r2, r3
 8008968:	d109      	bne.n	800897e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008974:	085b      	lsrs	r3, r3, #1
 8008976:	3b01      	subs	r3, #1
 8008978:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800897a:	429a      	cmp	r2, r3
 800897c:	d001      	beq.n	8008982 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e000      	b.n	8008984 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8008982:	2300      	movs	r3, #0
}
 8008984:	4618      	mov	r0, r3
 8008986:	3720      	adds	r7, #32
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	40021000 	.word	0x40021000
 8008990:	019f800c 	.word	0x019f800c

08008994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800899e:	2300      	movs	r3, #0
 80089a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d101      	bne.n	80089ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e11e      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80089ac:	4b91      	ldr	r3, [pc, #580]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f003 030f 	and.w	r3, r3, #15
 80089b4:	683a      	ldr	r2, [r7, #0]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d910      	bls.n	80089dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089ba:	4b8e      	ldr	r3, [pc, #568]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f023 020f 	bic.w	r2, r3, #15
 80089c2:	498c      	ldr	r1, [pc, #560]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089ca:	4b8a      	ldr	r3, [pc, #552]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 030f 	and.w	r3, r3, #15
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d001      	beq.n	80089dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e106      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 0301 	and.w	r3, r3, #1
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d073      	beq.n	8008ad0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	2b03      	cmp	r3, #3
 80089ee:	d129      	bne.n	8008a44 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089f0:	4b81      	ldr	r3, [pc, #516]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d101      	bne.n	8008a00 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e0f4      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008a00:	f000 f99e 	bl	8008d40 <RCC_GetSysClockFreqFromPLLSource>
 8008a04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	4a7c      	ldr	r2, [pc, #496]	; (8008bfc <HAL_RCC_ClockConfig+0x268>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d93f      	bls.n	8008a8e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a0e:	4b7a      	ldr	r3, [pc, #488]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d009      	beq.n	8008a2e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d033      	beq.n	8008a8e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d12f      	bne.n	8008a8e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008a2e:	4b72      	ldr	r3, [pc, #456]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a36:	4a70      	ldr	r2, [pc, #448]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008a3e:	2380      	movs	r3, #128	; 0x80
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	e024      	b.n	8008a8e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	d107      	bne.n	8008a5c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a4c:	4b6a      	ldr	r3, [pc, #424]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d109      	bne.n	8008a6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e0c6      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a5c:	4b66      	ldr	r3, [pc, #408]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d101      	bne.n	8008a6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e0be      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008a6c:	f000 f8ce 	bl	8008c0c <HAL_RCC_GetSysClockFreq>
 8008a70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	4a61      	ldr	r2, [pc, #388]	; (8008bfc <HAL_RCC_ClockConfig+0x268>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d909      	bls.n	8008a8e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008a7a:	4b5f      	ldr	r3, [pc, #380]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a82:	4a5d      	ldr	r2, [pc, #372]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a88:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008a8a:	2380      	movs	r3, #128	; 0x80
 8008a8c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008a8e:	4b5a      	ldr	r3, [pc, #360]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	f023 0203 	bic.w	r2, r3, #3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	4957      	ldr	r1, [pc, #348]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008aa0:	f7fc fbe2 	bl	8005268 <HAL_GetTick>
 8008aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aa6:	e00a      	b.n	8008abe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008aa8:	f7fc fbde 	bl	8005268 <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d901      	bls.n	8008abe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008aba:	2303      	movs	r3, #3
 8008abc:	e095      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008abe:	4b4e      	ldr	r3, [pc, #312]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f003 020c 	and.w	r2, r3, #12
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d1eb      	bne.n	8008aa8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f003 0302 	and.w	r3, r3, #2
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d023      	beq.n	8008b24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 0304 	and.w	r3, r3, #4
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d005      	beq.n	8008af4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ae8:	4b43      	ldr	r3, [pc, #268]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	4a42      	ldr	r2, [pc, #264]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008aee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008af2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0308 	and.w	r3, r3, #8
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d007      	beq.n	8008b10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008b00:	4b3d      	ldr	r3, [pc, #244]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008b08:	4a3b      	ldr	r2, [pc, #236]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008b0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b10:	4b39      	ldr	r3, [pc, #228]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	4936      	ldr	r1, [pc, #216]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	608b      	str	r3, [r1, #8]
 8008b22:	e008      	b.n	8008b36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	2b80      	cmp	r3, #128	; 0x80
 8008b28:	d105      	bne.n	8008b36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008b2a:	4b33      	ldr	r3, [pc, #204]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	4a32      	ldr	r2, [pc, #200]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b36:	4b2f      	ldr	r3, [pc, #188]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 030f 	and.w	r3, r3, #15
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d21d      	bcs.n	8008b80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b44:	4b2b      	ldr	r3, [pc, #172]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f023 020f 	bic.w	r2, r3, #15
 8008b4c:	4929      	ldr	r1, [pc, #164]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008b54:	f7fc fb88 	bl	8005268 <HAL_GetTick>
 8008b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b5a:	e00a      	b.n	8008b72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b5c:	f7fc fb84 	bl	8005268 <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d901      	bls.n	8008b72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008b6e:	2303      	movs	r3, #3
 8008b70:	e03b      	b.n	8008bea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b72:	4b20      	ldr	r3, [pc, #128]	; (8008bf4 <HAL_RCC_ClockConfig+0x260>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 030f 	and.w	r3, r3, #15
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d1ed      	bne.n	8008b5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d008      	beq.n	8008b9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b8c:	4b1a      	ldr	r3, [pc, #104]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	4917      	ldr	r1, [pc, #92]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f003 0308 	and.w	r3, r3, #8
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d009      	beq.n	8008bbe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008baa:	4b13      	ldr	r3, [pc, #76]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	490f      	ldr	r1, [pc, #60]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008bbe:	f000 f825 	bl	8008c0c <HAL_RCC_GetSysClockFreq>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	4b0c      	ldr	r3, [pc, #48]	; (8008bf8 <HAL_RCC_ClockConfig+0x264>)
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	091b      	lsrs	r3, r3, #4
 8008bca:	f003 030f 	and.w	r3, r3, #15
 8008bce:	490c      	ldr	r1, [pc, #48]	; (8008c00 <HAL_RCC_ClockConfig+0x26c>)
 8008bd0:	5ccb      	ldrb	r3, [r1, r3]
 8008bd2:	f003 031f 	and.w	r3, r3, #31
 8008bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8008bda:	4a0a      	ldr	r2, [pc, #40]	; (8008c04 <HAL_RCC_ClockConfig+0x270>)
 8008bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008bde:	4b0a      	ldr	r3, [pc, #40]	; (8008c08 <HAL_RCC_ClockConfig+0x274>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fc faf4 	bl	80051d0 <HAL_InitTick>
 8008be8:	4603      	mov	r3, r0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3718      	adds	r7, #24
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	40022000 	.word	0x40022000
 8008bf8:	40021000 	.word	0x40021000
 8008bfc:	04c4b400 	.word	0x04c4b400
 8008c00:	0800fef8 	.word	0x0800fef8
 8008c04:	20000000 	.word	0x20000000
 8008c08:	20000004 	.word	0x20000004

08008c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008c12:	4b2c      	ldr	r3, [pc, #176]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f003 030c 	and.w	r3, r3, #12
 8008c1a:	2b04      	cmp	r3, #4
 8008c1c:	d102      	bne.n	8008c24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008c1e:	4b2a      	ldr	r3, [pc, #168]	; (8008cc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008c20:	613b      	str	r3, [r7, #16]
 8008c22:	e047      	b.n	8008cb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008c24:	4b27      	ldr	r3, [pc, #156]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	f003 030c 	and.w	r3, r3, #12
 8008c2c:	2b08      	cmp	r3, #8
 8008c2e:	d102      	bne.n	8008c36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008c30:	4b26      	ldr	r3, [pc, #152]	; (8008ccc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008c32:	613b      	str	r3, [r7, #16]
 8008c34:	e03e      	b.n	8008cb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008c36:	4b23      	ldr	r3, [pc, #140]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f003 030c 	and.w	r3, r3, #12
 8008c3e:	2b0c      	cmp	r3, #12
 8008c40:	d136      	bne.n	8008cb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008c42:	4b20      	ldr	r3, [pc, #128]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f003 0303 	and.w	r3, r3, #3
 8008c4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008c4c:	4b1d      	ldr	r3, [pc, #116]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	091b      	lsrs	r3, r3, #4
 8008c52:	f003 030f 	and.w	r3, r3, #15
 8008c56:	3301      	adds	r3, #1
 8008c58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2b03      	cmp	r3, #3
 8008c5e:	d10c      	bne.n	8008c7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008c60:	4a1a      	ldr	r2, [pc, #104]	; (8008ccc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c68:	4a16      	ldr	r2, [pc, #88]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c6a:	68d2      	ldr	r2, [r2, #12]
 8008c6c:	0a12      	lsrs	r2, r2, #8
 8008c6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008c72:	fb02 f303 	mul.w	r3, r2, r3
 8008c76:	617b      	str	r3, [r7, #20]
      break;
 8008c78:	e00c      	b.n	8008c94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008c7a:	4a13      	ldr	r2, [pc, #76]	; (8008cc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c82:	4a10      	ldr	r2, [pc, #64]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c84:	68d2      	ldr	r2, [r2, #12]
 8008c86:	0a12      	lsrs	r2, r2, #8
 8008c88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008c8c:	fb02 f303 	mul.w	r3, r2, r3
 8008c90:	617b      	str	r3, [r7, #20]
      break;
 8008c92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008c94:	4b0b      	ldr	r3, [pc, #44]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	0e5b      	lsrs	r3, r3, #25
 8008c9a:	f003 0303 	and.w	r3, r3, #3
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	005b      	lsls	r3, r3, #1
 8008ca2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cac:	613b      	str	r3, [r7, #16]
 8008cae:	e001      	b.n	8008cb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008cb4:	693b      	ldr	r3, [r7, #16]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	371c      	adds	r7, #28
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	40021000 	.word	0x40021000
 8008cc8:	00f42400 	.word	0x00f42400
 8008ccc:	007a1200 	.word	0x007a1200

08008cd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008cd4:	4b03      	ldr	r3, [pc, #12]	; (8008ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	20000000 	.word	0x20000000

08008ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008cec:	f7ff fff0 	bl	8008cd0 <HAL_RCC_GetHCLKFreq>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	4b06      	ldr	r3, [pc, #24]	; (8008d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	0a1b      	lsrs	r3, r3, #8
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	4904      	ldr	r1, [pc, #16]	; (8008d10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008cfe:	5ccb      	ldrb	r3, [r1, r3]
 8008d00:	f003 031f 	and.w	r3, r3, #31
 8008d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	40021000 	.word	0x40021000
 8008d10:	0800ff08 	.word	0x0800ff08

08008d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008d18:	f7ff ffda 	bl	8008cd0 <HAL_RCC_GetHCLKFreq>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	4b06      	ldr	r3, [pc, #24]	; (8008d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	0adb      	lsrs	r3, r3, #11
 8008d24:	f003 0307 	and.w	r3, r3, #7
 8008d28:	4904      	ldr	r1, [pc, #16]	; (8008d3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008d2a:	5ccb      	ldrb	r3, [r1, r3]
 8008d2c:	f003 031f 	and.w	r3, r3, #31
 8008d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	40021000 	.word	0x40021000
 8008d3c:	0800ff08 	.word	0x0800ff08

08008d40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b087      	sub	sp, #28
 8008d44:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d46:	4b1e      	ldr	r3, [pc, #120]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	f003 0303 	and.w	r3, r3, #3
 8008d4e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d50:	4b1b      	ldr	r3, [pc, #108]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	091b      	lsrs	r3, r3, #4
 8008d56:	f003 030f 	and.w	r3, r3, #15
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	2b03      	cmp	r3, #3
 8008d62:	d10c      	bne.n	8008d7e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d64:	4a17      	ldr	r2, [pc, #92]	; (8008dc4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d6c:	4a14      	ldr	r2, [pc, #80]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d6e:	68d2      	ldr	r2, [r2, #12]
 8008d70:	0a12      	lsrs	r2, r2, #8
 8008d72:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d76:	fb02 f303 	mul.w	r3, r2, r3
 8008d7a:	617b      	str	r3, [r7, #20]
    break;
 8008d7c:	e00c      	b.n	8008d98 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d7e:	4a12      	ldr	r2, [pc, #72]	; (8008dc8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d86:	4a0e      	ldr	r2, [pc, #56]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d88:	68d2      	ldr	r2, [r2, #12]
 8008d8a:	0a12      	lsrs	r2, r2, #8
 8008d8c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d90:	fb02 f303 	mul.w	r3, r2, r3
 8008d94:	617b      	str	r3, [r7, #20]
    break;
 8008d96:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d98:	4b09      	ldr	r3, [pc, #36]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	0e5b      	lsrs	r3, r3, #25
 8008d9e:	f003 0303 	and.w	r3, r3, #3
 8008da2:	3301      	adds	r3, #1
 8008da4:	005b      	lsls	r3, r3, #1
 8008da6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008db2:	687b      	ldr	r3, [r7, #4]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	371c      	adds	r7, #28
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr
 8008dc0:	40021000 	.word	0x40021000
 8008dc4:	007a1200 	.word	0x007a1200
 8008dc8:	00f42400 	.word	0x00f42400

08008dcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b086      	sub	sp, #24
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008dd8:	2300      	movs	r3, #0
 8008dda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 8098 	beq.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008dea:	2300      	movs	r3, #0
 8008dec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008dee:	4b43      	ldr	r3, [pc, #268]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10d      	bne.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008dfa:	4b40      	ldr	r3, [pc, #256]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dfe:	4a3f      	ldr	r2, [pc, #252]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e04:	6593      	str	r3, [r2, #88]	; 0x58
 8008e06:	4b3d      	ldr	r3, [pc, #244]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e0e:	60bb      	str	r3, [r7, #8]
 8008e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e12:	2301      	movs	r3, #1
 8008e14:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e16:	4b3a      	ldr	r3, [pc, #232]	; (8008f00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a39      	ldr	r2, [pc, #228]	; (8008f00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e22:	f7fc fa21 	bl	8005268 <HAL_GetTick>
 8008e26:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e28:	e009      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e2a:	f7fc fa1d 	bl	8005268 <HAL_GetTick>
 8008e2e:	4602      	mov	r2, r0
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	1ad3      	subs	r3, r2, r3
 8008e34:	2b02      	cmp	r3, #2
 8008e36:	d902      	bls.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008e38:	2303      	movs	r3, #3
 8008e3a:	74fb      	strb	r3, [r7, #19]
        break;
 8008e3c:	e005      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e3e:	4b30      	ldr	r3, [pc, #192]	; (8008f00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d0ef      	beq.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008e4a:	7cfb      	ldrb	r3, [r7, #19]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d159      	bne.n	8008f04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008e50:	4b2a      	ldr	r3, [pc, #168]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e5a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d01e      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e66:	697a      	ldr	r2, [r7, #20]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d019      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008e6c:	4b23      	ldr	r3, [pc, #140]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008e78:	4b20      	ldr	r3, [pc, #128]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e7e:	4a1f      	ldr	r2, [pc, #124]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008e88:	4b1c      	ldr	r3, [pc, #112]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e8e:	4a1b      	ldr	r2, [pc, #108]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008e98:	4a18      	ldr	r2, [pc, #96]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	f003 0301 	and.w	r3, r3, #1
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d016      	beq.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eaa:	f7fc f9dd 	bl	8005268 <HAL_GetTick>
 8008eae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008eb0:	e00b      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008eb2:	f7fc f9d9 	bl	8005268 <HAL_GetTick>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d902      	bls.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	74fb      	strb	r3, [r7, #19]
            break;
 8008ec8:	e006      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008eca:	4b0c      	ldr	r3, [pc, #48]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ed0:	f003 0302 	and.w	r3, r3, #2
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d0ec      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008ed8:	7cfb      	ldrb	r3, [r7, #19]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10b      	bne.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ede:	4b07      	ldr	r3, [pc, #28]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ee4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eec:	4903      	ldr	r1, [pc, #12]	; (8008efc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008ef4:	e008      	b.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008ef6:	7cfb      	ldrb	r3, [r7, #19]
 8008ef8:	74bb      	strb	r3, [r7, #18]
 8008efa:	e005      	b.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008efc:	40021000 	.word	0x40021000
 8008f00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f04:	7cfb      	ldrb	r3, [r7, #19]
 8008f06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f08:	7c7b      	ldrb	r3, [r7, #17]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d105      	bne.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f0e:	4ba6      	ldr	r3, [pc, #664]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f12:	4aa5      	ldr	r2, [pc, #660]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f18:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00a      	beq.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f26:	4ba0      	ldr	r3, [pc, #640]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f2c:	f023 0203 	bic.w	r2, r3, #3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	499c      	ldr	r1, [pc, #624]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f36:	4313      	orrs	r3, r2
 8008f38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0302 	and.w	r3, r3, #2
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00a      	beq.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008f48:	4b97      	ldr	r3, [pc, #604]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f4e:	f023 020c 	bic.w	r2, r3, #12
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	4994      	ldr	r1, [pc, #592]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 0304 	and.w	r3, r3, #4
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d00a      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008f6a:	4b8f      	ldr	r3, [pc, #572]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f70:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	498b      	ldr	r1, [pc, #556]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 0308 	and.w	r3, r3, #8
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00a      	beq.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008f8c:	4b86      	ldr	r3, [pc, #536]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	4983      	ldr	r1, [pc, #524]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f003 0320 	and.w	r3, r3, #32
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d00a      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008fae:	4b7e      	ldr	r3, [pc, #504]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fb4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	497a      	ldr	r1, [pc, #488]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00a      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fd0:	4b75      	ldr	r3, [pc, #468]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fd6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	4972      	ldr	r1, [pc, #456]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00a      	beq.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008ff2:	4b6d      	ldr	r3, [pc, #436]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ff8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	69db      	ldr	r3, [r3, #28]
 8009000:	4969      	ldr	r1, [pc, #420]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009002:	4313      	orrs	r3, r2
 8009004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00a      	beq.n	800902a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009014:	4b64      	ldr	r3, [pc, #400]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800901a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a1b      	ldr	r3, [r3, #32]
 8009022:	4961      	ldr	r1, [pc, #388]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009024:	4313      	orrs	r3, r2
 8009026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009036:	4b5c      	ldr	r3, [pc, #368]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800903c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009044:	4958      	ldr	r1, [pc, #352]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009046:	4313      	orrs	r3, r2
 8009048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009054:	2b00      	cmp	r3, #0
 8009056:	d015      	beq.n	8009084 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009058:	4b53      	ldr	r3, [pc, #332]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800905a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800905e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009066:	4950      	ldr	r1, [pc, #320]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009068:	4313      	orrs	r3, r2
 800906a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009072:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009076:	d105      	bne.n	8009084 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009078:	4b4b      	ldr	r3, [pc, #300]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	4a4a      	ldr	r2, [pc, #296]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800907e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009082:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800908c:	2b00      	cmp	r3, #0
 800908e:	d015      	beq.n	80090bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009090:	4b45      	ldr	r3, [pc, #276]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009096:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909e:	4942      	ldr	r1, [pc, #264]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090a0:	4313      	orrs	r3, r2
 80090a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090ae:	d105      	bne.n	80090bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090b0:	4b3d      	ldr	r3, [pc, #244]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	4a3c      	ldr	r2, [pc, #240]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090ba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d015      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80090c8:	4b37      	ldr	r3, [pc, #220]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090d6:	4934      	ldr	r1, [pc, #208]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090d8:	4313      	orrs	r3, r2
 80090da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80090e6:	d105      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090e8:	4b2f      	ldr	r3, [pc, #188]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	4a2e      	ldr	r2, [pc, #184]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d015      	beq.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009100:	4b29      	ldr	r3, [pc, #164]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009106:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800910e:	4926      	ldr	r1, [pc, #152]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009110:	4313      	orrs	r3, r2
 8009112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800911a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800911e:	d105      	bne.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009120:	4b21      	ldr	r3, [pc, #132]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	4a20      	ldr	r2, [pc, #128]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800912a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009134:	2b00      	cmp	r3, #0
 8009136:	d015      	beq.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009138:	4b1b      	ldr	r3, [pc, #108]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800913a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800913e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009146:	4918      	ldr	r1, [pc, #96]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009148:	4313      	orrs	r3, r2
 800914a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009152:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009156:	d105      	bne.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009158:	4b13      	ldr	r3, [pc, #76]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	4a12      	ldr	r2, [pc, #72]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800915e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009162:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800916c:	2b00      	cmp	r3, #0
 800916e:	d015      	beq.n	800919c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009170:	4b0d      	ldr	r3, [pc, #52]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009176:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800917e:	490a      	ldr	r1, [pc, #40]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009180:	4313      	orrs	r3, r2
 8009182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800918a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800918e:	d105      	bne.n	800919c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009190:	4b05      	ldr	r3, [pc, #20]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	4a04      	ldr	r2, [pc, #16]	; (80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800919a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800919c:	7cbb      	ldrb	r3, [r7, #18]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3718      	adds	r7, #24
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	40021000 	.word	0x40021000

080091ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d101      	bne.n	80091be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e09d      	b.n	80092fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d108      	bne.n	80091d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091ce:	d009      	beq.n	80091e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	61da      	str	r2, [r3, #28]
 80091d6:	e005      	b.n	80091e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2200      	movs	r2, #0
 80091e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d106      	bne.n	8009204 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f7fb fce8 	bl	8004bd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2202      	movs	r2, #2
 8009208:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800921a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009224:	d902      	bls.n	800922c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009226:	2300      	movs	r3, #0
 8009228:	60fb      	str	r3, [r7, #12]
 800922a:	e002      	b.n	8009232 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800922c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009230:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800923a:	d007      	beq.n	800924c <HAL_SPI_Init+0xa0>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	68db      	ldr	r3, [r3, #12]
 8009240:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009244:	d002      	beq.n	800924c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	f003 0302 	and.w	r3, r3, #2
 8009266:	431a      	orrs	r2, r3
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	695b      	ldr	r3, [r3, #20]
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	431a      	orrs	r2, r3
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	699b      	ldr	r3, [r3, #24]
 8009276:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800927a:	431a      	orrs	r2, r3
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	69db      	ldr	r3, [r3, #28]
 8009280:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009284:	431a      	orrs	r2, r3
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800928e:	ea42 0103 	orr.w	r1, r2, r3
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009296:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	430a      	orrs	r2, r1
 80092a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	0c1b      	lsrs	r3, r3, #16
 80092a8:	f003 0204 	and.w	r2, r3, #4
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b0:	f003 0310 	and.w	r3, r3, #16
 80092b4:	431a      	orrs	r2, r3
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092ba:	f003 0308 	and.w	r3, r3, #8
 80092be:	431a      	orrs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80092c8:	ea42 0103 	orr.w	r1, r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	69da      	ldr	r2, [r3, #28]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
	...

08009304 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8009304:	b480      	push	{r7}
 8009306:	b087      	sub	sp, #28
 8009308:	af00      	add	r7, sp, #0
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	607a      	str	r2, [r7, #4]
 8009310:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800931c:	2b01      	cmp	r3, #1
 800931e:	d101      	bne.n	8009324 <HAL_SPI_TransmitReceive_IT+0x20>
 8009320:	2302      	movs	r3, #2
 8009322:	e091      	b.n	8009448 <HAL_SPI_TransmitReceive_IT+0x144>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009332:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800933a:	7dbb      	ldrb	r3, [r7, #22]
 800933c:	2b01      	cmp	r3, #1
 800933e:	d00d      	beq.n	800935c <HAL_SPI_TransmitReceive_IT+0x58>
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009346:	d106      	bne.n	8009356 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d102      	bne.n	8009356 <HAL_SPI_TransmitReceive_IT+0x52>
 8009350:	7dbb      	ldrb	r3, [r7, #22]
 8009352:	2b04      	cmp	r3, #4
 8009354:	d002      	beq.n	800935c <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8009356:	2302      	movs	r3, #2
 8009358:	75fb      	strb	r3, [r7, #23]
    goto error;
 800935a:	e070      	b.n	800943e <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d005      	beq.n	800936e <HAL_SPI_TransmitReceive_IT+0x6a>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d002      	beq.n	800936e <HAL_SPI_TransmitReceive_IT+0x6a>
 8009368:	887b      	ldrh	r3, [r7, #2]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d102      	bne.n	8009374 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009372:	e064      	b.n	800943e <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800937a:	b2db      	uxtb	r3, r3
 800937c:	2b04      	cmp	r3, #4
 800937e:	d003      	beq.n	8009388 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2205      	movs	r2, #5
 8009384:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2200      	movs	r2, #0
 800938c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	887a      	ldrh	r2, [r7, #2]
 8009398:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	887a      	ldrh	r2, [r7, #2]
 800939e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	887a      	ldrh	r2, [r7, #2]
 80093aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	887a      	ldrh	r2, [r7, #2]
 80093b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80093be:	d906      	bls.n	80093ce <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4a24      	ldr	r2, [pc, #144]	; (8009454 <HAL_SPI_TransmitReceive_IT+0x150>)
 80093c4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	4a23      	ldr	r2, [pc, #140]	; (8009458 <HAL_SPI_TransmitReceive_IT+0x154>)
 80093ca:	651a      	str	r2, [r3, #80]	; 0x50
 80093cc:	e005      	b.n	80093da <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	4a22      	ldr	r2, [pc, #136]	; (800945c <HAL_SPI_TransmitReceive_IT+0x158>)
 80093d2:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	4a22      	ldr	r2, [pc, #136]	; (8009460 <HAL_SPI_TransmitReceive_IT+0x15c>)
 80093d8:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80093e2:	d802      	bhi.n	80093ea <HAL_SPI_TransmitReceive_IT+0xe6>
 80093e4:	887b      	ldrh	r3, [r7, #2]
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d908      	bls.n	80093fc <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80093f8:	605a      	str	r2, [r3, #4]
 80093fa:	e007      	b.n	800940c <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800940a:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	685a      	ldr	r2, [r3, #4]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800941a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009426:	2b40      	cmp	r3, #64	; 0x40
 8009428:	d008      	beq.n	800943c <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009438:	601a      	str	r2, [r3, #0]
 800943a:	e000      	b.n	800943e <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 800943c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009446:	7dfb      	ldrb	r3, [r7, #23]
}
 8009448:	4618      	mov	r0, r3
 800944a:	371c      	adds	r7, #28
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	08009807 	.word	0x08009807
 8009458:	0800986d 	.word	0x0800986d
 800945c:	080096b7 	.word	0x080096b7
 8009460:	08009775 	.word	0x08009775

08009464 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b088      	sub	sp, #32
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	099b      	lsrs	r3, r3, #6
 8009480:	f003 0301 	and.w	r3, r3, #1
 8009484:	2b00      	cmp	r3, #0
 8009486:	d10f      	bne.n	80094a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00a      	beq.n	80094a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	099b      	lsrs	r3, r3, #6
 8009496:	f003 0301 	and.w	r3, r3, #1
 800949a:	2b00      	cmp	r3, #0
 800949c:	d004      	beq.n	80094a8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	4798      	blx	r3
    return;
 80094a6:	e0d7      	b.n	8009658 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	085b      	lsrs	r3, r3, #1
 80094ac:	f003 0301 	and.w	r3, r3, #1
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00a      	beq.n	80094ca <HAL_SPI_IRQHandler+0x66>
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	09db      	lsrs	r3, r3, #7
 80094b8:	f003 0301 	and.w	r3, r3, #1
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d004      	beq.n	80094ca <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	4798      	blx	r3
    return;
 80094c8:	e0c6      	b.n	8009658 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	095b      	lsrs	r3, r3, #5
 80094ce:	f003 0301 	and.w	r3, r3, #1
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10c      	bne.n	80094f0 <HAL_SPI_IRQHandler+0x8c>
 80094d6:	69bb      	ldr	r3, [r7, #24]
 80094d8:	099b      	lsrs	r3, r3, #6
 80094da:	f003 0301 	and.w	r3, r3, #1
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d106      	bne.n	80094f0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	0a1b      	lsrs	r3, r3, #8
 80094e6:	f003 0301 	and.w	r3, r3, #1
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f000 80b4 	beq.w	8009658 <HAL_SPI_IRQHandler+0x1f4>
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	095b      	lsrs	r3, r3, #5
 80094f4:	f003 0301 	and.w	r3, r3, #1
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 80ad 	beq.w	8009658 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	099b      	lsrs	r3, r3, #6
 8009502:	f003 0301 	and.w	r3, r3, #1
 8009506:	2b00      	cmp	r3, #0
 8009508:	d023      	beq.n	8009552 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009510:	b2db      	uxtb	r3, r3
 8009512:	2b03      	cmp	r3, #3
 8009514:	d011      	beq.n	800953a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800951a:	f043 0204 	orr.w	r2, r3, #4
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009522:	2300      	movs	r3, #0
 8009524:	617b      	str	r3, [r7, #20]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	617b      	str	r3, [r7, #20]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	617b      	str	r3, [r7, #20]
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	e00b      	b.n	8009552 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800953a:	2300      	movs	r3, #0
 800953c:	613b      	str	r3, [r7, #16]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	613b      	str	r3, [r7, #16]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	613b      	str	r3, [r7, #16]
 800954e:	693b      	ldr	r3, [r7, #16]
        return;
 8009550:	e082      	b.n	8009658 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	095b      	lsrs	r3, r3, #5
 8009556:	f003 0301 	and.w	r3, r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	d014      	beq.n	8009588 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009562:	f043 0201 	orr.w	r2, r3, #1
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800956a:	2300      	movs	r3, #0
 800956c:	60fb      	str	r3, [r7, #12]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	60fb      	str	r3, [r7, #12]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009584:	601a      	str	r2, [r3, #0]
 8009586:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	0a1b      	lsrs	r3, r3, #8
 800958c:	f003 0301 	and.w	r3, r3, #1
 8009590:	2b00      	cmp	r3, #0
 8009592:	d00c      	beq.n	80095ae <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009598:	f043 0208 	orr.w	r2, r3, #8
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80095a0:	2300      	movs	r3, #0
 80095a2:	60bb      	str	r3, [r7, #8]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	60bb      	str	r3, [r7, #8]
 80095ac:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d04f      	beq.n	8009656 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	685a      	ldr	r2, [r3, #4]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80095c4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2201      	movs	r2, #1
 80095ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	f003 0302 	and.w	r3, r3, #2
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d104      	bne.n	80095e2 <HAL_SPI_IRQHandler+0x17e>
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d034      	beq.n	800964c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f022 0203 	bic.w	r2, r2, #3
 80095f0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d011      	beq.n	800961e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095fe:	4a18      	ldr	r2, [pc, #96]	; (8009660 <HAL_SPI_IRQHandler+0x1fc>)
 8009600:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009606:	4618      	mov	r0, r3
 8009608:	f7fd f9ef 	bl	80069ea <HAL_DMA_Abort_IT>
 800960c:	4603      	mov	r3, r0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d005      	beq.n	800961e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009616:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009622:	2b00      	cmp	r3, #0
 8009624:	d016      	beq.n	8009654 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800962a:	4a0d      	ldr	r2, [pc, #52]	; (8009660 <HAL_SPI_IRQHandler+0x1fc>)
 800962c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009632:	4618      	mov	r0, r3
 8009634:	f7fd f9d9 	bl	80069ea <HAL_DMA_Abort_IT>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00a      	beq.n	8009654 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009642:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800964a:	e003      	b.n	8009654 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 f813 	bl	8009678 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009652:	e000      	b.n	8009656 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009654:	bf00      	nop
    return;
 8009656:	bf00      	nop
  }
}
 8009658:	3720      	adds	r7, #32
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	0800968d 	.word	0x0800968d

08009664 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009678:	b480      	push	{r7}
 800967a:	b083      	sub	sp, #12
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009680:	bf00      	nop
 8009682:	370c      	adds	r7, #12
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009698:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2200      	movs	r2, #0
 800969e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f7ff ffe5 	bl	8009678 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096ae:	bf00      	nop
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b082      	sub	sp, #8
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d923      	bls.n	8009712 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	68da      	ldr	r2, [r3, #12]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096d4:	b292      	uxth	r2, r2
 80096d6:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096dc:	1c9a      	adds	r2, r3, #2
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	3b02      	subs	r3, #2
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d11f      	bne.n	8009740 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800970e:	605a      	str	r2, [r3, #4]
 8009710:	e016      	b.n	8009740 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f103 020c 	add.w	r2, r3, #12
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800971e:	7812      	ldrb	r2, [r2, #0]
 8009720:	b2d2      	uxtb	r2, r2
 8009722:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009728:	1c5a      	adds	r2, r3, #1
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009734:	b29b      	uxth	r3, r3
 8009736:	3b01      	subs	r3, #1
 8009738:	b29a      	uxth	r2, r3
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009746:	b29b      	uxth	r3, r3
 8009748:	2b00      	cmp	r3, #0
 800974a:	d10f      	bne.n	800976c <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	685a      	ldr	r2, [r3, #4]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800975a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009760:	b29b      	uxth	r3, r3
 8009762:	2b00      	cmp	r3, #0
 8009764:	d102      	bne.n	800976c <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 fa14 	bl	8009b94 <SPI_CloseRxTx_ISR>
    }
  }
}
 800976c:	bf00      	nop
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009780:	b29b      	uxth	r3, r3
 8009782:	2b01      	cmp	r3, #1
 8009784:	d912      	bls.n	80097ac <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800978a:	881a      	ldrh	r2, [r3, #0]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009796:	1c9a      	adds	r2, r3, #2
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	3b02      	subs	r3, #2
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80097aa:	e012      	b.n	80097d2 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	330c      	adds	r3, #12
 80097b6:	7812      	ldrb	r2, [r2, #0]
 80097b8:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097be:	1c5a      	adds	r2, r3, #1
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	3b01      	subs	r3, #1
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d110      	bne.n	80097fe <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097ea:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d102      	bne.n	80097fe <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f9cb 	bl	8009b94 <SPI_CloseRxTx_ISR>
    }
  }
}
 80097fe:	bf00      	nop
 8009800:	3708      	adds	r7, #8
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b082      	sub	sp, #8
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	68da      	ldr	r2, [r3, #12]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009818:	b292      	uxth	r2, r2
 800981a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009820:	1c9a      	adds	r2, r3, #2
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800982c:	b29b      	uxth	r3, r3
 800982e:	3b01      	subs	r3, #1
 8009830:	b29a      	uxth	r2, r3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800983e:	b29b      	uxth	r3, r3
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10f      	bne.n	8009864 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	685a      	ldr	r2, [r3, #4]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009852:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009858:	b29b      	uxth	r3, r3
 800985a:	2b00      	cmp	r3, #0
 800985c:	d102      	bne.n	8009864 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f998 	bl	8009b94 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009864:	bf00      	nop
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b082      	sub	sp, #8
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009878:	881a      	ldrh	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009884:	1c9a      	adds	r2, r3, #2
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800988e:	b29b      	uxth	r3, r3
 8009890:	3b01      	subs	r3, #1
 8009892:	b29a      	uxth	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800989c:	b29b      	uxth	r3, r3
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d110      	bne.n	80098c4 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	685a      	ldr	r2, [r3, #4]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80098b0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d102      	bne.n	80098c4 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f968 	bl	8009b94 <SPI_CloseRxTx_ISR>
    }
  }
}
 80098c4:	bf00      	nop
 80098c6:	3708      	adds	r7, #8
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b088      	sub	sp, #32
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	603b      	str	r3, [r7, #0]
 80098d8:	4613      	mov	r3, r2
 80098da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80098dc:	f7fb fcc4 	bl	8005268 <HAL_GetTick>
 80098e0:	4602      	mov	r2, r0
 80098e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e4:	1a9b      	subs	r3, r3, r2
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	4413      	add	r3, r2
 80098ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80098ec:	f7fb fcbc 	bl	8005268 <HAL_GetTick>
 80098f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80098f2:	4b39      	ldr	r3, [pc, #228]	; (80099d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	015b      	lsls	r3, r3, #5
 80098f8:	0d1b      	lsrs	r3, r3, #20
 80098fa:	69fa      	ldr	r2, [r7, #28]
 80098fc:	fb02 f303 	mul.w	r3, r2, r3
 8009900:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009902:	e054      	b.n	80099ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800990a:	d050      	beq.n	80099ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800990c:	f7fb fcac 	bl	8005268 <HAL_GetTick>
 8009910:	4602      	mov	r2, r0
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	69fa      	ldr	r2, [r7, #28]
 8009918:	429a      	cmp	r2, r3
 800991a:	d902      	bls.n	8009922 <SPI_WaitFlagStateUntilTimeout+0x56>
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d13d      	bne.n	800999e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009930:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800993a:	d111      	bne.n	8009960 <SPI_WaitFlagStateUntilTimeout+0x94>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009944:	d004      	beq.n	8009950 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800994e:	d107      	bne.n	8009960 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800995e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009964:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009968:	d10f      	bne.n	800998a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009978:	601a      	str	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009988:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2201      	movs	r2, #1
 800998e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2200      	movs	r2, #0
 8009996:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800999a:	2303      	movs	r3, #3
 800999c:	e017      	b.n	80099ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d101      	bne.n	80099a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80099a4:	2300      	movs	r3, #0
 80099a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	3b01      	subs	r3, #1
 80099ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	689a      	ldr	r2, [r3, #8]
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	4013      	ands	r3, r2
 80099b8:	68ba      	ldr	r2, [r7, #8]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	bf0c      	ite	eq
 80099be:	2301      	moveq	r3, #1
 80099c0:	2300      	movne	r3, #0
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	461a      	mov	r2, r3
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d19b      	bne.n	8009904 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3720      	adds	r7, #32
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20000000 	.word	0x20000000

080099dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b08a      	sub	sp, #40	; 0x28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80099ea:	2300      	movs	r3, #0
 80099ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80099ee:	f7fb fc3b 	bl	8005268 <HAL_GetTick>
 80099f2:	4602      	mov	r2, r0
 80099f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f6:	1a9b      	subs	r3, r3, r2
 80099f8:	683a      	ldr	r2, [r7, #0]
 80099fa:	4413      	add	r3, r2
 80099fc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80099fe:	f7fb fc33 	bl	8005268 <HAL_GetTick>
 8009a02:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	330c      	adds	r3, #12
 8009a0a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009a0c:	4b3d      	ldr	r3, [pc, #244]	; (8009b04 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	4613      	mov	r3, r2
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	00da      	lsls	r2, r3, #3
 8009a18:	1ad3      	subs	r3, r2, r3
 8009a1a:	0d1b      	lsrs	r3, r3, #20
 8009a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a1e:	fb02 f303 	mul.w	r3, r2, r3
 8009a22:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009a24:	e060      	b.n	8009ae8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009a2c:	d107      	bne.n	8009a3e <SPI_WaitFifoStateUntilTimeout+0x62>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d104      	bne.n	8009a3e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009a34:	69fb      	ldr	r3, [r7, #28]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009a3c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a44:	d050      	beq.n	8009ae8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009a46:	f7fb fc0f 	bl	8005268 <HAL_GetTick>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	1ad3      	subs	r3, r2, r3
 8009a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d902      	bls.n	8009a5c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d13d      	bne.n	8009ad8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	685a      	ldr	r2, [r3, #4]
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009a6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a74:	d111      	bne.n	8009a9a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a7e:	d004      	beq.n	8009a8a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a88:	d107      	bne.n	8009a9a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009aa2:	d10f      	bne.n	8009ac4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681a      	ldr	r2, [r3, #0]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009ab2:	601a      	str	r2, [r3, #0]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ac2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e010      	b.n	8009afa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d101      	bne.n	8009ae2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009ae2:	69bb      	ldr	r3, [r7, #24]
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	689a      	ldr	r2, [r3, #8]
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	4013      	ands	r3, r2
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d196      	bne.n	8009a26 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3728      	adds	r7, #40	; 0x28
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	20000000 	.word	0x20000000

08009b08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af02      	add	r7, sp, #8
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	9300      	str	r3, [sp, #0]
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f7ff ff5b 	bl	80099dc <SPI_WaitFifoStateUntilTimeout>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d007      	beq.n	8009b3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b30:	f043 0220 	orr.w	r2, r3, #32
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	e027      	b.n	8009b8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	2200      	movs	r2, #0
 8009b44:	2180      	movs	r1, #128	; 0x80
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f7ff fec0 	bl	80098cc <SPI_WaitFlagStateUntilTimeout>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b56:	f043 0220 	orr.w	r2, r3, #32
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e014      	b.n	8009b8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f7ff ff34 	bl	80099dc <SPI_WaitFifoStateUntilTimeout>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d007      	beq.n	8009b8a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b7e:	f043 0220 	orr.w	r2, r3, #32
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009b86:	2303      	movs	r3, #3
 8009b88:	e000      	b.n	8009b8c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b9c:	f7fb fb64 	bl	8005268 <HAL_GetTick>
 8009ba0:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	685a      	ldr	r2, [r3, #4]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f022 0220 	bic.w	r2, r2, #32
 8009bb0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	2164      	movs	r1, #100	; 0x64
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f7ff ffa6 	bl	8009b08 <SPI_EndRxTxTransaction>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d005      	beq.n	8009bce <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bc6:	f043 0220 	orr.w	r2, r3, #32
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d115      	bne.n	8009c02 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b04      	cmp	r3, #4
 8009be0:	d107      	bne.n	8009bf2 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f7ff fd3a 	bl	8009664 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009bf0:	e00e      	b.n	8009c10 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7f7 fa22 	bl	8001044 <HAL_SPI_TxRxCpltCallback>
}
 8009c00:	e006      	b.n	8009c10 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f7ff fd34 	bl	8009678 <HAL_SPI_ErrorCallback>
}
 8009c10:	bf00      	nop
 8009c12:	3710      	adds	r7, #16
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}

08009c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e049      	b.n	8009cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d106      	bne.n	8009c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f7fb f814 	bl	8004c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2202      	movs	r2, #2
 8009c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	3304      	adds	r3, #4
 8009c54:	4619      	mov	r1, r3
 8009c56:	4610      	mov	r0, r2
 8009c58:	f000 fe1a 	bl	800a890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2201      	movs	r2, #1
 8009c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2201      	movs	r2, #1
 8009c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2201      	movs	r2, #1
 8009c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3708      	adds	r7, #8
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
	...

08009cc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d001      	beq.n	8009ce0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e042      	b.n	8009d66 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a21      	ldr	r2, [pc, #132]	; (8009d74 <HAL_TIM_Base_Start+0xac>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d018      	beq.n	8009d24 <HAL_TIM_Base_Start+0x5c>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cfa:	d013      	beq.n	8009d24 <HAL_TIM_Base_Start+0x5c>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a1d      	ldr	r2, [pc, #116]	; (8009d78 <HAL_TIM_Base_Start+0xb0>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d00e      	beq.n	8009d24 <HAL_TIM_Base_Start+0x5c>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a1c      	ldr	r2, [pc, #112]	; (8009d7c <HAL_TIM_Base_Start+0xb4>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d009      	beq.n	8009d24 <HAL_TIM_Base_Start+0x5c>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a1a      	ldr	r2, [pc, #104]	; (8009d80 <HAL_TIM_Base_Start+0xb8>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d004      	beq.n	8009d24 <HAL_TIM_Base_Start+0x5c>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a19      	ldr	r2, [pc, #100]	; (8009d84 <HAL_TIM_Base_Start+0xbc>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d115      	bne.n	8009d50 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	689a      	ldr	r2, [r3, #8]
 8009d2a:	4b17      	ldr	r3, [pc, #92]	; (8009d88 <HAL_TIM_Base_Start+0xc0>)
 8009d2c:	4013      	ands	r3, r2
 8009d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2b06      	cmp	r3, #6
 8009d34:	d015      	beq.n	8009d62 <HAL_TIM_Base_Start+0x9a>
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d3c:	d011      	beq.n	8009d62 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f042 0201 	orr.w	r2, r2, #1
 8009d4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d4e:	e008      	b.n	8009d62 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f042 0201 	orr.w	r2, r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
 8009d60:	e000      	b.n	8009d64 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	40012c00 	.word	0x40012c00
 8009d78:	40000400 	.word	0x40000400
 8009d7c:	40000800 	.word	0x40000800
 8009d80:	40013400 	.word	0x40013400
 8009d84:	40014000 	.word	0x40014000
 8009d88:	00010007 	.word	0x00010007

08009d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b085      	sub	sp, #20
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d001      	beq.n	8009da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e04a      	b.n	8009e3a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2202      	movs	r2, #2
 8009da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68da      	ldr	r2, [r3, #12]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f042 0201 	orr.w	r2, r2, #1
 8009dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a21      	ldr	r2, [pc, #132]	; (8009e48 <HAL_TIM_Base_Start_IT+0xbc>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d018      	beq.n	8009df8 <HAL_TIM_Base_Start_IT+0x6c>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dce:	d013      	beq.n	8009df8 <HAL_TIM_Base_Start_IT+0x6c>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4a1d      	ldr	r2, [pc, #116]	; (8009e4c <HAL_TIM_Base_Start_IT+0xc0>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d00e      	beq.n	8009df8 <HAL_TIM_Base_Start_IT+0x6c>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a1c      	ldr	r2, [pc, #112]	; (8009e50 <HAL_TIM_Base_Start_IT+0xc4>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d009      	beq.n	8009df8 <HAL_TIM_Base_Start_IT+0x6c>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a1a      	ldr	r2, [pc, #104]	; (8009e54 <HAL_TIM_Base_Start_IT+0xc8>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d004      	beq.n	8009df8 <HAL_TIM_Base_Start_IT+0x6c>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a19      	ldr	r2, [pc, #100]	; (8009e58 <HAL_TIM_Base_Start_IT+0xcc>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d115      	bne.n	8009e24 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	4b17      	ldr	r3, [pc, #92]	; (8009e5c <HAL_TIM_Base_Start_IT+0xd0>)
 8009e00:	4013      	ands	r3, r2
 8009e02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2b06      	cmp	r3, #6
 8009e08:	d015      	beq.n	8009e36 <HAL_TIM_Base_Start_IT+0xaa>
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e10:	d011      	beq.n	8009e36 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	681a      	ldr	r2, [r3, #0]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f042 0201 	orr.w	r2, r2, #1
 8009e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e22:	e008      	b.n	8009e36 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f042 0201 	orr.w	r2, r2, #1
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	e000      	b.n	8009e38 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3714      	adds	r7, #20
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr
 8009e46:	bf00      	nop
 8009e48:	40012c00 	.word	0x40012c00
 8009e4c:	40000400 	.word	0x40000400
 8009e50:	40000800 	.word	0x40000800
 8009e54:	40013400 	.word	0x40013400
 8009e58:	40014000 	.word	0x40014000
 8009e5c:	00010007 	.word	0x00010007

08009e60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d101      	bne.n	8009e72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e049      	b.n	8009f06 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d106      	bne.n	8009e8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f841 	bl	8009f0e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	3304      	adds	r3, #4
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	4610      	mov	r0, r2
 8009ea0:	f000 fcf6 	bl	800a890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3708      	adds	r7, #8
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}

08009f0e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009f0e:	b480      	push	{r7}
 8009f10:	b083      	sub	sp, #12
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009f16:	bf00      	nop
 8009f18:	370c      	adds	r7, #12
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
	...

08009f24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d109      	bne.n	8009f48 <HAL_TIM_PWM_Start+0x24>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	bf14      	ite	ne
 8009f40:	2301      	movne	r3, #1
 8009f42:	2300      	moveq	r3, #0
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	e03c      	b.n	8009fc2 <HAL_TIM_PWM_Start+0x9e>
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	2b04      	cmp	r3, #4
 8009f4c:	d109      	bne.n	8009f62 <HAL_TIM_PWM_Start+0x3e>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	bf14      	ite	ne
 8009f5a:	2301      	movne	r3, #1
 8009f5c:	2300      	moveq	r3, #0
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	e02f      	b.n	8009fc2 <HAL_TIM_PWM_Start+0x9e>
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	2b08      	cmp	r3, #8
 8009f66:	d109      	bne.n	8009f7c <HAL_TIM_PWM_Start+0x58>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009f6e:	b2db      	uxtb	r3, r3
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	bf14      	ite	ne
 8009f74:	2301      	movne	r3, #1
 8009f76:	2300      	moveq	r3, #0
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	e022      	b.n	8009fc2 <HAL_TIM_PWM_Start+0x9e>
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	2b0c      	cmp	r3, #12
 8009f80:	d109      	bne.n	8009f96 <HAL_TIM_PWM_Start+0x72>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	bf14      	ite	ne
 8009f8e:	2301      	movne	r3, #1
 8009f90:	2300      	moveq	r3, #0
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	e015      	b.n	8009fc2 <HAL_TIM_PWM_Start+0x9e>
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	2b10      	cmp	r3, #16
 8009f9a:	d109      	bne.n	8009fb0 <HAL_TIM_PWM_Start+0x8c>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	bf14      	ite	ne
 8009fa8:	2301      	movne	r3, #1
 8009faa:	2300      	moveq	r3, #0
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	e008      	b.n	8009fc2 <HAL_TIM_PWM_Start+0x9e>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009fb6:	b2db      	uxtb	r3, r3
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	bf14      	ite	ne
 8009fbc:	2301      	movne	r3, #1
 8009fbe:	2300      	moveq	r3, #0
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e097      	b.n	800a0fa <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d104      	bne.n	8009fda <HAL_TIM_PWM_Start+0xb6>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009fd8:	e023      	b.n	800a022 <HAL_TIM_PWM_Start+0xfe>
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	2b04      	cmp	r3, #4
 8009fde:	d104      	bne.n	8009fea <HAL_TIM_PWM_Start+0xc6>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009fe8:	e01b      	b.n	800a022 <HAL_TIM_PWM_Start+0xfe>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	2b08      	cmp	r3, #8
 8009fee:	d104      	bne.n	8009ffa <HAL_TIM_PWM_Start+0xd6>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2202      	movs	r2, #2
 8009ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ff8:	e013      	b.n	800a022 <HAL_TIM_PWM_Start+0xfe>
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	2b0c      	cmp	r3, #12
 8009ffe:	d104      	bne.n	800a00a <HAL_TIM_PWM_Start+0xe6>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2202      	movs	r2, #2
 800a004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a008:	e00b      	b.n	800a022 <HAL_TIM_PWM_Start+0xfe>
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	2b10      	cmp	r3, #16
 800a00e:	d104      	bne.n	800a01a <HAL_TIM_PWM_Start+0xf6>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2202      	movs	r2, #2
 800a014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a018:	e003      	b.n	800a022 <HAL_TIM_PWM_Start+0xfe>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2202      	movs	r2, #2
 800a01e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2201      	movs	r2, #1
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	4618      	mov	r0, r3
 800a02c:	f001 f852 	bl	800b0d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a33      	ldr	r2, [pc, #204]	; (800a104 <HAL_TIM_PWM_Start+0x1e0>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d013      	beq.n	800a062 <HAL_TIM_PWM_Start+0x13e>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a32      	ldr	r2, [pc, #200]	; (800a108 <HAL_TIM_PWM_Start+0x1e4>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d00e      	beq.n	800a062 <HAL_TIM_PWM_Start+0x13e>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a30      	ldr	r2, [pc, #192]	; (800a10c <HAL_TIM_PWM_Start+0x1e8>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d009      	beq.n	800a062 <HAL_TIM_PWM_Start+0x13e>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a2f      	ldr	r2, [pc, #188]	; (800a110 <HAL_TIM_PWM_Start+0x1ec>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d004      	beq.n	800a062 <HAL_TIM_PWM_Start+0x13e>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a2d      	ldr	r2, [pc, #180]	; (800a114 <HAL_TIM_PWM_Start+0x1f0>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d101      	bne.n	800a066 <HAL_TIM_PWM_Start+0x142>
 800a062:	2301      	movs	r3, #1
 800a064:	e000      	b.n	800a068 <HAL_TIM_PWM_Start+0x144>
 800a066:	2300      	movs	r3, #0
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d007      	beq.n	800a07c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a07a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a20      	ldr	r2, [pc, #128]	; (800a104 <HAL_TIM_PWM_Start+0x1e0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d018      	beq.n	800a0b8 <HAL_TIM_PWM_Start+0x194>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a08e:	d013      	beq.n	800a0b8 <HAL_TIM_PWM_Start+0x194>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a20      	ldr	r2, [pc, #128]	; (800a118 <HAL_TIM_PWM_Start+0x1f4>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d00e      	beq.n	800a0b8 <HAL_TIM_PWM_Start+0x194>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a1f      	ldr	r2, [pc, #124]	; (800a11c <HAL_TIM_PWM_Start+0x1f8>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d009      	beq.n	800a0b8 <HAL_TIM_PWM_Start+0x194>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a17      	ldr	r2, [pc, #92]	; (800a108 <HAL_TIM_PWM_Start+0x1e4>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d004      	beq.n	800a0b8 <HAL_TIM_PWM_Start+0x194>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a16      	ldr	r2, [pc, #88]	; (800a10c <HAL_TIM_PWM_Start+0x1e8>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d115      	bne.n	800a0e4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	689a      	ldr	r2, [r3, #8]
 800a0be:	4b18      	ldr	r3, [pc, #96]	; (800a120 <HAL_TIM_PWM_Start+0x1fc>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2b06      	cmp	r3, #6
 800a0c8:	d015      	beq.n	800a0f6 <HAL_TIM_PWM_Start+0x1d2>
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0d0:	d011      	beq.n	800a0f6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f042 0201 	orr.w	r2, r2, #1
 800a0e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0e2:	e008      	b.n	800a0f6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f042 0201 	orr.w	r2, r2, #1
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	e000      	b.n	800a0f8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3710      	adds	r7, #16
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
 800a102:	bf00      	nop
 800a104:	40012c00 	.word	0x40012c00
 800a108:	40013400 	.word	0x40013400
 800a10c:	40014000 	.word	0x40014000
 800a110:	40014400 	.word	0x40014400
 800a114:	40014800 	.word	0x40014800
 800a118:	40000400 	.word	0x40000400
 800a11c:	40000800 	.word	0x40000800
 800a120:	00010007 	.word	0x00010007

0800a124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	f003 0302 	and.w	r3, r3, #2
 800a136:	2b02      	cmp	r3, #2
 800a138:	d122      	bne.n	800a180 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	f003 0302 	and.w	r3, r3, #2
 800a144:	2b02      	cmp	r3, #2
 800a146:	d11b      	bne.n	800a180 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f06f 0202 	mvn.w	r2, #2
 800a150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2201      	movs	r2, #1
 800a156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	699b      	ldr	r3, [r3, #24]
 800a15e:	f003 0303 	and.w	r3, r3, #3
 800a162:	2b00      	cmp	r3, #0
 800a164:	d003      	beq.n	800a16e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 fb74 	bl	800a854 <HAL_TIM_IC_CaptureCallback>
 800a16c:	e005      	b.n	800a17a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 fb66 	bl	800a840 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fb77 	bl	800a868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	691b      	ldr	r3, [r3, #16]
 800a186:	f003 0304 	and.w	r3, r3, #4
 800a18a:	2b04      	cmp	r3, #4
 800a18c:	d122      	bne.n	800a1d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	68db      	ldr	r3, [r3, #12]
 800a194:	f003 0304 	and.w	r3, r3, #4
 800a198:	2b04      	cmp	r3, #4
 800a19a:	d11b      	bne.n	800a1d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f06f 0204 	mvn.w	r2, #4
 800a1a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2202      	movs	r2, #2
 800a1aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 fb4a 	bl	800a854 <HAL_TIM_IC_CaptureCallback>
 800a1c0:	e005      	b.n	800a1ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fb3c 	bl	800a840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 fb4d 	bl	800a868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	f003 0308 	and.w	r3, r3, #8
 800a1de:	2b08      	cmp	r3, #8
 800a1e0:	d122      	bne.n	800a228 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	f003 0308 	and.w	r3, r3, #8
 800a1ec:	2b08      	cmp	r3, #8
 800a1ee:	d11b      	bne.n	800a228 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f06f 0208 	mvn.w	r2, #8
 800a1f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2204      	movs	r2, #4
 800a1fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	69db      	ldr	r3, [r3, #28]
 800a206:	f003 0303 	and.w	r3, r3, #3
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d003      	beq.n	800a216 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fb20 	bl	800a854 <HAL_TIM_IC_CaptureCallback>
 800a214:	e005      	b.n	800a222 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 fb12 	bl	800a840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f000 fb23 	bl	800a868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2200      	movs	r2, #0
 800a226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	f003 0310 	and.w	r3, r3, #16
 800a232:	2b10      	cmp	r3, #16
 800a234:	d122      	bne.n	800a27c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	68db      	ldr	r3, [r3, #12]
 800a23c:	f003 0310 	and.w	r3, r3, #16
 800a240:	2b10      	cmp	r3, #16
 800a242:	d11b      	bne.n	800a27c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f06f 0210 	mvn.w	r2, #16
 800a24c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2208      	movs	r2, #8
 800a252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	69db      	ldr	r3, [r3, #28]
 800a25a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d003      	beq.n	800a26a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 faf6 	bl	800a854 <HAL_TIM_IC_CaptureCallback>
 800a268:	e005      	b.n	800a276 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 fae8 	bl	800a840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 faf9 	bl	800a868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	691b      	ldr	r3, [r3, #16]
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	2b01      	cmp	r3, #1
 800a288:	d10e      	bne.n	800a2a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68db      	ldr	r3, [r3, #12]
 800a290:	f003 0301 	and.w	r3, r3, #1
 800a294:	2b01      	cmp	r3, #1
 800a296:	d107      	bne.n	800a2a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f06f 0201 	mvn.w	r2, #1
 800a2a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f7f6 fe94 	bl	8000fd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	691b      	ldr	r3, [r3, #16]
 800a2ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2b2:	2b80      	cmp	r3, #128	; 0x80
 800a2b4:	d10e      	bne.n	800a2d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2c0:	2b80      	cmp	r3, #128	; 0x80
 800a2c2:	d107      	bne.n	800a2d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a2cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f001 f906 	bl	800b4e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2e2:	d10e      	bne.n	800a302 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2ee:	2b80      	cmp	r3, #128	; 0x80
 800a2f0:	d107      	bne.n	800a302 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a2fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f001 f8f9 	bl	800b4f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	691b      	ldr	r3, [r3, #16]
 800a308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a30c:	2b40      	cmp	r3, #64	; 0x40
 800a30e:	d10e      	bne.n	800a32e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	68db      	ldr	r3, [r3, #12]
 800a316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a31a:	2b40      	cmp	r3, #64	; 0x40
 800a31c:	d107      	bne.n	800a32e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f000 faa7 	bl	800a87c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	f003 0320 	and.w	r3, r3, #32
 800a338:	2b20      	cmp	r3, #32
 800a33a:	d10e      	bne.n	800a35a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	f003 0320 	and.w	r3, r3, #32
 800a346:	2b20      	cmp	r3, #32
 800a348:	d107      	bne.n	800a35a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f06f 0220 	mvn.w	r2, #32
 800a352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f001 f8b9 	bl	800b4cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	691b      	ldr	r3, [r3, #16]
 800a360:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a364:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a368:	d10f      	bne.n	800a38a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a374:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a378:	d107      	bne.n	800a38a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a382:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f001 f8bf 	bl	800b508 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a394:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a398:	d10f      	bne.n	800a3ba <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a3a4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a3a8:	d107      	bne.n	800a3ba <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a3b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f001 f8b1 	bl	800b51c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3c8:	d10f      	bne.n	800a3ea <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3d8:	d107      	bne.n	800a3ea <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a3e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f001 f8a3 	bl	800b530 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a3f8:	d10f      	bne.n	800a41a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a404:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a408:	d107      	bne.n	800a41a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f001 f895 	bl	800b544 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a41a:	bf00      	nop
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
	...

0800a424 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a430:	2300      	movs	r3, #0
 800a432:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d101      	bne.n	800a442 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a43e:	2302      	movs	r3, #2
 800a440:	e0ff      	b.n	800a642 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2201      	movs	r2, #1
 800a446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2b14      	cmp	r3, #20
 800a44e:	f200 80f0 	bhi.w	800a632 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a452:	a201      	add	r2, pc, #4	; (adr r2, 800a458 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a458:	0800a4ad 	.word	0x0800a4ad
 800a45c:	0800a633 	.word	0x0800a633
 800a460:	0800a633 	.word	0x0800a633
 800a464:	0800a633 	.word	0x0800a633
 800a468:	0800a4ed 	.word	0x0800a4ed
 800a46c:	0800a633 	.word	0x0800a633
 800a470:	0800a633 	.word	0x0800a633
 800a474:	0800a633 	.word	0x0800a633
 800a478:	0800a52f 	.word	0x0800a52f
 800a47c:	0800a633 	.word	0x0800a633
 800a480:	0800a633 	.word	0x0800a633
 800a484:	0800a633 	.word	0x0800a633
 800a488:	0800a56f 	.word	0x0800a56f
 800a48c:	0800a633 	.word	0x0800a633
 800a490:	0800a633 	.word	0x0800a633
 800a494:	0800a633 	.word	0x0800a633
 800a498:	0800a5b1 	.word	0x0800a5b1
 800a49c:	0800a633 	.word	0x0800a633
 800a4a0:	0800a633 	.word	0x0800a633
 800a4a4:	0800a633 	.word	0x0800a633
 800a4a8:	0800a5f1 	.word	0x0800a5f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	68b9      	ldr	r1, [r7, #8]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f000 fa7c 	bl	800a9b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	699a      	ldr	r2, [r3, #24]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f042 0208 	orr.w	r2, r2, #8
 800a4c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	699a      	ldr	r2, [r3, #24]
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f022 0204 	bic.w	r2, r2, #4
 800a4d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	6999      	ldr	r1, [r3, #24]
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	691a      	ldr	r2, [r3, #16]
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	430a      	orrs	r2, r1
 800a4e8:	619a      	str	r2, [r3, #24]
      break;
 800a4ea:	e0a5      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 faec 	bl	800aad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	699a      	ldr	r2, [r3, #24]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	699a      	ldr	r2, [r3, #24]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	6999      	ldr	r1, [r3, #24]
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	021a      	lsls	r2, r3, #8
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	430a      	orrs	r2, r1
 800a52a:	619a      	str	r2, [r3, #24]
      break;
 800a52c:	e084      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	68b9      	ldr	r1, [r7, #8]
 800a534:	4618      	mov	r0, r3
 800a536:	f000 fb55 	bl	800abe4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	69da      	ldr	r2, [r3, #28]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f042 0208 	orr.w	r2, r2, #8
 800a548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	69da      	ldr	r2, [r3, #28]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f022 0204 	bic.w	r2, r2, #4
 800a558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	69d9      	ldr	r1, [r3, #28]
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	691a      	ldr	r2, [r3, #16]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	430a      	orrs	r2, r1
 800a56a:	61da      	str	r2, [r3, #28]
      break;
 800a56c:	e064      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	68b9      	ldr	r1, [r7, #8]
 800a574:	4618      	mov	r0, r3
 800a576:	f000 fbbd 	bl	800acf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	69da      	ldr	r2, [r3, #28]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	69da      	ldr	r2, [r3, #28]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	69d9      	ldr	r1, [r3, #28]
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	691b      	ldr	r3, [r3, #16]
 800a5a4:	021a      	lsls	r2, r3, #8
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	430a      	orrs	r2, r1
 800a5ac:	61da      	str	r2, [r3, #28]
      break;
 800a5ae:	e043      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68b9      	ldr	r1, [r7, #8]
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f000 fc26 	bl	800ae08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f042 0208 	orr.w	r2, r2, #8
 800a5ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f022 0204 	bic.w	r2, r2, #4
 800a5da:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	691a      	ldr	r2, [r3, #16]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a5ee:	e023      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	68b9      	ldr	r1, [r7, #8]
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f000 fc6a 	bl	800aed0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a60a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a61a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	021a      	lsls	r2, r3, #8
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	430a      	orrs	r2, r1
 800a62e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a630:	e002      	b.n	800a638 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	75fb      	strb	r3, [r7, #23]
      break;
 800a636:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2200      	movs	r2, #0
 800a63c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a640:	7dfb      	ldrb	r3, [r7, #23]
}
 800a642:	4618      	mov	r0, r3
 800a644:	3718      	adds	r7, #24
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop

0800a64c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a656:	2300      	movs	r3, #0
 800a658:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a660:	2b01      	cmp	r3, #1
 800a662:	d101      	bne.n	800a668 <HAL_TIM_ConfigClockSource+0x1c>
 800a664:	2302      	movs	r3, #2
 800a666:	e0de      	b.n	800a826 <HAL_TIM_ConfigClockSource+0x1da>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2202      	movs	r2, #2
 800a674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a686:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a68a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a63      	ldr	r2, [pc, #396]	; (800a830 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	f000 80a9 	beq.w	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a6a8:	4a61      	ldr	r2, [pc, #388]	; (800a830 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	f200 80ae 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6b0:	4a60      	ldr	r2, [pc, #384]	; (800a834 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	f000 80a1 	beq.w	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a6b8:	4a5e      	ldr	r2, [pc, #376]	; (800a834 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	f200 80a6 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6c0:	4a5d      	ldr	r2, [pc, #372]	; (800a838 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	f000 8099 	beq.w	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a6c8:	4a5b      	ldr	r2, [pc, #364]	; (800a838 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	f200 809e 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6d0:	4a5a      	ldr	r2, [pc, #360]	; (800a83c <HAL_TIM_ConfigClockSource+0x1f0>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	f000 8091 	beq.w	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a6d8:	4a58      	ldr	r2, [pc, #352]	; (800a83c <HAL_TIM_ConfigClockSource+0x1f0>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	f200 8096 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a6e4:	f000 8089 	beq.w	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a6e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a6ec:	f200 808e 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6f4:	d03e      	beq.n	800a774 <HAL_TIM_ConfigClockSource+0x128>
 800a6f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6fa:	f200 8087 	bhi.w	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a6fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a702:	f000 8086 	beq.w	800a812 <HAL_TIM_ConfigClockSource+0x1c6>
 800a706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a70a:	d87f      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a70c:	2b70      	cmp	r3, #112	; 0x70
 800a70e:	d01a      	beq.n	800a746 <HAL_TIM_ConfigClockSource+0xfa>
 800a710:	2b70      	cmp	r3, #112	; 0x70
 800a712:	d87b      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a714:	2b60      	cmp	r3, #96	; 0x60
 800a716:	d050      	beq.n	800a7ba <HAL_TIM_ConfigClockSource+0x16e>
 800a718:	2b60      	cmp	r3, #96	; 0x60
 800a71a:	d877      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a71c:	2b50      	cmp	r3, #80	; 0x50
 800a71e:	d03c      	beq.n	800a79a <HAL_TIM_ConfigClockSource+0x14e>
 800a720:	2b50      	cmp	r3, #80	; 0x50
 800a722:	d873      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a724:	2b40      	cmp	r3, #64	; 0x40
 800a726:	d058      	beq.n	800a7da <HAL_TIM_ConfigClockSource+0x18e>
 800a728:	2b40      	cmp	r3, #64	; 0x40
 800a72a:	d86f      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a72c:	2b30      	cmp	r3, #48	; 0x30
 800a72e:	d064      	beq.n	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a730:	2b30      	cmp	r3, #48	; 0x30
 800a732:	d86b      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a734:	2b20      	cmp	r3, #32
 800a736:	d060      	beq.n	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a738:	2b20      	cmp	r3, #32
 800a73a:	d867      	bhi.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d05c      	beq.n	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a740:	2b10      	cmp	r3, #16
 800a742:	d05a      	beq.n	800a7fa <HAL_TIM_ConfigClockSource+0x1ae>
 800a744:	e062      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6818      	ldr	r0, [r3, #0]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	6899      	ldr	r1, [r3, #8]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	685a      	ldr	r2, [r3, #4]
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	f000 fc9d 	bl	800b094 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a768:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68ba      	ldr	r2, [r7, #8]
 800a770:	609a      	str	r2, [r3, #8]
      break;
 800a772:	e04f      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6818      	ldr	r0, [r3, #0]
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	6899      	ldr	r1, [r3, #8]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	685a      	ldr	r2, [r3, #4]
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f000 fc86 	bl	800b094 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689a      	ldr	r2, [r3, #8]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a796:	609a      	str	r2, [r3, #8]
      break;
 800a798:	e03c      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6818      	ldr	r0, [r3, #0]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	6859      	ldr	r1, [r3, #4]
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	68db      	ldr	r3, [r3, #12]
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	f000 fbf8 	bl	800af9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2150      	movs	r1, #80	; 0x50
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f000 fc51 	bl	800b05a <TIM_ITRx_SetConfig>
      break;
 800a7b8:	e02c      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6818      	ldr	r0, [r3, #0]
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	6859      	ldr	r1, [r3, #4]
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	f000 fc17 	bl	800affa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	2160      	movs	r1, #96	; 0x60
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f000 fc41 	bl	800b05a <TIM_ITRx_SetConfig>
      break;
 800a7d8:	e01c      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6818      	ldr	r0, [r3, #0]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	6859      	ldr	r1, [r3, #4]
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	68db      	ldr	r3, [r3, #12]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	f000 fbd8 	bl	800af9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2140      	movs	r1, #64	; 0x40
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f000 fc31 	bl	800b05a <TIM_ITRx_SetConfig>
      break;
 800a7f8:	e00c      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4619      	mov	r1, r3
 800a804:	4610      	mov	r0, r2
 800a806:	f000 fc28 	bl	800b05a <TIM_ITRx_SetConfig>
      break;
 800a80a:	e003      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800a80c:	2301      	movs	r3, #1
 800a80e:	73fb      	strb	r3, [r7, #15]
      break;
 800a810:	e000      	b.n	800a814 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800a812:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2200      	movs	r2, #0
 800a820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a824:	7bfb      	ldrb	r3, [r7, #15]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	00100070 	.word	0x00100070
 800a834:	00100040 	.word	0x00100040
 800a838:	00100030 	.word	0x00100030
 800a83c:	00100020 	.word	0x00100020

0800a840 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a848:	bf00      	nop
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a884:	bf00      	nop
 800a886:	370c      	adds	r7, #12
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr

0800a890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	4a3c      	ldr	r2, [pc, #240]	; (800a994 <TIM_Base_SetConfig+0x104>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d00f      	beq.n	800a8c8 <TIM_Base_SetConfig+0x38>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8ae:	d00b      	beq.n	800a8c8 <TIM_Base_SetConfig+0x38>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4a39      	ldr	r2, [pc, #228]	; (800a998 <TIM_Base_SetConfig+0x108>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d007      	beq.n	800a8c8 <TIM_Base_SetConfig+0x38>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	4a38      	ldr	r2, [pc, #224]	; (800a99c <TIM_Base_SetConfig+0x10c>)
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d003      	beq.n	800a8c8 <TIM_Base_SetConfig+0x38>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	4a37      	ldr	r2, [pc, #220]	; (800a9a0 <TIM_Base_SetConfig+0x110>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d108      	bne.n	800a8da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4a2d      	ldr	r2, [pc, #180]	; (800a994 <TIM_Base_SetConfig+0x104>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d01b      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8e8:	d017      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	4a2a      	ldr	r2, [pc, #168]	; (800a998 <TIM_Base_SetConfig+0x108>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d013      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a29      	ldr	r2, [pc, #164]	; (800a99c <TIM_Base_SetConfig+0x10c>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d00f      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4a28      	ldr	r2, [pc, #160]	; (800a9a0 <TIM_Base_SetConfig+0x110>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d00b      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	4a27      	ldr	r2, [pc, #156]	; (800a9a4 <TIM_Base_SetConfig+0x114>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d007      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4a26      	ldr	r2, [pc, #152]	; (800a9a8 <TIM_Base_SetConfig+0x118>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d003      	beq.n	800a91a <TIM_Base_SetConfig+0x8a>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	4a25      	ldr	r2, [pc, #148]	; (800a9ac <TIM_Base_SetConfig+0x11c>)
 800a916:	4293      	cmp	r3, r2
 800a918:	d108      	bne.n	800a92c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	68fa      	ldr	r2, [r7, #12]
 800a928:	4313      	orrs	r3, r2
 800a92a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	4313      	orrs	r3, r2
 800a938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	689a      	ldr	r2, [r3, #8]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a10      	ldr	r2, [pc, #64]	; (800a994 <TIM_Base_SetConfig+0x104>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d00f      	beq.n	800a978 <TIM_Base_SetConfig+0xe8>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a11      	ldr	r2, [pc, #68]	; (800a9a0 <TIM_Base_SetConfig+0x110>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d00b      	beq.n	800a978 <TIM_Base_SetConfig+0xe8>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a10      	ldr	r2, [pc, #64]	; (800a9a4 <TIM_Base_SetConfig+0x114>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d007      	beq.n	800a978 <TIM_Base_SetConfig+0xe8>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a0f      	ldr	r2, [pc, #60]	; (800a9a8 <TIM_Base_SetConfig+0x118>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d003      	beq.n	800a978 <TIM_Base_SetConfig+0xe8>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a0e      	ldr	r2, [pc, #56]	; (800a9ac <TIM_Base_SetConfig+0x11c>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d103      	bne.n	800a980 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	691a      	ldr	r2, [r3, #16]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	615a      	str	r2, [r3, #20]
}
 800a986:	bf00      	nop
 800a988:	3714      	adds	r7, #20
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	40012c00 	.word	0x40012c00
 800a998:	40000400 	.word	0x40000400
 800a99c:	40000800 	.word	0x40000800
 800a9a0:	40013400 	.word	0x40013400
 800a9a4:	40014000 	.word	0x40014000
 800a9a8:	40014400 	.word	0x40014400
 800a9ac:	40014800 	.word	0x40014800

0800a9b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b087      	sub	sp, #28
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a1b      	ldr	r3, [r3, #32]
 800a9be:	f023 0201 	bic.w	r2, r3, #1
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6a1b      	ldr	r3, [r3, #32]
 800a9ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	699b      	ldr	r3, [r3, #24]
 800a9d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a9de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f023 0303 	bic.w	r3, r3, #3
 800a9ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	68fa      	ldr	r2, [r7, #12]
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	f023 0302 	bic.w	r3, r3, #2
 800a9fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	697a      	ldr	r2, [r7, #20]
 800aa04:	4313      	orrs	r3, r2
 800aa06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	4a2c      	ldr	r2, [pc, #176]	; (800aabc <TIM_OC1_SetConfig+0x10c>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d00f      	beq.n	800aa30 <TIM_OC1_SetConfig+0x80>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	4a2b      	ldr	r2, [pc, #172]	; (800aac0 <TIM_OC1_SetConfig+0x110>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d00b      	beq.n	800aa30 <TIM_OC1_SetConfig+0x80>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	4a2a      	ldr	r2, [pc, #168]	; (800aac4 <TIM_OC1_SetConfig+0x114>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d007      	beq.n	800aa30 <TIM_OC1_SetConfig+0x80>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	4a29      	ldr	r2, [pc, #164]	; (800aac8 <TIM_OC1_SetConfig+0x118>)
 800aa24:	4293      	cmp	r3, r2
 800aa26:	d003      	beq.n	800aa30 <TIM_OC1_SetConfig+0x80>
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	4a28      	ldr	r2, [pc, #160]	; (800aacc <TIM_OC1_SetConfig+0x11c>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d10c      	bne.n	800aa4a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	f023 0308 	bic.w	r3, r3, #8
 800aa36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	68db      	ldr	r3, [r3, #12]
 800aa3c:	697a      	ldr	r2, [r7, #20]
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	f023 0304 	bic.w	r3, r3, #4
 800aa48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4a1b      	ldr	r2, [pc, #108]	; (800aabc <TIM_OC1_SetConfig+0x10c>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d00f      	beq.n	800aa72 <TIM_OC1_SetConfig+0xc2>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	4a1a      	ldr	r2, [pc, #104]	; (800aac0 <TIM_OC1_SetConfig+0x110>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d00b      	beq.n	800aa72 <TIM_OC1_SetConfig+0xc2>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	4a19      	ldr	r2, [pc, #100]	; (800aac4 <TIM_OC1_SetConfig+0x114>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d007      	beq.n	800aa72 <TIM_OC1_SetConfig+0xc2>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	4a18      	ldr	r2, [pc, #96]	; (800aac8 <TIM_OC1_SetConfig+0x118>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d003      	beq.n	800aa72 <TIM_OC1_SetConfig+0xc2>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	4a17      	ldr	r2, [pc, #92]	; (800aacc <TIM_OC1_SetConfig+0x11c>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d111      	bne.n	800aa96 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aa80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	695b      	ldr	r3, [r3, #20]
 800aa86:	693a      	ldr	r2, [r7, #16]
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	699b      	ldr	r3, [r3, #24]
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	4313      	orrs	r3, r2
 800aa94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	693a      	ldr	r2, [r7, #16]
 800aa9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	685a      	ldr	r2, [r3, #4]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	697a      	ldr	r2, [r7, #20]
 800aaae:	621a      	str	r2, [r3, #32]
}
 800aab0:	bf00      	nop
 800aab2:	371c      	adds	r7, #28
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr
 800aabc:	40012c00 	.word	0x40012c00
 800aac0:	40013400 	.word	0x40013400
 800aac4:	40014000 	.word	0x40014000
 800aac8:	40014400 	.word	0x40014400
 800aacc:	40014800 	.word	0x40014800

0800aad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b087      	sub	sp, #28
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6a1b      	ldr	r3, [r3, #32]
 800aade:	f023 0210 	bic.w	r2, r3, #16
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a1b      	ldr	r3, [r3, #32]
 800aaea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	699b      	ldr	r3, [r3, #24]
 800aaf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aafe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	021b      	lsls	r3, r3, #8
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	4313      	orrs	r3, r2
 800ab16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f023 0320 	bic.w	r3, r3, #32
 800ab1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	011b      	lsls	r3, r3, #4
 800ab26:	697a      	ldr	r2, [r7, #20]
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	4a28      	ldr	r2, [pc, #160]	; (800abd0 <TIM_OC2_SetConfig+0x100>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d003      	beq.n	800ab3c <TIM_OC2_SetConfig+0x6c>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	4a27      	ldr	r2, [pc, #156]	; (800abd4 <TIM_OC2_SetConfig+0x104>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d10d      	bne.n	800ab58 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	68db      	ldr	r3, [r3, #12]
 800ab48:	011b      	lsls	r3, r3, #4
 800ab4a:	697a      	ldr	r2, [r7, #20]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	4a1d      	ldr	r2, [pc, #116]	; (800abd0 <TIM_OC2_SetConfig+0x100>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d00f      	beq.n	800ab80 <TIM_OC2_SetConfig+0xb0>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	4a1c      	ldr	r2, [pc, #112]	; (800abd4 <TIM_OC2_SetConfig+0x104>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d00b      	beq.n	800ab80 <TIM_OC2_SetConfig+0xb0>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a1b      	ldr	r2, [pc, #108]	; (800abd8 <TIM_OC2_SetConfig+0x108>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d007      	beq.n	800ab80 <TIM_OC2_SetConfig+0xb0>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a1a      	ldr	r2, [pc, #104]	; (800abdc <TIM_OC2_SetConfig+0x10c>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d003      	beq.n	800ab80 <TIM_OC2_SetConfig+0xb0>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	4a19      	ldr	r2, [pc, #100]	; (800abe0 <TIM_OC2_SetConfig+0x110>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d113      	bne.n	800aba8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ab86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ab8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	693a      	ldr	r2, [r7, #16]
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	699b      	ldr	r3, [r3, #24]
 800aba0:	009b      	lsls	r3, r3, #2
 800aba2:	693a      	ldr	r2, [r7, #16]
 800aba4:	4313      	orrs	r3, r2
 800aba6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	693a      	ldr	r2, [r7, #16]
 800abac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	685a      	ldr	r2, [r3, #4]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	697a      	ldr	r2, [r7, #20]
 800abc0:	621a      	str	r2, [r3, #32]
}
 800abc2:	bf00      	nop
 800abc4:	371c      	adds	r7, #28
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr
 800abce:	bf00      	nop
 800abd0:	40012c00 	.word	0x40012c00
 800abd4:	40013400 	.word	0x40013400
 800abd8:	40014000 	.word	0x40014000
 800abdc:	40014400 	.word	0x40014400
 800abe0:	40014800 	.word	0x40014800

0800abe4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b087      	sub	sp, #28
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6a1b      	ldr	r3, [r3, #32]
 800abf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6a1b      	ldr	r3, [r3, #32]
 800abfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	69db      	ldr	r3, [r3, #28]
 800ac0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ac12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f023 0303 	bic.w	r3, r3, #3
 800ac1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	4313      	orrs	r3, r2
 800ac28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ac30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	021b      	lsls	r3, r3, #8
 800ac38:	697a      	ldr	r2, [r7, #20]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a27      	ldr	r2, [pc, #156]	; (800ace0 <TIM_OC3_SetConfig+0xfc>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d003      	beq.n	800ac4e <TIM_OC3_SetConfig+0x6a>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a26      	ldr	r2, [pc, #152]	; (800ace4 <TIM_OC3_SetConfig+0x100>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d10d      	bne.n	800ac6a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	021b      	lsls	r3, r3, #8
 800ac5c:	697a      	ldr	r2, [r7, #20]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ac68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	4a1c      	ldr	r2, [pc, #112]	; (800ace0 <TIM_OC3_SetConfig+0xfc>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d00f      	beq.n	800ac92 <TIM_OC3_SetConfig+0xae>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	4a1b      	ldr	r2, [pc, #108]	; (800ace4 <TIM_OC3_SetConfig+0x100>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d00b      	beq.n	800ac92 <TIM_OC3_SetConfig+0xae>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	4a1a      	ldr	r2, [pc, #104]	; (800ace8 <TIM_OC3_SetConfig+0x104>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d007      	beq.n	800ac92 <TIM_OC3_SetConfig+0xae>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	4a19      	ldr	r2, [pc, #100]	; (800acec <TIM_OC3_SetConfig+0x108>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d003      	beq.n	800ac92 <TIM_OC3_SetConfig+0xae>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	4a18      	ldr	r2, [pc, #96]	; (800acf0 <TIM_OC3_SetConfig+0x10c>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d113      	bne.n	800acba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	695b      	ldr	r3, [r3, #20]
 800aca6:	011b      	lsls	r3, r3, #4
 800aca8:	693a      	ldr	r2, [r7, #16]
 800acaa:	4313      	orrs	r3, r2
 800acac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	011b      	lsls	r3, r3, #4
 800acb4:	693a      	ldr	r2, [r7, #16]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	685a      	ldr	r2, [r3, #4]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	697a      	ldr	r2, [r7, #20]
 800acd2:	621a      	str	r2, [r3, #32]
}
 800acd4:	bf00      	nop
 800acd6:	371c      	adds	r7, #28
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr
 800ace0:	40012c00 	.word	0x40012c00
 800ace4:	40013400 	.word	0x40013400
 800ace8:	40014000 	.word	0x40014000
 800acec:	40014400 	.word	0x40014400
 800acf0:	40014800 	.word	0x40014800

0800acf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b087      	sub	sp, #28
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a1b      	ldr	r3, [r3, #32]
 800ad0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	685b      	ldr	r3, [r3, #4]
 800ad14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	69db      	ldr	r3, [r3, #28]
 800ad1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ad22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	021b      	lsls	r3, r3, #8
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ad42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	689b      	ldr	r3, [r3, #8]
 800ad48:	031b      	lsls	r3, r3, #12
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a28      	ldr	r2, [pc, #160]	; (800adf4 <TIM_OC4_SetConfig+0x100>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d003      	beq.n	800ad60 <TIM_OC4_SetConfig+0x6c>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	4a27      	ldr	r2, [pc, #156]	; (800adf8 <TIM_OC4_SetConfig+0x104>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d10d      	bne.n	800ad7c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	68db      	ldr	r3, [r3, #12]
 800ad6c:	031b      	lsls	r3, r3, #12
 800ad6e:	697a      	ldr	r2, [r7, #20]
 800ad70:	4313      	orrs	r3, r2
 800ad72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a1d      	ldr	r2, [pc, #116]	; (800adf4 <TIM_OC4_SetConfig+0x100>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d00f      	beq.n	800ada4 <TIM_OC4_SetConfig+0xb0>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a1c      	ldr	r2, [pc, #112]	; (800adf8 <TIM_OC4_SetConfig+0x104>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d00b      	beq.n	800ada4 <TIM_OC4_SetConfig+0xb0>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a1b      	ldr	r2, [pc, #108]	; (800adfc <TIM_OC4_SetConfig+0x108>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d007      	beq.n	800ada4 <TIM_OC4_SetConfig+0xb0>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a1a      	ldr	r2, [pc, #104]	; (800ae00 <TIM_OC4_SetConfig+0x10c>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d003      	beq.n	800ada4 <TIM_OC4_SetConfig+0xb0>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4a19      	ldr	r2, [pc, #100]	; (800ae04 <TIM_OC4_SetConfig+0x110>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d113      	bne.n	800adcc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800adaa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800adb2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	695b      	ldr	r3, [r3, #20]
 800adb8:	019b      	lsls	r3, r3, #6
 800adba:	693a      	ldr	r2, [r7, #16]
 800adbc:	4313      	orrs	r3, r2
 800adbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	699b      	ldr	r3, [r3, #24]
 800adc4:	019b      	lsls	r3, r3, #6
 800adc6:	693a      	ldr	r2, [r7, #16]
 800adc8:	4313      	orrs	r3, r2
 800adca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	693a      	ldr	r2, [r7, #16]
 800add0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	685a      	ldr	r2, [r3, #4]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	697a      	ldr	r2, [r7, #20]
 800ade4:	621a      	str	r2, [r3, #32]
}
 800ade6:	bf00      	nop
 800ade8:	371c      	adds	r7, #28
 800adea:	46bd      	mov	sp, r7
 800adec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf0:	4770      	bx	lr
 800adf2:	bf00      	nop
 800adf4:	40012c00 	.word	0x40012c00
 800adf8:	40013400 	.word	0x40013400
 800adfc:	40014000 	.word	0x40014000
 800ae00:	40014400 	.word	0x40014400
 800ae04:	40014800 	.word	0x40014800

0800ae08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b087      	sub	sp, #28
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6a1b      	ldr	r3, [r3, #32]
 800ae16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6a1b      	ldr	r3, [r3, #32]
 800ae22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	68fa      	ldr	r2, [r7, #12]
 800ae42:	4313      	orrs	r3, r2
 800ae44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ae4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	041b      	lsls	r3, r3, #16
 800ae54:	693a      	ldr	r2, [r7, #16]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a17      	ldr	r2, [pc, #92]	; (800aebc <TIM_OC5_SetConfig+0xb4>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d00f      	beq.n	800ae82 <TIM_OC5_SetConfig+0x7a>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a16      	ldr	r2, [pc, #88]	; (800aec0 <TIM_OC5_SetConfig+0xb8>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00b      	beq.n	800ae82 <TIM_OC5_SetConfig+0x7a>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a15      	ldr	r2, [pc, #84]	; (800aec4 <TIM_OC5_SetConfig+0xbc>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d007      	beq.n	800ae82 <TIM_OC5_SetConfig+0x7a>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a14      	ldr	r2, [pc, #80]	; (800aec8 <TIM_OC5_SetConfig+0xc0>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d003      	beq.n	800ae82 <TIM_OC5_SetConfig+0x7a>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a13      	ldr	r2, [pc, #76]	; (800aecc <TIM_OC5_SetConfig+0xc4>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d109      	bne.n	800ae96 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	695b      	ldr	r3, [r3, #20]
 800ae8e:	021b      	lsls	r3, r3, #8
 800ae90:	697a      	ldr	r2, [r7, #20]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	697a      	ldr	r2, [r7, #20]
 800ae9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	685a      	ldr	r2, [r3, #4]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	621a      	str	r2, [r3, #32]
}
 800aeb0:	bf00      	nop
 800aeb2:	371c      	adds	r7, #28
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr
 800aebc:	40012c00 	.word	0x40012c00
 800aec0:	40013400 	.word	0x40013400
 800aec4:	40014000 	.word	0x40014000
 800aec8:	40014400 	.word	0x40014400
 800aecc:	40014800 	.word	0x40014800

0800aed0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b087      	sub	sp, #28
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6a1b      	ldr	r3, [r3, #32]
 800aede:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aefe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	021b      	lsls	r3, r3, #8
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4313      	orrs	r3, r2
 800af0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800af16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	051b      	lsls	r3, r3, #20
 800af1e:	693a      	ldr	r2, [r7, #16]
 800af20:	4313      	orrs	r3, r2
 800af22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a18      	ldr	r2, [pc, #96]	; (800af88 <TIM_OC6_SetConfig+0xb8>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d00f      	beq.n	800af4c <TIM_OC6_SetConfig+0x7c>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a17      	ldr	r2, [pc, #92]	; (800af8c <TIM_OC6_SetConfig+0xbc>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d00b      	beq.n	800af4c <TIM_OC6_SetConfig+0x7c>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a16      	ldr	r2, [pc, #88]	; (800af90 <TIM_OC6_SetConfig+0xc0>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d007      	beq.n	800af4c <TIM_OC6_SetConfig+0x7c>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a15      	ldr	r2, [pc, #84]	; (800af94 <TIM_OC6_SetConfig+0xc4>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d003      	beq.n	800af4c <TIM_OC6_SetConfig+0x7c>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a14      	ldr	r2, [pc, #80]	; (800af98 <TIM_OC6_SetConfig+0xc8>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d109      	bne.n	800af60 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800af52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	695b      	ldr	r3, [r3, #20]
 800af58:	029b      	lsls	r3, r3, #10
 800af5a:	697a      	ldr	r2, [r7, #20]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	697a      	ldr	r2, [r7, #20]
 800af64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	68fa      	ldr	r2, [r7, #12]
 800af6a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	685a      	ldr	r2, [r3, #4]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	693a      	ldr	r2, [r7, #16]
 800af78:	621a      	str	r2, [r3, #32]
}
 800af7a:	bf00      	nop
 800af7c:	371c      	adds	r7, #28
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr
 800af86:	bf00      	nop
 800af88:	40012c00 	.word	0x40012c00
 800af8c:	40013400 	.word	0x40013400
 800af90:	40014000 	.word	0x40014000
 800af94:	40014400 	.word	0x40014400
 800af98:	40014800 	.word	0x40014800

0800af9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af9c:	b480      	push	{r7}
 800af9e:	b087      	sub	sp, #28
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6a1b      	ldr	r3, [r3, #32]
 800afac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	6a1b      	ldr	r3, [r3, #32]
 800afb2:	f023 0201 	bic.w	r2, r3, #1
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	699b      	ldr	r3, [r3, #24]
 800afbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800afc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	011b      	lsls	r3, r3, #4
 800afcc:	693a      	ldr	r2, [r7, #16]
 800afce:	4313      	orrs	r3, r2
 800afd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	f023 030a 	bic.w	r3, r3, #10
 800afd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	4313      	orrs	r3, r2
 800afe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	693a      	ldr	r2, [r7, #16]
 800afe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	697a      	ldr	r2, [r7, #20]
 800afec:	621a      	str	r2, [r3, #32]
}
 800afee:	bf00      	nop
 800aff0:	371c      	adds	r7, #28
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr

0800affa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800affa:	b480      	push	{r7}
 800affc:	b087      	sub	sp, #28
 800affe:	af00      	add	r7, sp, #0
 800b000:	60f8      	str	r0, [r7, #12]
 800b002:	60b9      	str	r1, [r7, #8]
 800b004:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6a1b      	ldr	r3, [r3, #32]
 800b00a:	f023 0210 	bic.w	r2, r3, #16
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	699b      	ldr	r3, [r3, #24]
 800b016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6a1b      	ldr	r3, [r3, #32]
 800b01c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b024:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	031b      	lsls	r3, r3, #12
 800b02a:	697a      	ldr	r2, [r7, #20]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b036:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	011b      	lsls	r3, r3, #4
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	4313      	orrs	r3, r2
 800b040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	697a      	ldr	r2, [r7, #20]
 800b046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	621a      	str	r2, [r3, #32]
}
 800b04e:	bf00      	nop
 800b050:	371c      	adds	r7, #28
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr

0800b05a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b05a:	b480      	push	{r7}
 800b05c:	b085      	sub	sp, #20
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
 800b062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	689b      	ldr	r3, [r3, #8]
 800b068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b074:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b076:	683a      	ldr	r2, [r7, #0]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	4313      	orrs	r3, r2
 800b07c:	f043 0307 	orr.w	r3, r3, #7
 800b080:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	68fa      	ldr	r2, [r7, #12]
 800b086:	609a      	str	r2, [r3, #8]
}
 800b088:	bf00      	nop
 800b08a:	3714      	adds	r7, #20
 800b08c:	46bd      	mov	sp, r7
 800b08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b092:	4770      	bx	lr

0800b094 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b094:	b480      	push	{r7}
 800b096:	b087      	sub	sp, #28
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
 800b0a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b0ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	021a      	lsls	r2, r3, #8
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	431a      	orrs	r2, r3
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	609a      	str	r2, [r3, #8]
}
 800b0c8:	bf00      	nop
 800b0ca:	371c      	adds	r7, #28
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d2:	4770      	bx	lr

0800b0d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b087      	sub	sp, #28
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	60b9      	str	r1, [r7, #8]
 800b0de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	f003 031f 	and.w	r3, r3, #31
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6a1a      	ldr	r2, [r3, #32]
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	43db      	mvns	r3, r3
 800b0f6:	401a      	ands	r2, r3
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6a1a      	ldr	r2, [r3, #32]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	f003 031f 	and.w	r3, r3, #31
 800b106:	6879      	ldr	r1, [r7, #4]
 800b108:	fa01 f303 	lsl.w	r3, r1, r3
 800b10c:	431a      	orrs	r2, r3
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	621a      	str	r2, [r3, #32]
}
 800b112:	bf00      	nop
 800b114:	371c      	adds	r7, #28
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr
	...

0800b120 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d109      	bne.n	800b144 <HAL_TIMEx_PWMN_Start+0x24>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b136:	b2db      	uxtb	r3, r3
 800b138:	2b01      	cmp	r3, #1
 800b13a:	bf14      	ite	ne
 800b13c:	2301      	movne	r3, #1
 800b13e:	2300      	moveq	r3, #0
 800b140:	b2db      	uxtb	r3, r3
 800b142:	e022      	b.n	800b18a <HAL_TIMEx_PWMN_Start+0x6a>
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	2b04      	cmp	r3, #4
 800b148:	d109      	bne.n	800b15e <HAL_TIMEx_PWMN_Start+0x3e>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b150:	b2db      	uxtb	r3, r3
 800b152:	2b01      	cmp	r3, #1
 800b154:	bf14      	ite	ne
 800b156:	2301      	movne	r3, #1
 800b158:	2300      	moveq	r3, #0
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	e015      	b.n	800b18a <HAL_TIMEx_PWMN_Start+0x6a>
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	2b08      	cmp	r3, #8
 800b162:	d109      	bne.n	800b178 <HAL_TIMEx_PWMN_Start+0x58>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b16a:	b2db      	uxtb	r3, r3
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	bf14      	ite	ne
 800b170:	2301      	movne	r3, #1
 800b172:	2300      	moveq	r3, #0
 800b174:	b2db      	uxtb	r3, r3
 800b176:	e008      	b.n	800b18a <HAL_TIMEx_PWMN_Start+0x6a>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	2b01      	cmp	r3, #1
 800b182:	bf14      	ite	ne
 800b184:	2301      	movne	r3, #1
 800b186:	2300      	moveq	r3, #0
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d001      	beq.n	800b192 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800b18e:	2301      	movs	r3, #1
 800b190:	e069      	b.n	800b266 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d104      	bne.n	800b1a2 <HAL_TIMEx_PWMN_Start+0x82>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2202      	movs	r2, #2
 800b19c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b1a0:	e013      	b.n	800b1ca <HAL_TIMEx_PWMN_Start+0xaa>
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	2b04      	cmp	r3, #4
 800b1a6:	d104      	bne.n	800b1b2 <HAL_TIMEx_PWMN_Start+0x92>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2202      	movs	r2, #2
 800b1ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1b0:	e00b      	b.n	800b1ca <HAL_TIMEx_PWMN_Start+0xaa>
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	2b08      	cmp	r3, #8
 800b1b6:	d104      	bne.n	800b1c2 <HAL_TIMEx_PWMN_Start+0xa2>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2202      	movs	r2, #2
 800b1bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b1c0:	e003      	b.n	800b1ca <HAL_TIMEx_PWMN_Start+0xaa>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2202      	movs	r2, #2
 800b1c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	2204      	movs	r2, #4
 800b1d0:	6839      	ldr	r1, [r7, #0]
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f000 f9c0 	bl	800b558 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4a20      	ldr	r2, [pc, #128]	; (800b270 <HAL_TIMEx_PWMN_Start+0x150>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d018      	beq.n	800b224 <HAL_TIMEx_PWMN_Start+0x104>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1fa:	d013      	beq.n	800b224 <HAL_TIMEx_PWMN_Start+0x104>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a1c      	ldr	r2, [pc, #112]	; (800b274 <HAL_TIMEx_PWMN_Start+0x154>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d00e      	beq.n	800b224 <HAL_TIMEx_PWMN_Start+0x104>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	4a1b      	ldr	r2, [pc, #108]	; (800b278 <HAL_TIMEx_PWMN_Start+0x158>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d009      	beq.n	800b224 <HAL_TIMEx_PWMN_Start+0x104>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a19      	ldr	r2, [pc, #100]	; (800b27c <HAL_TIMEx_PWMN_Start+0x15c>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d004      	beq.n	800b224 <HAL_TIMEx_PWMN_Start+0x104>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4a18      	ldr	r2, [pc, #96]	; (800b280 <HAL_TIMEx_PWMN_Start+0x160>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d115      	bne.n	800b250 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	689a      	ldr	r2, [r3, #8]
 800b22a:	4b16      	ldr	r3, [pc, #88]	; (800b284 <HAL_TIMEx_PWMN_Start+0x164>)
 800b22c:	4013      	ands	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2b06      	cmp	r3, #6
 800b234:	d015      	beq.n	800b262 <HAL_TIMEx_PWMN_Start+0x142>
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b23c:	d011      	beq.n	800b262 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f042 0201 	orr.w	r2, r2, #1
 800b24c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b24e:	e008      	b.n	800b262 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f042 0201 	orr.w	r2, r2, #1
 800b25e:	601a      	str	r2, [r3, #0]
 800b260:	e000      	b.n	800b264 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b262:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	40012c00 	.word	0x40012c00
 800b274:	40000400 	.word	0x40000400
 800b278:	40000800 	.word	0x40000800
 800b27c:	40013400 	.word	0x40013400
 800b280:	40014000 	.word	0x40014000
 800b284:	00010007 	.word	0x00010007

0800b288 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d101      	bne.n	800b2a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b29c:	2302      	movs	r3, #2
 800b29e:	e065      	b.n	800b36c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	685b      	ldr	r3, [r3, #4]
 800b2b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	689b      	ldr	r3, [r3, #8]
 800b2be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a2c      	ldr	r2, [pc, #176]	; (800b378 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d004      	beq.n	800b2d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	4a2b      	ldr	r2, [pc, #172]	; (800b37c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d108      	bne.n	800b2e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b2da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b2ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	4a1b      	ldr	r2, [pc, #108]	; (800b378 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d018      	beq.n	800b340 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b316:	d013      	beq.n	800b340 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4a18      	ldr	r2, [pc, #96]	; (800b380 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d00e      	beq.n	800b340 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a17      	ldr	r2, [pc, #92]	; (800b384 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d009      	beq.n	800b340 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a12      	ldr	r2, [pc, #72]	; (800b37c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d004      	beq.n	800b340 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a13      	ldr	r2, [pc, #76]	; (800b388 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d10c      	bne.n	800b35a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b346:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	689b      	ldr	r3, [r3, #8]
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	4313      	orrs	r3, r2
 800b350:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2201      	movs	r2, #1
 800b35e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2200      	movs	r2, #0
 800b366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b36a:	2300      	movs	r3, #0
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3714      	adds	r7, #20
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr
 800b378:	40012c00 	.word	0x40012c00
 800b37c:	40013400 	.word	0x40013400
 800b380:	40000400 	.word	0x40000400
 800b384:	40000800 	.word	0x40000800
 800b388:	40014000 	.word	0x40014000

0800b38c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b38c:	b480      	push	{r7}
 800b38e:	b085      	sub	sp, #20
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
 800b394:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b396:	2300      	movs	r3, #0
 800b398:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d101      	bne.n	800b3a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b3a4:	2302      	movs	r3, #2
 800b3a6:	e087      	b.n	800b4b8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	691b      	ldr	r3, [r3, #16]
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	695b      	ldr	r3, [r3, #20]
 800b400:	4313      	orrs	r3, r2
 800b402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b40e:	4313      	orrs	r3, r2
 800b410:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	699b      	ldr	r3, [r3, #24]
 800b41c:	041b      	lsls	r3, r3, #16
 800b41e:	4313      	orrs	r3, r2
 800b420:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	4a27      	ldr	r2, [pc, #156]	; (800b4c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d004      	beq.n	800b436 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a25      	ldr	r2, [pc, #148]	; (800b4c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d106      	bne.n	800b444 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	69db      	ldr	r3, [r3, #28]
 800b440:	4313      	orrs	r3, r2
 800b442:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4a1e      	ldr	r2, [pc, #120]	; (800b4c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d004      	beq.n	800b458 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4a1d      	ldr	r2, [pc, #116]	; (800b4c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d126      	bne.n	800b4a6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b462:	051b      	lsls	r3, r3, #20
 800b464:	4313      	orrs	r3, r2
 800b466:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	6a1b      	ldr	r3, [r3, #32]
 800b472:	4313      	orrs	r3, r2
 800b474:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b480:	4313      	orrs	r3, r2
 800b482:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4a0e      	ldr	r2, [pc, #56]	; (800b4c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d004      	beq.n	800b498 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a0d      	ldr	r2, [pc, #52]	; (800b4c8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d106      	bne.n	800b4a6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4b6:	2300      	movs	r3, #0
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3714      	adds	r7, #20
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr
 800b4c4:	40012c00 	.word	0x40012c00
 800b4c8:	40013400 	.word	0x40013400

0800b4cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b4d4:	bf00      	nop
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b510:	bf00      	nop
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr

0800b51c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b083      	sub	sp, #12
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b524:	bf00      	nop
 800b526:	370c      	adds	r7, #12
 800b528:	46bd      	mov	sp, r7
 800b52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52e:	4770      	bx	lr

0800b530 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b530:	b480      	push	{r7}
 800b532:	b083      	sub	sp, #12
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b538:	bf00      	nop
 800b53a:	370c      	adds	r7, #12
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b544:	b480      	push	{r7}
 800b546:	b083      	sub	sp, #12
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b54c:	bf00      	nop
 800b54e:	370c      	adds	r7, #12
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr

0800b558 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	f003 031f 	and.w	r3, r3, #31
 800b56a:	2204      	movs	r2, #4
 800b56c:	fa02 f303 	lsl.w	r3, r2, r3
 800b570:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	6a1a      	ldr	r2, [r3, #32]
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	43db      	mvns	r3, r3
 800b57a:	401a      	ands	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	6a1a      	ldr	r2, [r3, #32]
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	f003 031f 	and.w	r3, r3, #31
 800b58a:	6879      	ldr	r1, [r7, #4]
 800b58c:	fa01 f303 	lsl.w	r3, r1, r3
 800b590:	431a      	orrs	r2, r3
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	621a      	str	r2, [r3, #32]
}
 800b596:	bf00      	nop
 800b598:	371c      	adds	r7, #28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr

0800b5a2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b082      	sub	sp, #8
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d101      	bne.n	800b5b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e042      	b.n	800b63a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d106      	bne.n	800b5cc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f7f9 fc28 	bl	8004e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2224      	movs	r2, #36	; 0x24
 800b5d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	681a      	ldr	r2, [r3, #0]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f022 0201 	bic.w	r2, r2, #1
 800b5e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f000 f8c3 	bl	800b770 <UART_SetConfig>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	d101      	bne.n	800b5f4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	e022      	b.n	800b63a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d002      	beq.n	800b602 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f000 fb83 	bl	800bd08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	685a      	ldr	r2, [r3, #4]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b610:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	689a      	ldr	r2, [r3, #8]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b620:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	681a      	ldr	r2, [r3, #0]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f042 0201 	orr.w	r2, r2, #1
 800b630:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 fc0a 	bl	800be4c <UART_CheckIdleState>
 800b638:	4603      	mov	r3, r0
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3708      	adds	r7, #8
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}

0800b642 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b642:	b580      	push	{r7, lr}
 800b644:	b08a      	sub	sp, #40	; 0x28
 800b646:	af02      	add	r7, sp, #8
 800b648:	60f8      	str	r0, [r7, #12]
 800b64a:	60b9      	str	r1, [r7, #8]
 800b64c:	603b      	str	r3, [r7, #0]
 800b64e:	4613      	mov	r3, r2
 800b650:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b658:	2b20      	cmp	r3, #32
 800b65a:	f040 8083 	bne.w	800b764 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d002      	beq.n	800b66a <HAL_UART_Transmit+0x28>
 800b664:	88fb      	ldrh	r3, [r7, #6]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d101      	bne.n	800b66e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b66a:	2301      	movs	r3, #1
 800b66c:	e07b      	b.n	800b766 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b674:	2b01      	cmp	r3, #1
 800b676:	d101      	bne.n	800b67c <HAL_UART_Transmit+0x3a>
 800b678:	2302      	movs	r3, #2
 800b67a:	e074      	b.n	800b766 <HAL_UART_Transmit+0x124>
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	2201      	movs	r2, #1
 800b680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	2221      	movs	r2, #33	; 0x21
 800b690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b694:	f7f9 fde8 	bl	8005268 <HAL_GetTick>
 800b698:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	88fa      	ldrh	r2, [r7, #6]
 800b69e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	88fa      	ldrh	r2, [r7, #6]
 800b6a6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6b2:	d108      	bne.n	800b6c6 <HAL_UART_Transmit+0x84>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	691b      	ldr	r3, [r3, #16]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d104      	bne.n	800b6c6 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	61bb      	str	r3, [r7, #24]
 800b6c4:	e003      	b.n	800b6ce <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800b6d6:	e02c      	b.n	800b732 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	9300      	str	r3, [sp, #0]
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	2180      	movs	r1, #128	; 0x80
 800b6e2:	68f8      	ldr	r0, [r7, #12]
 800b6e4:	f000 fbfd 	bl	800bee2 <UART_WaitOnFlagUntilTimeout>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d001      	beq.n	800b6f2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800b6ee:	2303      	movs	r3, #3
 800b6f0:	e039      	b.n	800b766 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10b      	bne.n	800b710 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b6f8:	69bb      	ldr	r3, [r7, #24]
 800b6fa:	881b      	ldrh	r3, [r3, #0]
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b706:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b708:	69bb      	ldr	r3, [r7, #24]
 800b70a:	3302      	adds	r3, #2
 800b70c:	61bb      	str	r3, [r7, #24]
 800b70e:	e007      	b.n	800b720 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	781a      	ldrb	r2, [r3, #0]
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b71a:	69fb      	ldr	r3, [r7, #28]
 800b71c:	3301      	adds	r3, #1
 800b71e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b726:	b29b      	uxth	r3, r3
 800b728:	3b01      	subs	r3, #1
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b738:	b29b      	uxth	r3, r3
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d1cc      	bne.n	800b6d8 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	9300      	str	r3, [sp, #0]
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	2200      	movs	r2, #0
 800b746:	2140      	movs	r1, #64	; 0x40
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f000 fbca 	bl	800bee2 <UART_WaitOnFlagUntilTimeout>
 800b74e:	4603      	mov	r3, r0
 800b750:	2b00      	cmp	r3, #0
 800b752:	d001      	beq.n	800b758 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800b754:	2303      	movs	r3, #3
 800b756:	e006      	b.n	800b766 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	2220      	movs	r2, #32
 800b75c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800b760:	2300      	movs	r3, #0
 800b762:	e000      	b.n	800b766 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800b764:	2302      	movs	r3, #2
  }
}
 800b766:	4618      	mov	r0, r3
 800b768:	3720      	adds	r7, #32
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
	...

0800b770 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b774:	b08c      	sub	sp, #48	; 0x30
 800b776:	af00      	add	r7, sp, #0
 800b778:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b77a:	2300      	movs	r3, #0
 800b77c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	689a      	ldr	r2, [r3, #8]
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	691b      	ldr	r3, [r3, #16]
 800b788:	431a      	orrs	r2, r3
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	695b      	ldr	r3, [r3, #20]
 800b78e:	431a      	orrs	r2, r3
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	69db      	ldr	r3, [r3, #28]
 800b794:	4313      	orrs	r3, r2
 800b796:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	681a      	ldr	r2, [r3, #0]
 800b79e:	4bab      	ldr	r3, [pc, #684]	; (800ba4c <UART_SetConfig+0x2dc>)
 800b7a0:	4013      	ands	r3, r2
 800b7a2:	697a      	ldr	r2, [r7, #20]
 800b7a4:	6812      	ldr	r2, [r2, #0]
 800b7a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7a8:	430b      	orrs	r3, r1
 800b7aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	68da      	ldr	r2, [r3, #12]
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	430a      	orrs	r2, r1
 800b7c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	699b      	ldr	r3, [r3, #24]
 800b7c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4aa0      	ldr	r2, [pc, #640]	; (800ba50 <UART_SetConfig+0x2e0>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d004      	beq.n	800b7dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	6a1b      	ldr	r3, [r3, #32]
 800b7d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b7e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b7ea:	697a      	ldr	r2, [r7, #20]
 800b7ec:	6812      	ldr	r2, [r2, #0]
 800b7ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7f0:	430b      	orrs	r3, r1
 800b7f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7fa:	f023 010f 	bic.w	r1, r3, #15
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	430a      	orrs	r2, r1
 800b808:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4a91      	ldr	r2, [pc, #580]	; (800ba54 <UART_SetConfig+0x2e4>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d125      	bne.n	800b860 <UART_SetConfig+0xf0>
 800b814:	4b90      	ldr	r3, [pc, #576]	; (800ba58 <UART_SetConfig+0x2e8>)
 800b816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b81a:	f003 0303 	and.w	r3, r3, #3
 800b81e:	2b03      	cmp	r3, #3
 800b820:	d81a      	bhi.n	800b858 <UART_SetConfig+0xe8>
 800b822:	a201      	add	r2, pc, #4	; (adr r2, 800b828 <UART_SetConfig+0xb8>)
 800b824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b828:	0800b839 	.word	0x0800b839
 800b82c:	0800b849 	.word	0x0800b849
 800b830:	0800b841 	.word	0x0800b841
 800b834:	0800b851 	.word	0x0800b851
 800b838:	2301      	movs	r3, #1
 800b83a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b83e:	e0d6      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b840:	2302      	movs	r3, #2
 800b842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b846:	e0d2      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b848:	2304      	movs	r3, #4
 800b84a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b84e:	e0ce      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b850:	2308      	movs	r3, #8
 800b852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b856:	e0ca      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b858:	2310      	movs	r3, #16
 800b85a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b85e:	e0c6      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a7d      	ldr	r2, [pc, #500]	; (800ba5c <UART_SetConfig+0x2ec>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d138      	bne.n	800b8dc <UART_SetConfig+0x16c>
 800b86a:	4b7b      	ldr	r3, [pc, #492]	; (800ba58 <UART_SetConfig+0x2e8>)
 800b86c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b870:	f003 030c 	and.w	r3, r3, #12
 800b874:	2b0c      	cmp	r3, #12
 800b876:	d82d      	bhi.n	800b8d4 <UART_SetConfig+0x164>
 800b878:	a201      	add	r2, pc, #4	; (adr r2, 800b880 <UART_SetConfig+0x110>)
 800b87a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87e:	bf00      	nop
 800b880:	0800b8b5 	.word	0x0800b8b5
 800b884:	0800b8d5 	.word	0x0800b8d5
 800b888:	0800b8d5 	.word	0x0800b8d5
 800b88c:	0800b8d5 	.word	0x0800b8d5
 800b890:	0800b8c5 	.word	0x0800b8c5
 800b894:	0800b8d5 	.word	0x0800b8d5
 800b898:	0800b8d5 	.word	0x0800b8d5
 800b89c:	0800b8d5 	.word	0x0800b8d5
 800b8a0:	0800b8bd 	.word	0x0800b8bd
 800b8a4:	0800b8d5 	.word	0x0800b8d5
 800b8a8:	0800b8d5 	.word	0x0800b8d5
 800b8ac:	0800b8d5 	.word	0x0800b8d5
 800b8b0:	0800b8cd 	.word	0x0800b8cd
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b8ba:	e098      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b8bc:	2302      	movs	r3, #2
 800b8be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b8c2:	e094      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b8c4:	2304      	movs	r3, #4
 800b8c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b8ca:	e090      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b8cc:	2308      	movs	r3, #8
 800b8ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b8d2:	e08c      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b8d4:	2310      	movs	r3, #16
 800b8d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b8da:	e088      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a5f      	ldr	r2, [pc, #380]	; (800ba60 <UART_SetConfig+0x2f0>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d125      	bne.n	800b932 <UART_SetConfig+0x1c2>
 800b8e6:	4b5c      	ldr	r3, [pc, #368]	; (800ba58 <UART_SetConfig+0x2e8>)
 800b8e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b8f0:	2b30      	cmp	r3, #48	; 0x30
 800b8f2:	d016      	beq.n	800b922 <UART_SetConfig+0x1b2>
 800b8f4:	2b30      	cmp	r3, #48	; 0x30
 800b8f6:	d818      	bhi.n	800b92a <UART_SetConfig+0x1ba>
 800b8f8:	2b20      	cmp	r3, #32
 800b8fa:	d00a      	beq.n	800b912 <UART_SetConfig+0x1a2>
 800b8fc:	2b20      	cmp	r3, #32
 800b8fe:	d814      	bhi.n	800b92a <UART_SetConfig+0x1ba>
 800b900:	2b00      	cmp	r3, #0
 800b902:	d002      	beq.n	800b90a <UART_SetConfig+0x19a>
 800b904:	2b10      	cmp	r3, #16
 800b906:	d008      	beq.n	800b91a <UART_SetConfig+0x1aa>
 800b908:	e00f      	b.n	800b92a <UART_SetConfig+0x1ba>
 800b90a:	2300      	movs	r3, #0
 800b90c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b910:	e06d      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b912:	2302      	movs	r3, #2
 800b914:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b918:	e069      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b91a:	2304      	movs	r3, #4
 800b91c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b920:	e065      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b922:	2308      	movs	r3, #8
 800b924:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b928:	e061      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b92a:	2310      	movs	r3, #16
 800b92c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b930:	e05d      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	4a4b      	ldr	r2, [pc, #300]	; (800ba64 <UART_SetConfig+0x2f4>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d125      	bne.n	800b988 <UART_SetConfig+0x218>
 800b93c:	4b46      	ldr	r3, [pc, #280]	; (800ba58 <UART_SetConfig+0x2e8>)
 800b93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b942:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b946:	2bc0      	cmp	r3, #192	; 0xc0
 800b948:	d016      	beq.n	800b978 <UART_SetConfig+0x208>
 800b94a:	2bc0      	cmp	r3, #192	; 0xc0
 800b94c:	d818      	bhi.n	800b980 <UART_SetConfig+0x210>
 800b94e:	2b80      	cmp	r3, #128	; 0x80
 800b950:	d00a      	beq.n	800b968 <UART_SetConfig+0x1f8>
 800b952:	2b80      	cmp	r3, #128	; 0x80
 800b954:	d814      	bhi.n	800b980 <UART_SetConfig+0x210>
 800b956:	2b00      	cmp	r3, #0
 800b958:	d002      	beq.n	800b960 <UART_SetConfig+0x1f0>
 800b95a:	2b40      	cmp	r3, #64	; 0x40
 800b95c:	d008      	beq.n	800b970 <UART_SetConfig+0x200>
 800b95e:	e00f      	b.n	800b980 <UART_SetConfig+0x210>
 800b960:	2300      	movs	r3, #0
 800b962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b966:	e042      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b968:	2302      	movs	r3, #2
 800b96a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b96e:	e03e      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b970:	2304      	movs	r3, #4
 800b972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b976:	e03a      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b978:	2308      	movs	r3, #8
 800b97a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b97e:	e036      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b980:	2310      	movs	r3, #16
 800b982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b986:	e032      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a30      	ldr	r2, [pc, #192]	; (800ba50 <UART_SetConfig+0x2e0>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d12a      	bne.n	800b9e8 <UART_SetConfig+0x278>
 800b992:	4b31      	ldr	r3, [pc, #196]	; (800ba58 <UART_SetConfig+0x2e8>)
 800b994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b998:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b99c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b9a0:	d01a      	beq.n	800b9d8 <UART_SetConfig+0x268>
 800b9a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b9a6:	d81b      	bhi.n	800b9e0 <UART_SetConfig+0x270>
 800b9a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9ac:	d00c      	beq.n	800b9c8 <UART_SetConfig+0x258>
 800b9ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9b2:	d815      	bhi.n	800b9e0 <UART_SetConfig+0x270>
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <UART_SetConfig+0x250>
 800b9b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9bc:	d008      	beq.n	800b9d0 <UART_SetConfig+0x260>
 800b9be:	e00f      	b.n	800b9e0 <UART_SetConfig+0x270>
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b9c6:	e012      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b9c8:	2302      	movs	r3, #2
 800b9ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b9ce:	e00e      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b9d0:	2304      	movs	r3, #4
 800b9d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b9d6:	e00a      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b9d8:	2308      	movs	r3, #8
 800b9da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b9de:	e006      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b9e0:	2310      	movs	r3, #16
 800b9e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b9e6:	e002      	b.n	800b9ee <UART_SetConfig+0x27e>
 800b9e8:	2310      	movs	r3, #16
 800b9ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4a17      	ldr	r2, [pc, #92]	; (800ba50 <UART_SetConfig+0x2e0>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	f040 80a8 	bne.w	800bb4a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b9fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b9fe:	2b08      	cmp	r3, #8
 800ba00:	d834      	bhi.n	800ba6c <UART_SetConfig+0x2fc>
 800ba02:	a201      	add	r2, pc, #4	; (adr r2, 800ba08 <UART_SetConfig+0x298>)
 800ba04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba08:	0800ba2d 	.word	0x0800ba2d
 800ba0c:	0800ba6d 	.word	0x0800ba6d
 800ba10:	0800ba35 	.word	0x0800ba35
 800ba14:	0800ba6d 	.word	0x0800ba6d
 800ba18:	0800ba3b 	.word	0x0800ba3b
 800ba1c:	0800ba6d 	.word	0x0800ba6d
 800ba20:	0800ba6d 	.word	0x0800ba6d
 800ba24:	0800ba6d 	.word	0x0800ba6d
 800ba28:	0800ba43 	.word	0x0800ba43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba2c:	f7fd f95c 	bl	8008ce8 <HAL_RCC_GetPCLK1Freq>
 800ba30:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ba32:	e021      	b.n	800ba78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba34:	4b0c      	ldr	r3, [pc, #48]	; (800ba68 <UART_SetConfig+0x2f8>)
 800ba36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ba38:	e01e      	b.n	800ba78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba3a:	f7fd f8e7 	bl	8008c0c <HAL_RCC_GetSysClockFreq>
 800ba3e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ba40:	e01a      	b.n	800ba78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ba48:	e016      	b.n	800ba78 <UART_SetConfig+0x308>
 800ba4a:	bf00      	nop
 800ba4c:	cfff69f3 	.word	0xcfff69f3
 800ba50:	40008000 	.word	0x40008000
 800ba54:	40013800 	.word	0x40013800
 800ba58:	40021000 	.word	0x40021000
 800ba5c:	40004400 	.word	0x40004400
 800ba60:	40004800 	.word	0x40004800
 800ba64:	40004c00 	.word	0x40004c00
 800ba68:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ba70:	2301      	movs	r3, #1
 800ba72:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ba76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ba78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f000 812a 	beq.w	800bcd4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba84:	4a9e      	ldr	r2, [pc, #632]	; (800bd00 <UART_SetConfig+0x590>)
 800ba86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba8e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba92:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	685a      	ldr	r2, [r3, #4]
 800ba98:	4613      	mov	r3, r2
 800ba9a:	005b      	lsls	r3, r3, #1
 800ba9c:	4413      	add	r3, r2
 800ba9e:	69ba      	ldr	r2, [r7, #24]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d305      	bcc.n	800bab0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800baaa:	69ba      	ldr	r2, [r7, #24]
 800baac:	429a      	cmp	r2, r3
 800baae:	d903      	bls.n	800bab8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bab6:	e10d      	b.n	800bcd4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baba:	2200      	movs	r2, #0
 800babc:	60bb      	str	r3, [r7, #8]
 800babe:	60fa      	str	r2, [r7, #12]
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bac4:	4a8e      	ldr	r2, [pc, #568]	; (800bd00 <UART_SetConfig+0x590>)
 800bac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800baca:	b29b      	uxth	r3, r3
 800bacc:	2200      	movs	r2, #0
 800bace:	603b      	str	r3, [r7, #0]
 800bad0:	607a      	str	r2, [r7, #4]
 800bad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bad6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bada:	f7f5 f8dd 	bl	8000c98 <__aeabi_uldivmod>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4610      	mov	r0, r2
 800bae4:	4619      	mov	r1, r3
 800bae6:	f04f 0200 	mov.w	r2, #0
 800baea:	f04f 0300 	mov.w	r3, #0
 800baee:	020b      	lsls	r3, r1, #8
 800baf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800baf4:	0202      	lsls	r2, r0, #8
 800baf6:	6979      	ldr	r1, [r7, #20]
 800baf8:	6849      	ldr	r1, [r1, #4]
 800bafa:	0849      	lsrs	r1, r1, #1
 800bafc:	2000      	movs	r0, #0
 800bafe:	460c      	mov	r4, r1
 800bb00:	4605      	mov	r5, r0
 800bb02:	eb12 0804 	adds.w	r8, r2, r4
 800bb06:	eb43 0905 	adc.w	r9, r3, r5
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	685b      	ldr	r3, [r3, #4]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	469a      	mov	sl, r3
 800bb12:	4693      	mov	fp, r2
 800bb14:	4652      	mov	r2, sl
 800bb16:	465b      	mov	r3, fp
 800bb18:	4640      	mov	r0, r8
 800bb1a:	4649      	mov	r1, r9
 800bb1c:	f7f5 f8bc 	bl	8000c98 <__aeabi_uldivmod>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	4613      	mov	r3, r2
 800bb26:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bb28:	6a3b      	ldr	r3, [r7, #32]
 800bb2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bb2e:	d308      	bcc.n	800bb42 <UART_SetConfig+0x3d2>
 800bb30:	6a3b      	ldr	r3, [r7, #32]
 800bb32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb36:	d204      	bcs.n	800bb42 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	6a3a      	ldr	r2, [r7, #32]
 800bb3e:	60da      	str	r2, [r3, #12]
 800bb40:	e0c8      	b.n	800bcd4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800bb42:	2301      	movs	r3, #1
 800bb44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bb48:	e0c4      	b.n	800bcd4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	69db      	ldr	r3, [r3, #28]
 800bb4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb52:	d167      	bne.n	800bc24 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800bb54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bb58:	2b08      	cmp	r3, #8
 800bb5a:	d828      	bhi.n	800bbae <UART_SetConfig+0x43e>
 800bb5c:	a201      	add	r2, pc, #4	; (adr r2, 800bb64 <UART_SetConfig+0x3f4>)
 800bb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb62:	bf00      	nop
 800bb64:	0800bb89 	.word	0x0800bb89
 800bb68:	0800bb91 	.word	0x0800bb91
 800bb6c:	0800bb99 	.word	0x0800bb99
 800bb70:	0800bbaf 	.word	0x0800bbaf
 800bb74:	0800bb9f 	.word	0x0800bb9f
 800bb78:	0800bbaf 	.word	0x0800bbaf
 800bb7c:	0800bbaf 	.word	0x0800bbaf
 800bb80:	0800bbaf 	.word	0x0800bbaf
 800bb84:	0800bba7 	.word	0x0800bba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb88:	f7fd f8ae 	bl	8008ce8 <HAL_RCC_GetPCLK1Freq>
 800bb8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bb8e:	e014      	b.n	800bbba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb90:	f7fd f8c0 	bl	8008d14 <HAL_RCC_GetPCLK2Freq>
 800bb94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bb96:	e010      	b.n	800bbba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb98:	4b5a      	ldr	r3, [pc, #360]	; (800bd04 <UART_SetConfig+0x594>)
 800bb9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bb9c:	e00d      	b.n	800bbba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb9e:	f7fd f835 	bl	8008c0c <HAL_RCC_GetSysClockFreq>
 800bba2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bba4:	e009      	b.n	800bbba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bba6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bbaa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bbac:	e005      	b.n	800bbba <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bbb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bbba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f000 8089 	beq.w	800bcd4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc6:	4a4e      	ldr	r2, [pc, #312]	; (800bd00 <UART_SetConfig+0x590>)
 800bbc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800bbd4:	005a      	lsls	r2, r3, #1
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	085b      	lsrs	r3, r3, #1
 800bbdc:	441a      	add	r2, r3
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbe6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	2b0f      	cmp	r3, #15
 800bbec:	d916      	bls.n	800bc1c <UART_SetConfig+0x4ac>
 800bbee:	6a3b      	ldr	r3, [r7, #32]
 800bbf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbf4:	d212      	bcs.n	800bc1c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	f023 030f 	bic.w	r3, r3, #15
 800bbfe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc00:	6a3b      	ldr	r3, [r7, #32]
 800bc02:	085b      	lsrs	r3, r3, #1
 800bc04:	b29b      	uxth	r3, r3
 800bc06:	f003 0307 	and.w	r3, r3, #7
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	8bfb      	ldrh	r3, [r7, #30]
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	8bfa      	ldrh	r2, [r7, #30]
 800bc18:	60da      	str	r2, [r3, #12]
 800bc1a:	e05b      	b.n	800bcd4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bc22:	e057      	b.n	800bcd4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bc24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bc28:	2b08      	cmp	r3, #8
 800bc2a:	d828      	bhi.n	800bc7e <UART_SetConfig+0x50e>
 800bc2c:	a201      	add	r2, pc, #4	; (adr r2, 800bc34 <UART_SetConfig+0x4c4>)
 800bc2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc32:	bf00      	nop
 800bc34:	0800bc59 	.word	0x0800bc59
 800bc38:	0800bc61 	.word	0x0800bc61
 800bc3c:	0800bc69 	.word	0x0800bc69
 800bc40:	0800bc7f 	.word	0x0800bc7f
 800bc44:	0800bc6f 	.word	0x0800bc6f
 800bc48:	0800bc7f 	.word	0x0800bc7f
 800bc4c:	0800bc7f 	.word	0x0800bc7f
 800bc50:	0800bc7f 	.word	0x0800bc7f
 800bc54:	0800bc77 	.word	0x0800bc77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc58:	f7fd f846 	bl	8008ce8 <HAL_RCC_GetPCLK1Freq>
 800bc5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bc5e:	e014      	b.n	800bc8a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc60:	f7fd f858 	bl	8008d14 <HAL_RCC_GetPCLK2Freq>
 800bc64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bc66:	e010      	b.n	800bc8a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bc68:	4b26      	ldr	r3, [pc, #152]	; (800bd04 <UART_SetConfig+0x594>)
 800bc6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bc6c:	e00d      	b.n	800bc8a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bc6e:	f7fc ffcd 	bl	8008c0c <HAL_RCC_GetSysClockFreq>
 800bc72:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bc74:	e009      	b.n	800bc8a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bc7c:	e005      	b.n	800bc8a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bc82:	2301      	movs	r3, #1
 800bc84:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bc88:	bf00      	nop
    }

    if (pclk != 0U)
 800bc8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d021      	beq.n	800bcd4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc94:	4a1a      	ldr	r2, [pc, #104]	; (800bd00 <UART_SetConfig+0x590>)
 800bc96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc9e:	fbb3 f2f2 	udiv	r2, r3, r2
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	085b      	lsrs	r3, r3, #1
 800bca8:	441a      	add	r2, r3
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcb2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bcb4:	6a3b      	ldr	r3, [r7, #32]
 800bcb6:	2b0f      	cmp	r3, #15
 800bcb8:	d909      	bls.n	800bcce <UART_SetConfig+0x55e>
 800bcba:	6a3b      	ldr	r3, [r7, #32]
 800bcbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bcc0:	d205      	bcs.n	800bcce <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bcc2:	6a3b      	ldr	r3, [r7, #32]
 800bcc4:	b29a      	uxth	r2, r3
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	60da      	str	r2, [r3, #12]
 800bccc:	e002      	b.n	800bcd4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	2201      	movs	r2, #1
 800bce0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	2200      	movs	r2, #0
 800bce8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	2200      	movs	r2, #0
 800bcee:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800bcf0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3730      	adds	r7, #48	; 0x30
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bcfe:	bf00      	nop
 800bd00:	0800ff20 	.word	0x0800ff20
 800bd04:	00f42400 	.word	0x00f42400

0800bd08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd14:	f003 0301 	and.w	r3, r3, #1
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00a      	beq.n	800bd32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	430a      	orrs	r2, r1
 800bd30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd36:	f003 0302 	and.w	r3, r3, #2
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00a      	beq.n	800bd54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	430a      	orrs	r2, r1
 800bd52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd58:	f003 0304 	and.w	r3, r3, #4
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d00a      	beq.n	800bd76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	430a      	orrs	r2, r1
 800bd74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd7a:	f003 0308 	and.w	r3, r3, #8
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d00a      	beq.n	800bd98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	430a      	orrs	r2, r1
 800bd96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd9c:	f003 0310 	and.w	r3, r3, #16
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d00a      	beq.n	800bdba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	430a      	orrs	r2, r1
 800bdb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdbe:	f003 0320 	and.w	r3, r3, #32
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00a      	beq.n	800bddc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	430a      	orrs	r2, r1
 800bdda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bde0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d01a      	beq.n	800be1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	430a      	orrs	r2, r1
 800bdfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be06:	d10a      	bne.n	800be1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	430a      	orrs	r2, r1
 800be1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00a      	beq.n	800be40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	430a      	orrs	r2, r1
 800be3e:	605a      	str	r2, [r3, #4]
  }
}
 800be40:	bf00      	nop
 800be42:	370c      	adds	r7, #12
 800be44:	46bd      	mov	sp, r7
 800be46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4a:	4770      	bx	lr

0800be4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b086      	sub	sp, #24
 800be50:	af02      	add	r7, sp, #8
 800be52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800be5c:	f7f9 fa04 	bl	8005268 <HAL_GetTick>
 800be60:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f003 0308 	and.w	r3, r3, #8
 800be6c:	2b08      	cmp	r3, #8
 800be6e:	d10e      	bne.n	800be8e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800be70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800be74:	9300      	str	r3, [sp, #0]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2200      	movs	r2, #0
 800be7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f000 f82f 	bl	800bee2 <UART_WaitOnFlagUntilTimeout>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d001      	beq.n	800be8e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be8a:	2303      	movs	r3, #3
 800be8c:	e025      	b.n	800beda <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f003 0304 	and.w	r3, r3, #4
 800be98:	2b04      	cmp	r3, #4
 800be9a:	d10e      	bne.n	800beba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800be9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bea0:	9300      	str	r3, [sp, #0]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2200      	movs	r2, #0
 800bea6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f000 f819 	bl	800bee2 <UART_WaitOnFlagUntilTimeout>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d001      	beq.n	800beba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800beb6:	2303      	movs	r3, #3
 800beb8:	e00f      	b.n	800beda <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2220      	movs	r2, #32
 800bebe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2220      	movs	r2, #32
 800bec6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2200      	movs	r2, #0
 800bece:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2200      	movs	r2, #0
 800bed4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3710      	adds	r7, #16
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}

0800bee2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b09c      	sub	sp, #112	; 0x70
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	60f8      	str	r0, [r7, #12]
 800beea:	60b9      	str	r1, [r7, #8]
 800beec:	603b      	str	r3, [r7, #0]
 800beee:	4613      	mov	r3, r2
 800bef0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bef2:	e0a9      	b.n	800c048 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bef4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800befa:	f000 80a5 	beq.w	800c048 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800befe:	f7f9 f9b3 	bl	8005268 <HAL_GetTick>
 800bf02:	4602      	mov	r2, r0
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	1ad3      	subs	r3, r2, r3
 800bf08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d302      	bcc.n	800bf14 <UART_WaitOnFlagUntilTimeout+0x32>
 800bf0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d140      	bne.n	800bf96 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf1c:	e853 3f00 	ldrex	r3, [r3]
 800bf20:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bf22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bf28:	667b      	str	r3, [r7, #100]	; 0x64
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	461a      	mov	r2, r3
 800bf30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf32:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf34:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bf38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bf3a:	e841 2300 	strex	r3, r2, [r1]
 800bf3e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800bf40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d1e6      	bne.n	800bf14 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	3308      	adds	r3, #8
 800bf4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf50:	e853 3f00 	ldrex	r3, [r3]
 800bf54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bf56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf58:	f023 0301 	bic.w	r3, r3, #1
 800bf5c:	663b      	str	r3, [r7, #96]	; 0x60
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	3308      	adds	r3, #8
 800bf64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bf66:	64ba      	str	r2, [r7, #72]	; 0x48
 800bf68:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bf6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf6e:	e841 2300 	strex	r3, r2, [r1]
 800bf72:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bf74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d1e5      	bne.n	800bf46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2220      	movs	r2, #32
 800bf7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2220      	movs	r2, #32
 800bf86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800bf92:	2303      	movs	r3, #3
 800bf94:	e069      	b.n	800c06a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 0304 	and.w	r3, r3, #4
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d051      	beq.n	800c048 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	69db      	ldr	r3, [r3, #28]
 800bfaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bfae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bfb2:	d149      	bne.n	800c048 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bfbc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfc6:	e853 3f00 	ldrex	r3, [r3]
 800bfca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bfcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bfd2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	461a      	mov	r2, r3
 800bfda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfdc:	637b      	str	r3, [r7, #52]	; 0x34
 800bfde:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfe0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bfe2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bfe4:	e841 2300 	strex	r3, r2, [r1]
 800bfe8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800bfea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d1e6      	bne.n	800bfbe <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	3308      	adds	r3, #8
 800bff6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	e853 3f00 	ldrex	r3, [r3]
 800bffe:	613b      	str	r3, [r7, #16]
   return(result);
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	f023 0301 	bic.w	r3, r3, #1
 800c006:	66bb      	str	r3, [r7, #104]	; 0x68
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	3308      	adds	r3, #8
 800c00e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c010:	623a      	str	r2, [r7, #32]
 800c012:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c014:	69f9      	ldr	r1, [r7, #28]
 800c016:	6a3a      	ldr	r2, [r7, #32]
 800c018:	e841 2300 	strex	r3, r2, [r1]
 800c01c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c01e:	69bb      	ldr	r3, [r7, #24]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d1e5      	bne.n	800bff0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2220      	movs	r2, #32
 800c028:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2220      	movs	r2, #32
 800c030:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	2220      	movs	r2, #32
 800c038:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c044:	2303      	movs	r3, #3
 800c046:	e010      	b.n	800c06a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	69da      	ldr	r2, [r3, #28]
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	4013      	ands	r3, r2
 800c052:	68ba      	ldr	r2, [r7, #8]
 800c054:	429a      	cmp	r2, r3
 800c056:	bf0c      	ite	eq
 800c058:	2301      	moveq	r3, #1
 800c05a:	2300      	movne	r3, #0
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	461a      	mov	r2, r3
 800c060:	79fb      	ldrb	r3, [r7, #7]
 800c062:	429a      	cmp	r2, r3
 800c064:	f43f af46 	beq.w	800bef4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c068:	2300      	movs	r3, #0
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3770      	adds	r7, #112	; 0x70
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c072:	b480      	push	{r7}
 800c074:	b085      	sub	sp, #20
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c080:	2b01      	cmp	r3, #1
 800c082:	d101      	bne.n	800c088 <HAL_UARTEx_DisableFifoMode+0x16>
 800c084:	2302      	movs	r3, #2
 800c086:	e027      	b.n	800c0d8 <HAL_UARTEx_DisableFifoMode+0x66>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2224      	movs	r2, #36	; 0x24
 800c094:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	681a      	ldr	r2, [r3, #0]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f022 0201 	bic.w	r2, r2, #1
 800c0ae:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c0b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2220      	movs	r2, #32
 800c0ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c0d6:	2300      	movs	r3, #0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3714      	adds	r7, #20
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b084      	sub	sp, #16
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d101      	bne.n	800c0fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c0f8:	2302      	movs	r3, #2
 800c0fa:	e02d      	b.n	800c158 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2201      	movs	r2, #1
 800c100:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2224      	movs	r2, #36	; 0x24
 800c108:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	681a      	ldr	r2, [r3, #0]
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	f022 0201 	bic.w	r2, r2, #1
 800c122:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	689b      	ldr	r3, [r3, #8]
 800c12a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	683a      	ldr	r2, [r7, #0]
 800c134:	430a      	orrs	r2, r1
 800c136:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f000 f84f 	bl	800c1dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2220      	movs	r2, #32
 800c14a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c156:	2300      	movs	r3, #0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3710      	adds	r7, #16
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b084      	sub	sp, #16
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c170:	2b01      	cmp	r3, #1
 800c172:	d101      	bne.n	800c178 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c174:	2302      	movs	r3, #2
 800c176:	e02d      	b.n	800c1d4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2201      	movs	r2, #1
 800c17c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2224      	movs	r2, #36	; 0x24
 800c184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	681a      	ldr	r2, [r3, #0]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f022 0201 	bic.w	r2, r2, #1
 800c19e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	683a      	ldr	r2, [r7, #0]
 800c1b0:	430a      	orrs	r2, r1
 800c1b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f000 f811 	bl	800c1dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	68fa      	ldr	r2, [r7, #12]
 800c1c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2220      	movs	r2, #32
 800c1c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3710      	adds	r7, #16
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d108      	bne.n	800c1fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c1fc:	e031      	b.n	800c262 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c1fe:	2308      	movs	r3, #8
 800c200:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c202:	2308      	movs	r3, #8
 800c204:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	0e5b      	lsrs	r3, r3, #25
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	f003 0307 	and.w	r3, r3, #7
 800c214:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	689b      	ldr	r3, [r3, #8]
 800c21c:	0f5b      	lsrs	r3, r3, #29
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	f003 0307 	and.w	r3, r3, #7
 800c224:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c226:	7bbb      	ldrb	r3, [r7, #14]
 800c228:	7b3a      	ldrb	r2, [r7, #12]
 800c22a:	4911      	ldr	r1, [pc, #68]	; (800c270 <UARTEx_SetNbDataToProcess+0x94>)
 800c22c:	5c8a      	ldrb	r2, [r1, r2]
 800c22e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c232:	7b3a      	ldrb	r2, [r7, #12]
 800c234:	490f      	ldr	r1, [pc, #60]	; (800c274 <UARTEx_SetNbDataToProcess+0x98>)
 800c236:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c238:	fb93 f3f2 	sdiv	r3, r3, r2
 800c23c:	b29a      	uxth	r2, r3
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c244:	7bfb      	ldrb	r3, [r7, #15]
 800c246:	7b7a      	ldrb	r2, [r7, #13]
 800c248:	4909      	ldr	r1, [pc, #36]	; (800c270 <UARTEx_SetNbDataToProcess+0x94>)
 800c24a:	5c8a      	ldrb	r2, [r1, r2]
 800c24c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c250:	7b7a      	ldrb	r2, [r7, #13]
 800c252:	4908      	ldr	r1, [pc, #32]	; (800c274 <UARTEx_SetNbDataToProcess+0x98>)
 800c254:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c256:	fb93 f3f2 	sdiv	r3, r3, r2
 800c25a:	b29a      	uxth	r2, r3
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c262:	bf00      	nop
 800c264:	3714      	adds	r7, #20
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	0800ff38 	.word	0x0800ff38
 800c274:	0800ff40 	.word	0x0800ff40

0800c278 <__errno>:
 800c278:	4b01      	ldr	r3, [pc, #4]	; (800c280 <__errno+0x8>)
 800c27a:	6818      	ldr	r0, [r3, #0]
 800c27c:	4770      	bx	lr
 800c27e:	bf00      	nop
 800c280:	2000002c 	.word	0x2000002c

0800c284 <__libc_init_array>:
 800c284:	b570      	push	{r4, r5, r6, lr}
 800c286:	4d0d      	ldr	r5, [pc, #52]	; (800c2bc <__libc_init_array+0x38>)
 800c288:	4c0d      	ldr	r4, [pc, #52]	; (800c2c0 <__libc_init_array+0x3c>)
 800c28a:	1b64      	subs	r4, r4, r5
 800c28c:	10a4      	asrs	r4, r4, #2
 800c28e:	2600      	movs	r6, #0
 800c290:	42a6      	cmp	r6, r4
 800c292:	d109      	bne.n	800c2a8 <__libc_init_array+0x24>
 800c294:	4d0b      	ldr	r5, [pc, #44]	; (800c2c4 <__libc_init_array+0x40>)
 800c296:	4c0c      	ldr	r4, [pc, #48]	; (800c2c8 <__libc_init_array+0x44>)
 800c298:	f003 fdb8 	bl	800fe0c <_init>
 800c29c:	1b64      	subs	r4, r4, r5
 800c29e:	10a4      	asrs	r4, r4, #2
 800c2a0:	2600      	movs	r6, #0
 800c2a2:	42a6      	cmp	r6, r4
 800c2a4:	d105      	bne.n	800c2b2 <__libc_init_array+0x2e>
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}
 800c2a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2ac:	4798      	blx	r3
 800c2ae:	3601      	adds	r6, #1
 800c2b0:	e7ee      	b.n	800c290 <__libc_init_array+0xc>
 800c2b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2b6:	4798      	blx	r3
 800c2b8:	3601      	adds	r6, #1
 800c2ba:	e7f2      	b.n	800c2a2 <__libc_init_array+0x1e>
 800c2bc:	08010704 	.word	0x08010704
 800c2c0:	08010704 	.word	0x08010704
 800c2c4:	08010704 	.word	0x08010704
 800c2c8:	08010708 	.word	0x08010708

0800c2cc <memset>:
 800c2cc:	4402      	add	r2, r0
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d100      	bne.n	800c2d6 <memset+0xa>
 800c2d4:	4770      	bx	lr
 800c2d6:	f803 1b01 	strb.w	r1, [r3], #1
 800c2da:	e7f9      	b.n	800c2d0 <memset+0x4>

0800c2dc <__cvt>:
 800c2dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e0:	ec55 4b10 	vmov	r4, r5, d0
 800c2e4:	2d00      	cmp	r5, #0
 800c2e6:	460e      	mov	r6, r1
 800c2e8:	4619      	mov	r1, r3
 800c2ea:	462b      	mov	r3, r5
 800c2ec:	bfbb      	ittet	lt
 800c2ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c2f2:	461d      	movlt	r5, r3
 800c2f4:	2300      	movge	r3, #0
 800c2f6:	232d      	movlt	r3, #45	; 0x2d
 800c2f8:	700b      	strb	r3, [r1, #0]
 800c2fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c300:	4691      	mov	r9, r2
 800c302:	f023 0820 	bic.w	r8, r3, #32
 800c306:	bfbc      	itt	lt
 800c308:	4622      	movlt	r2, r4
 800c30a:	4614      	movlt	r4, r2
 800c30c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c310:	d005      	beq.n	800c31e <__cvt+0x42>
 800c312:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c316:	d100      	bne.n	800c31a <__cvt+0x3e>
 800c318:	3601      	adds	r6, #1
 800c31a:	2102      	movs	r1, #2
 800c31c:	e000      	b.n	800c320 <__cvt+0x44>
 800c31e:	2103      	movs	r1, #3
 800c320:	ab03      	add	r3, sp, #12
 800c322:	9301      	str	r3, [sp, #4]
 800c324:	ab02      	add	r3, sp, #8
 800c326:	9300      	str	r3, [sp, #0]
 800c328:	ec45 4b10 	vmov	d0, r4, r5
 800c32c:	4653      	mov	r3, sl
 800c32e:	4632      	mov	r2, r6
 800c330:	f000 fcea 	bl	800cd08 <_dtoa_r>
 800c334:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c338:	4607      	mov	r7, r0
 800c33a:	d102      	bne.n	800c342 <__cvt+0x66>
 800c33c:	f019 0f01 	tst.w	r9, #1
 800c340:	d022      	beq.n	800c388 <__cvt+0xac>
 800c342:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c346:	eb07 0906 	add.w	r9, r7, r6
 800c34a:	d110      	bne.n	800c36e <__cvt+0x92>
 800c34c:	783b      	ldrb	r3, [r7, #0]
 800c34e:	2b30      	cmp	r3, #48	; 0x30
 800c350:	d10a      	bne.n	800c368 <__cvt+0x8c>
 800c352:	2200      	movs	r2, #0
 800c354:	2300      	movs	r3, #0
 800c356:	4620      	mov	r0, r4
 800c358:	4629      	mov	r1, r5
 800c35a:	f7f4 fbdd 	bl	8000b18 <__aeabi_dcmpeq>
 800c35e:	b918      	cbnz	r0, 800c368 <__cvt+0x8c>
 800c360:	f1c6 0601 	rsb	r6, r6, #1
 800c364:	f8ca 6000 	str.w	r6, [sl]
 800c368:	f8da 3000 	ldr.w	r3, [sl]
 800c36c:	4499      	add	r9, r3
 800c36e:	2200      	movs	r2, #0
 800c370:	2300      	movs	r3, #0
 800c372:	4620      	mov	r0, r4
 800c374:	4629      	mov	r1, r5
 800c376:	f7f4 fbcf 	bl	8000b18 <__aeabi_dcmpeq>
 800c37a:	b108      	cbz	r0, 800c380 <__cvt+0xa4>
 800c37c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c380:	2230      	movs	r2, #48	; 0x30
 800c382:	9b03      	ldr	r3, [sp, #12]
 800c384:	454b      	cmp	r3, r9
 800c386:	d307      	bcc.n	800c398 <__cvt+0xbc>
 800c388:	9b03      	ldr	r3, [sp, #12]
 800c38a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c38c:	1bdb      	subs	r3, r3, r7
 800c38e:	4638      	mov	r0, r7
 800c390:	6013      	str	r3, [r2, #0]
 800c392:	b004      	add	sp, #16
 800c394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c398:	1c59      	adds	r1, r3, #1
 800c39a:	9103      	str	r1, [sp, #12]
 800c39c:	701a      	strb	r2, [r3, #0]
 800c39e:	e7f0      	b.n	800c382 <__cvt+0xa6>

0800c3a0 <__exponent>:
 800c3a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	2900      	cmp	r1, #0
 800c3a6:	bfb8      	it	lt
 800c3a8:	4249      	neglt	r1, r1
 800c3aa:	f803 2b02 	strb.w	r2, [r3], #2
 800c3ae:	bfb4      	ite	lt
 800c3b0:	222d      	movlt	r2, #45	; 0x2d
 800c3b2:	222b      	movge	r2, #43	; 0x2b
 800c3b4:	2909      	cmp	r1, #9
 800c3b6:	7042      	strb	r2, [r0, #1]
 800c3b8:	dd2a      	ble.n	800c410 <__exponent+0x70>
 800c3ba:	f10d 0407 	add.w	r4, sp, #7
 800c3be:	46a4      	mov	ip, r4
 800c3c0:	270a      	movs	r7, #10
 800c3c2:	46a6      	mov	lr, r4
 800c3c4:	460a      	mov	r2, r1
 800c3c6:	fb91 f6f7 	sdiv	r6, r1, r7
 800c3ca:	fb07 1516 	mls	r5, r7, r6, r1
 800c3ce:	3530      	adds	r5, #48	; 0x30
 800c3d0:	2a63      	cmp	r2, #99	; 0x63
 800c3d2:	f104 34ff 	add.w	r4, r4, #4294967295
 800c3d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c3da:	4631      	mov	r1, r6
 800c3dc:	dcf1      	bgt.n	800c3c2 <__exponent+0x22>
 800c3de:	3130      	adds	r1, #48	; 0x30
 800c3e0:	f1ae 0502 	sub.w	r5, lr, #2
 800c3e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c3e8:	1c44      	adds	r4, r0, #1
 800c3ea:	4629      	mov	r1, r5
 800c3ec:	4561      	cmp	r1, ip
 800c3ee:	d30a      	bcc.n	800c406 <__exponent+0x66>
 800c3f0:	f10d 0209 	add.w	r2, sp, #9
 800c3f4:	eba2 020e 	sub.w	r2, r2, lr
 800c3f8:	4565      	cmp	r5, ip
 800c3fa:	bf88      	it	hi
 800c3fc:	2200      	movhi	r2, #0
 800c3fe:	4413      	add	r3, r2
 800c400:	1a18      	subs	r0, r3, r0
 800c402:	b003      	add	sp, #12
 800c404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c40a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c40e:	e7ed      	b.n	800c3ec <__exponent+0x4c>
 800c410:	2330      	movs	r3, #48	; 0x30
 800c412:	3130      	adds	r1, #48	; 0x30
 800c414:	7083      	strb	r3, [r0, #2]
 800c416:	70c1      	strb	r1, [r0, #3]
 800c418:	1d03      	adds	r3, r0, #4
 800c41a:	e7f1      	b.n	800c400 <__exponent+0x60>

0800c41c <_printf_float>:
 800c41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c420:	ed2d 8b02 	vpush	{d8}
 800c424:	b08d      	sub	sp, #52	; 0x34
 800c426:	460c      	mov	r4, r1
 800c428:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c42c:	4616      	mov	r6, r2
 800c42e:	461f      	mov	r7, r3
 800c430:	4605      	mov	r5, r0
 800c432:	f001 fa57 	bl	800d8e4 <_localeconv_r>
 800c436:	f8d0 a000 	ldr.w	sl, [r0]
 800c43a:	4650      	mov	r0, sl
 800c43c:	f7f3 fef0 	bl	8000220 <strlen>
 800c440:	2300      	movs	r3, #0
 800c442:	930a      	str	r3, [sp, #40]	; 0x28
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	9305      	str	r3, [sp, #20]
 800c448:	f8d8 3000 	ldr.w	r3, [r8]
 800c44c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c450:	3307      	adds	r3, #7
 800c452:	f023 0307 	bic.w	r3, r3, #7
 800c456:	f103 0208 	add.w	r2, r3, #8
 800c45a:	f8c8 2000 	str.w	r2, [r8]
 800c45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c462:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c466:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c46a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c46e:	9307      	str	r3, [sp, #28]
 800c470:	f8cd 8018 	str.w	r8, [sp, #24]
 800c474:	ee08 0a10 	vmov	s16, r0
 800c478:	4b9f      	ldr	r3, [pc, #636]	; (800c6f8 <_printf_float+0x2dc>)
 800c47a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c47e:	f04f 32ff 	mov.w	r2, #4294967295
 800c482:	f7f4 fb7b 	bl	8000b7c <__aeabi_dcmpun>
 800c486:	bb88      	cbnz	r0, 800c4ec <_printf_float+0xd0>
 800c488:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c48c:	4b9a      	ldr	r3, [pc, #616]	; (800c6f8 <_printf_float+0x2dc>)
 800c48e:	f04f 32ff 	mov.w	r2, #4294967295
 800c492:	f7f4 fb55 	bl	8000b40 <__aeabi_dcmple>
 800c496:	bb48      	cbnz	r0, 800c4ec <_printf_float+0xd0>
 800c498:	2200      	movs	r2, #0
 800c49a:	2300      	movs	r3, #0
 800c49c:	4640      	mov	r0, r8
 800c49e:	4649      	mov	r1, r9
 800c4a0:	f7f4 fb44 	bl	8000b2c <__aeabi_dcmplt>
 800c4a4:	b110      	cbz	r0, 800c4ac <_printf_float+0x90>
 800c4a6:	232d      	movs	r3, #45	; 0x2d
 800c4a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4ac:	4b93      	ldr	r3, [pc, #588]	; (800c6fc <_printf_float+0x2e0>)
 800c4ae:	4894      	ldr	r0, [pc, #592]	; (800c700 <_printf_float+0x2e4>)
 800c4b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c4b4:	bf94      	ite	ls
 800c4b6:	4698      	movls	r8, r3
 800c4b8:	4680      	movhi	r8, r0
 800c4ba:	2303      	movs	r3, #3
 800c4bc:	6123      	str	r3, [r4, #16]
 800c4be:	9b05      	ldr	r3, [sp, #20]
 800c4c0:	f023 0204 	bic.w	r2, r3, #4
 800c4c4:	6022      	str	r2, [r4, #0]
 800c4c6:	f04f 0900 	mov.w	r9, #0
 800c4ca:	9700      	str	r7, [sp, #0]
 800c4cc:	4633      	mov	r3, r6
 800c4ce:	aa0b      	add	r2, sp, #44	; 0x2c
 800c4d0:	4621      	mov	r1, r4
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	f000 f9d8 	bl	800c888 <_printf_common>
 800c4d8:	3001      	adds	r0, #1
 800c4da:	f040 8090 	bne.w	800c5fe <_printf_float+0x1e2>
 800c4de:	f04f 30ff 	mov.w	r0, #4294967295
 800c4e2:	b00d      	add	sp, #52	; 0x34
 800c4e4:	ecbd 8b02 	vpop	{d8}
 800c4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ec:	4642      	mov	r2, r8
 800c4ee:	464b      	mov	r3, r9
 800c4f0:	4640      	mov	r0, r8
 800c4f2:	4649      	mov	r1, r9
 800c4f4:	f7f4 fb42 	bl	8000b7c <__aeabi_dcmpun>
 800c4f8:	b140      	cbz	r0, 800c50c <_printf_float+0xf0>
 800c4fa:	464b      	mov	r3, r9
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	bfbc      	itt	lt
 800c500:	232d      	movlt	r3, #45	; 0x2d
 800c502:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c506:	487f      	ldr	r0, [pc, #508]	; (800c704 <_printf_float+0x2e8>)
 800c508:	4b7f      	ldr	r3, [pc, #508]	; (800c708 <_printf_float+0x2ec>)
 800c50a:	e7d1      	b.n	800c4b0 <_printf_float+0x94>
 800c50c:	6863      	ldr	r3, [r4, #4]
 800c50e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c512:	9206      	str	r2, [sp, #24]
 800c514:	1c5a      	adds	r2, r3, #1
 800c516:	d13f      	bne.n	800c598 <_printf_float+0x17c>
 800c518:	2306      	movs	r3, #6
 800c51a:	6063      	str	r3, [r4, #4]
 800c51c:	9b05      	ldr	r3, [sp, #20]
 800c51e:	6861      	ldr	r1, [r4, #4]
 800c520:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c524:	2300      	movs	r3, #0
 800c526:	9303      	str	r3, [sp, #12]
 800c528:	ab0a      	add	r3, sp, #40	; 0x28
 800c52a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c52e:	ab09      	add	r3, sp, #36	; 0x24
 800c530:	ec49 8b10 	vmov	d0, r8, r9
 800c534:	9300      	str	r3, [sp, #0]
 800c536:	6022      	str	r2, [r4, #0]
 800c538:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c53c:	4628      	mov	r0, r5
 800c53e:	f7ff fecd 	bl	800c2dc <__cvt>
 800c542:	9b06      	ldr	r3, [sp, #24]
 800c544:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c546:	2b47      	cmp	r3, #71	; 0x47
 800c548:	4680      	mov	r8, r0
 800c54a:	d108      	bne.n	800c55e <_printf_float+0x142>
 800c54c:	1cc8      	adds	r0, r1, #3
 800c54e:	db02      	blt.n	800c556 <_printf_float+0x13a>
 800c550:	6863      	ldr	r3, [r4, #4]
 800c552:	4299      	cmp	r1, r3
 800c554:	dd41      	ble.n	800c5da <_printf_float+0x1be>
 800c556:	f1ab 0b02 	sub.w	fp, fp, #2
 800c55a:	fa5f fb8b 	uxtb.w	fp, fp
 800c55e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c562:	d820      	bhi.n	800c5a6 <_printf_float+0x18a>
 800c564:	3901      	subs	r1, #1
 800c566:	465a      	mov	r2, fp
 800c568:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c56c:	9109      	str	r1, [sp, #36]	; 0x24
 800c56e:	f7ff ff17 	bl	800c3a0 <__exponent>
 800c572:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c574:	1813      	adds	r3, r2, r0
 800c576:	2a01      	cmp	r2, #1
 800c578:	4681      	mov	r9, r0
 800c57a:	6123      	str	r3, [r4, #16]
 800c57c:	dc02      	bgt.n	800c584 <_printf_float+0x168>
 800c57e:	6822      	ldr	r2, [r4, #0]
 800c580:	07d2      	lsls	r2, r2, #31
 800c582:	d501      	bpl.n	800c588 <_printf_float+0x16c>
 800c584:	3301      	adds	r3, #1
 800c586:	6123      	str	r3, [r4, #16]
 800c588:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d09c      	beq.n	800c4ca <_printf_float+0xae>
 800c590:	232d      	movs	r3, #45	; 0x2d
 800c592:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c596:	e798      	b.n	800c4ca <_printf_float+0xae>
 800c598:	9a06      	ldr	r2, [sp, #24]
 800c59a:	2a47      	cmp	r2, #71	; 0x47
 800c59c:	d1be      	bne.n	800c51c <_printf_float+0x100>
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d1bc      	bne.n	800c51c <_printf_float+0x100>
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	e7b9      	b.n	800c51a <_printf_float+0xfe>
 800c5a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c5aa:	d118      	bne.n	800c5de <_printf_float+0x1c2>
 800c5ac:	2900      	cmp	r1, #0
 800c5ae:	6863      	ldr	r3, [r4, #4]
 800c5b0:	dd0b      	ble.n	800c5ca <_printf_float+0x1ae>
 800c5b2:	6121      	str	r1, [r4, #16]
 800c5b4:	b913      	cbnz	r3, 800c5bc <_printf_float+0x1a0>
 800c5b6:	6822      	ldr	r2, [r4, #0]
 800c5b8:	07d0      	lsls	r0, r2, #31
 800c5ba:	d502      	bpl.n	800c5c2 <_printf_float+0x1a6>
 800c5bc:	3301      	adds	r3, #1
 800c5be:	440b      	add	r3, r1
 800c5c0:	6123      	str	r3, [r4, #16]
 800c5c2:	65a1      	str	r1, [r4, #88]	; 0x58
 800c5c4:	f04f 0900 	mov.w	r9, #0
 800c5c8:	e7de      	b.n	800c588 <_printf_float+0x16c>
 800c5ca:	b913      	cbnz	r3, 800c5d2 <_printf_float+0x1b6>
 800c5cc:	6822      	ldr	r2, [r4, #0]
 800c5ce:	07d2      	lsls	r2, r2, #31
 800c5d0:	d501      	bpl.n	800c5d6 <_printf_float+0x1ba>
 800c5d2:	3302      	adds	r3, #2
 800c5d4:	e7f4      	b.n	800c5c0 <_printf_float+0x1a4>
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	e7f2      	b.n	800c5c0 <_printf_float+0x1a4>
 800c5da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c5de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5e0:	4299      	cmp	r1, r3
 800c5e2:	db05      	blt.n	800c5f0 <_printf_float+0x1d4>
 800c5e4:	6823      	ldr	r3, [r4, #0]
 800c5e6:	6121      	str	r1, [r4, #16]
 800c5e8:	07d8      	lsls	r0, r3, #31
 800c5ea:	d5ea      	bpl.n	800c5c2 <_printf_float+0x1a6>
 800c5ec:	1c4b      	adds	r3, r1, #1
 800c5ee:	e7e7      	b.n	800c5c0 <_printf_float+0x1a4>
 800c5f0:	2900      	cmp	r1, #0
 800c5f2:	bfd4      	ite	le
 800c5f4:	f1c1 0202 	rsble	r2, r1, #2
 800c5f8:	2201      	movgt	r2, #1
 800c5fa:	4413      	add	r3, r2
 800c5fc:	e7e0      	b.n	800c5c0 <_printf_float+0x1a4>
 800c5fe:	6823      	ldr	r3, [r4, #0]
 800c600:	055a      	lsls	r2, r3, #21
 800c602:	d407      	bmi.n	800c614 <_printf_float+0x1f8>
 800c604:	6923      	ldr	r3, [r4, #16]
 800c606:	4642      	mov	r2, r8
 800c608:	4631      	mov	r1, r6
 800c60a:	4628      	mov	r0, r5
 800c60c:	47b8      	blx	r7
 800c60e:	3001      	adds	r0, #1
 800c610:	d12c      	bne.n	800c66c <_printf_float+0x250>
 800c612:	e764      	b.n	800c4de <_printf_float+0xc2>
 800c614:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c618:	f240 80e0 	bls.w	800c7dc <_printf_float+0x3c0>
 800c61c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c620:	2200      	movs	r2, #0
 800c622:	2300      	movs	r3, #0
 800c624:	f7f4 fa78 	bl	8000b18 <__aeabi_dcmpeq>
 800c628:	2800      	cmp	r0, #0
 800c62a:	d034      	beq.n	800c696 <_printf_float+0x27a>
 800c62c:	4a37      	ldr	r2, [pc, #220]	; (800c70c <_printf_float+0x2f0>)
 800c62e:	2301      	movs	r3, #1
 800c630:	4631      	mov	r1, r6
 800c632:	4628      	mov	r0, r5
 800c634:	47b8      	blx	r7
 800c636:	3001      	adds	r0, #1
 800c638:	f43f af51 	beq.w	800c4de <_printf_float+0xc2>
 800c63c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c640:	429a      	cmp	r2, r3
 800c642:	db02      	blt.n	800c64a <_printf_float+0x22e>
 800c644:	6823      	ldr	r3, [r4, #0]
 800c646:	07d8      	lsls	r0, r3, #31
 800c648:	d510      	bpl.n	800c66c <_printf_float+0x250>
 800c64a:	ee18 3a10 	vmov	r3, s16
 800c64e:	4652      	mov	r2, sl
 800c650:	4631      	mov	r1, r6
 800c652:	4628      	mov	r0, r5
 800c654:	47b8      	blx	r7
 800c656:	3001      	adds	r0, #1
 800c658:	f43f af41 	beq.w	800c4de <_printf_float+0xc2>
 800c65c:	f04f 0800 	mov.w	r8, #0
 800c660:	f104 091a 	add.w	r9, r4, #26
 800c664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c666:	3b01      	subs	r3, #1
 800c668:	4543      	cmp	r3, r8
 800c66a:	dc09      	bgt.n	800c680 <_printf_float+0x264>
 800c66c:	6823      	ldr	r3, [r4, #0]
 800c66e:	079b      	lsls	r3, r3, #30
 800c670:	f100 8105 	bmi.w	800c87e <_printf_float+0x462>
 800c674:	68e0      	ldr	r0, [r4, #12]
 800c676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c678:	4298      	cmp	r0, r3
 800c67a:	bfb8      	it	lt
 800c67c:	4618      	movlt	r0, r3
 800c67e:	e730      	b.n	800c4e2 <_printf_float+0xc6>
 800c680:	2301      	movs	r3, #1
 800c682:	464a      	mov	r2, r9
 800c684:	4631      	mov	r1, r6
 800c686:	4628      	mov	r0, r5
 800c688:	47b8      	blx	r7
 800c68a:	3001      	adds	r0, #1
 800c68c:	f43f af27 	beq.w	800c4de <_printf_float+0xc2>
 800c690:	f108 0801 	add.w	r8, r8, #1
 800c694:	e7e6      	b.n	800c664 <_printf_float+0x248>
 800c696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c698:	2b00      	cmp	r3, #0
 800c69a:	dc39      	bgt.n	800c710 <_printf_float+0x2f4>
 800c69c:	4a1b      	ldr	r2, [pc, #108]	; (800c70c <_printf_float+0x2f0>)
 800c69e:	2301      	movs	r3, #1
 800c6a0:	4631      	mov	r1, r6
 800c6a2:	4628      	mov	r0, r5
 800c6a4:	47b8      	blx	r7
 800c6a6:	3001      	adds	r0, #1
 800c6a8:	f43f af19 	beq.w	800c4de <_printf_float+0xc2>
 800c6ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	d102      	bne.n	800c6ba <_printf_float+0x29e>
 800c6b4:	6823      	ldr	r3, [r4, #0]
 800c6b6:	07d9      	lsls	r1, r3, #31
 800c6b8:	d5d8      	bpl.n	800c66c <_printf_float+0x250>
 800c6ba:	ee18 3a10 	vmov	r3, s16
 800c6be:	4652      	mov	r2, sl
 800c6c0:	4631      	mov	r1, r6
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	47b8      	blx	r7
 800c6c6:	3001      	adds	r0, #1
 800c6c8:	f43f af09 	beq.w	800c4de <_printf_float+0xc2>
 800c6cc:	f04f 0900 	mov.w	r9, #0
 800c6d0:	f104 0a1a 	add.w	sl, r4, #26
 800c6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d6:	425b      	negs	r3, r3
 800c6d8:	454b      	cmp	r3, r9
 800c6da:	dc01      	bgt.n	800c6e0 <_printf_float+0x2c4>
 800c6dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6de:	e792      	b.n	800c606 <_printf_float+0x1ea>
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	4652      	mov	r2, sl
 800c6e4:	4631      	mov	r1, r6
 800c6e6:	4628      	mov	r0, r5
 800c6e8:	47b8      	blx	r7
 800c6ea:	3001      	adds	r0, #1
 800c6ec:	f43f aef7 	beq.w	800c4de <_printf_float+0xc2>
 800c6f0:	f109 0901 	add.w	r9, r9, #1
 800c6f4:	e7ee      	b.n	800c6d4 <_printf_float+0x2b8>
 800c6f6:	bf00      	nop
 800c6f8:	7fefffff 	.word	0x7fefffff
 800c6fc:	0800ff4c 	.word	0x0800ff4c
 800c700:	0800ff50 	.word	0x0800ff50
 800c704:	0800ff58 	.word	0x0800ff58
 800c708:	0800ff54 	.word	0x0800ff54
 800c70c:	0800ff5c 	.word	0x0800ff5c
 800c710:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c712:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c714:	429a      	cmp	r2, r3
 800c716:	bfa8      	it	ge
 800c718:	461a      	movge	r2, r3
 800c71a:	2a00      	cmp	r2, #0
 800c71c:	4691      	mov	r9, r2
 800c71e:	dc37      	bgt.n	800c790 <_printf_float+0x374>
 800c720:	f04f 0b00 	mov.w	fp, #0
 800c724:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c728:	f104 021a 	add.w	r2, r4, #26
 800c72c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c72e:	9305      	str	r3, [sp, #20]
 800c730:	eba3 0309 	sub.w	r3, r3, r9
 800c734:	455b      	cmp	r3, fp
 800c736:	dc33      	bgt.n	800c7a0 <_printf_float+0x384>
 800c738:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c73c:	429a      	cmp	r2, r3
 800c73e:	db3b      	blt.n	800c7b8 <_printf_float+0x39c>
 800c740:	6823      	ldr	r3, [r4, #0]
 800c742:	07da      	lsls	r2, r3, #31
 800c744:	d438      	bmi.n	800c7b8 <_printf_float+0x39c>
 800c746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c748:	9a05      	ldr	r2, [sp, #20]
 800c74a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c74c:	1a9a      	subs	r2, r3, r2
 800c74e:	eba3 0901 	sub.w	r9, r3, r1
 800c752:	4591      	cmp	r9, r2
 800c754:	bfa8      	it	ge
 800c756:	4691      	movge	r9, r2
 800c758:	f1b9 0f00 	cmp.w	r9, #0
 800c75c:	dc35      	bgt.n	800c7ca <_printf_float+0x3ae>
 800c75e:	f04f 0800 	mov.w	r8, #0
 800c762:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c766:	f104 0a1a 	add.w	sl, r4, #26
 800c76a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c76e:	1a9b      	subs	r3, r3, r2
 800c770:	eba3 0309 	sub.w	r3, r3, r9
 800c774:	4543      	cmp	r3, r8
 800c776:	f77f af79 	ble.w	800c66c <_printf_float+0x250>
 800c77a:	2301      	movs	r3, #1
 800c77c:	4652      	mov	r2, sl
 800c77e:	4631      	mov	r1, r6
 800c780:	4628      	mov	r0, r5
 800c782:	47b8      	blx	r7
 800c784:	3001      	adds	r0, #1
 800c786:	f43f aeaa 	beq.w	800c4de <_printf_float+0xc2>
 800c78a:	f108 0801 	add.w	r8, r8, #1
 800c78e:	e7ec      	b.n	800c76a <_printf_float+0x34e>
 800c790:	4613      	mov	r3, r2
 800c792:	4631      	mov	r1, r6
 800c794:	4642      	mov	r2, r8
 800c796:	4628      	mov	r0, r5
 800c798:	47b8      	blx	r7
 800c79a:	3001      	adds	r0, #1
 800c79c:	d1c0      	bne.n	800c720 <_printf_float+0x304>
 800c79e:	e69e      	b.n	800c4de <_printf_float+0xc2>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	4631      	mov	r1, r6
 800c7a4:	4628      	mov	r0, r5
 800c7a6:	9205      	str	r2, [sp, #20]
 800c7a8:	47b8      	blx	r7
 800c7aa:	3001      	adds	r0, #1
 800c7ac:	f43f ae97 	beq.w	800c4de <_printf_float+0xc2>
 800c7b0:	9a05      	ldr	r2, [sp, #20]
 800c7b2:	f10b 0b01 	add.w	fp, fp, #1
 800c7b6:	e7b9      	b.n	800c72c <_printf_float+0x310>
 800c7b8:	ee18 3a10 	vmov	r3, s16
 800c7bc:	4652      	mov	r2, sl
 800c7be:	4631      	mov	r1, r6
 800c7c0:	4628      	mov	r0, r5
 800c7c2:	47b8      	blx	r7
 800c7c4:	3001      	adds	r0, #1
 800c7c6:	d1be      	bne.n	800c746 <_printf_float+0x32a>
 800c7c8:	e689      	b.n	800c4de <_printf_float+0xc2>
 800c7ca:	9a05      	ldr	r2, [sp, #20]
 800c7cc:	464b      	mov	r3, r9
 800c7ce:	4442      	add	r2, r8
 800c7d0:	4631      	mov	r1, r6
 800c7d2:	4628      	mov	r0, r5
 800c7d4:	47b8      	blx	r7
 800c7d6:	3001      	adds	r0, #1
 800c7d8:	d1c1      	bne.n	800c75e <_printf_float+0x342>
 800c7da:	e680      	b.n	800c4de <_printf_float+0xc2>
 800c7dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7de:	2a01      	cmp	r2, #1
 800c7e0:	dc01      	bgt.n	800c7e6 <_printf_float+0x3ca>
 800c7e2:	07db      	lsls	r3, r3, #31
 800c7e4:	d538      	bpl.n	800c858 <_printf_float+0x43c>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	4642      	mov	r2, r8
 800c7ea:	4631      	mov	r1, r6
 800c7ec:	4628      	mov	r0, r5
 800c7ee:	47b8      	blx	r7
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	f43f ae74 	beq.w	800c4de <_printf_float+0xc2>
 800c7f6:	ee18 3a10 	vmov	r3, s16
 800c7fa:	4652      	mov	r2, sl
 800c7fc:	4631      	mov	r1, r6
 800c7fe:	4628      	mov	r0, r5
 800c800:	47b8      	blx	r7
 800c802:	3001      	adds	r0, #1
 800c804:	f43f ae6b 	beq.w	800c4de <_printf_float+0xc2>
 800c808:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c80c:	2200      	movs	r2, #0
 800c80e:	2300      	movs	r3, #0
 800c810:	f7f4 f982 	bl	8000b18 <__aeabi_dcmpeq>
 800c814:	b9d8      	cbnz	r0, 800c84e <_printf_float+0x432>
 800c816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c818:	f108 0201 	add.w	r2, r8, #1
 800c81c:	3b01      	subs	r3, #1
 800c81e:	4631      	mov	r1, r6
 800c820:	4628      	mov	r0, r5
 800c822:	47b8      	blx	r7
 800c824:	3001      	adds	r0, #1
 800c826:	d10e      	bne.n	800c846 <_printf_float+0x42a>
 800c828:	e659      	b.n	800c4de <_printf_float+0xc2>
 800c82a:	2301      	movs	r3, #1
 800c82c:	4652      	mov	r2, sl
 800c82e:	4631      	mov	r1, r6
 800c830:	4628      	mov	r0, r5
 800c832:	47b8      	blx	r7
 800c834:	3001      	adds	r0, #1
 800c836:	f43f ae52 	beq.w	800c4de <_printf_float+0xc2>
 800c83a:	f108 0801 	add.w	r8, r8, #1
 800c83e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c840:	3b01      	subs	r3, #1
 800c842:	4543      	cmp	r3, r8
 800c844:	dcf1      	bgt.n	800c82a <_printf_float+0x40e>
 800c846:	464b      	mov	r3, r9
 800c848:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c84c:	e6dc      	b.n	800c608 <_printf_float+0x1ec>
 800c84e:	f04f 0800 	mov.w	r8, #0
 800c852:	f104 0a1a 	add.w	sl, r4, #26
 800c856:	e7f2      	b.n	800c83e <_printf_float+0x422>
 800c858:	2301      	movs	r3, #1
 800c85a:	4642      	mov	r2, r8
 800c85c:	e7df      	b.n	800c81e <_printf_float+0x402>
 800c85e:	2301      	movs	r3, #1
 800c860:	464a      	mov	r2, r9
 800c862:	4631      	mov	r1, r6
 800c864:	4628      	mov	r0, r5
 800c866:	47b8      	blx	r7
 800c868:	3001      	adds	r0, #1
 800c86a:	f43f ae38 	beq.w	800c4de <_printf_float+0xc2>
 800c86e:	f108 0801 	add.w	r8, r8, #1
 800c872:	68e3      	ldr	r3, [r4, #12]
 800c874:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c876:	1a5b      	subs	r3, r3, r1
 800c878:	4543      	cmp	r3, r8
 800c87a:	dcf0      	bgt.n	800c85e <_printf_float+0x442>
 800c87c:	e6fa      	b.n	800c674 <_printf_float+0x258>
 800c87e:	f04f 0800 	mov.w	r8, #0
 800c882:	f104 0919 	add.w	r9, r4, #25
 800c886:	e7f4      	b.n	800c872 <_printf_float+0x456>

0800c888 <_printf_common>:
 800c888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c88c:	4616      	mov	r6, r2
 800c88e:	4699      	mov	r9, r3
 800c890:	688a      	ldr	r2, [r1, #8]
 800c892:	690b      	ldr	r3, [r1, #16]
 800c894:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c898:	4293      	cmp	r3, r2
 800c89a:	bfb8      	it	lt
 800c89c:	4613      	movlt	r3, r2
 800c89e:	6033      	str	r3, [r6, #0]
 800c8a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c8a4:	4607      	mov	r7, r0
 800c8a6:	460c      	mov	r4, r1
 800c8a8:	b10a      	cbz	r2, 800c8ae <_printf_common+0x26>
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	6033      	str	r3, [r6, #0]
 800c8ae:	6823      	ldr	r3, [r4, #0]
 800c8b0:	0699      	lsls	r1, r3, #26
 800c8b2:	bf42      	ittt	mi
 800c8b4:	6833      	ldrmi	r3, [r6, #0]
 800c8b6:	3302      	addmi	r3, #2
 800c8b8:	6033      	strmi	r3, [r6, #0]
 800c8ba:	6825      	ldr	r5, [r4, #0]
 800c8bc:	f015 0506 	ands.w	r5, r5, #6
 800c8c0:	d106      	bne.n	800c8d0 <_printf_common+0x48>
 800c8c2:	f104 0a19 	add.w	sl, r4, #25
 800c8c6:	68e3      	ldr	r3, [r4, #12]
 800c8c8:	6832      	ldr	r2, [r6, #0]
 800c8ca:	1a9b      	subs	r3, r3, r2
 800c8cc:	42ab      	cmp	r3, r5
 800c8ce:	dc26      	bgt.n	800c91e <_printf_common+0x96>
 800c8d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c8d4:	1e13      	subs	r3, r2, #0
 800c8d6:	6822      	ldr	r2, [r4, #0]
 800c8d8:	bf18      	it	ne
 800c8da:	2301      	movne	r3, #1
 800c8dc:	0692      	lsls	r2, r2, #26
 800c8de:	d42b      	bmi.n	800c938 <_printf_common+0xb0>
 800c8e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c8e4:	4649      	mov	r1, r9
 800c8e6:	4638      	mov	r0, r7
 800c8e8:	47c0      	blx	r8
 800c8ea:	3001      	adds	r0, #1
 800c8ec:	d01e      	beq.n	800c92c <_printf_common+0xa4>
 800c8ee:	6823      	ldr	r3, [r4, #0]
 800c8f0:	68e5      	ldr	r5, [r4, #12]
 800c8f2:	6832      	ldr	r2, [r6, #0]
 800c8f4:	f003 0306 	and.w	r3, r3, #6
 800c8f8:	2b04      	cmp	r3, #4
 800c8fa:	bf08      	it	eq
 800c8fc:	1aad      	subeq	r5, r5, r2
 800c8fe:	68a3      	ldr	r3, [r4, #8]
 800c900:	6922      	ldr	r2, [r4, #16]
 800c902:	bf0c      	ite	eq
 800c904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c908:	2500      	movne	r5, #0
 800c90a:	4293      	cmp	r3, r2
 800c90c:	bfc4      	itt	gt
 800c90e:	1a9b      	subgt	r3, r3, r2
 800c910:	18ed      	addgt	r5, r5, r3
 800c912:	2600      	movs	r6, #0
 800c914:	341a      	adds	r4, #26
 800c916:	42b5      	cmp	r5, r6
 800c918:	d11a      	bne.n	800c950 <_printf_common+0xc8>
 800c91a:	2000      	movs	r0, #0
 800c91c:	e008      	b.n	800c930 <_printf_common+0xa8>
 800c91e:	2301      	movs	r3, #1
 800c920:	4652      	mov	r2, sl
 800c922:	4649      	mov	r1, r9
 800c924:	4638      	mov	r0, r7
 800c926:	47c0      	blx	r8
 800c928:	3001      	adds	r0, #1
 800c92a:	d103      	bne.n	800c934 <_printf_common+0xac>
 800c92c:	f04f 30ff 	mov.w	r0, #4294967295
 800c930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c934:	3501      	adds	r5, #1
 800c936:	e7c6      	b.n	800c8c6 <_printf_common+0x3e>
 800c938:	18e1      	adds	r1, r4, r3
 800c93a:	1c5a      	adds	r2, r3, #1
 800c93c:	2030      	movs	r0, #48	; 0x30
 800c93e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c942:	4422      	add	r2, r4
 800c944:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c948:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c94c:	3302      	adds	r3, #2
 800c94e:	e7c7      	b.n	800c8e0 <_printf_common+0x58>
 800c950:	2301      	movs	r3, #1
 800c952:	4622      	mov	r2, r4
 800c954:	4649      	mov	r1, r9
 800c956:	4638      	mov	r0, r7
 800c958:	47c0      	blx	r8
 800c95a:	3001      	adds	r0, #1
 800c95c:	d0e6      	beq.n	800c92c <_printf_common+0xa4>
 800c95e:	3601      	adds	r6, #1
 800c960:	e7d9      	b.n	800c916 <_printf_common+0x8e>
	...

0800c964 <_printf_i>:
 800c964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c968:	7e0f      	ldrb	r7, [r1, #24]
 800c96a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c96c:	2f78      	cmp	r7, #120	; 0x78
 800c96e:	4691      	mov	r9, r2
 800c970:	4680      	mov	r8, r0
 800c972:	460c      	mov	r4, r1
 800c974:	469a      	mov	sl, r3
 800c976:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c97a:	d807      	bhi.n	800c98c <_printf_i+0x28>
 800c97c:	2f62      	cmp	r7, #98	; 0x62
 800c97e:	d80a      	bhi.n	800c996 <_printf_i+0x32>
 800c980:	2f00      	cmp	r7, #0
 800c982:	f000 80d8 	beq.w	800cb36 <_printf_i+0x1d2>
 800c986:	2f58      	cmp	r7, #88	; 0x58
 800c988:	f000 80a3 	beq.w	800cad2 <_printf_i+0x16e>
 800c98c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c990:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c994:	e03a      	b.n	800ca0c <_printf_i+0xa8>
 800c996:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c99a:	2b15      	cmp	r3, #21
 800c99c:	d8f6      	bhi.n	800c98c <_printf_i+0x28>
 800c99e:	a101      	add	r1, pc, #4	; (adr r1, 800c9a4 <_printf_i+0x40>)
 800c9a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c9a4:	0800c9fd 	.word	0x0800c9fd
 800c9a8:	0800ca11 	.word	0x0800ca11
 800c9ac:	0800c98d 	.word	0x0800c98d
 800c9b0:	0800c98d 	.word	0x0800c98d
 800c9b4:	0800c98d 	.word	0x0800c98d
 800c9b8:	0800c98d 	.word	0x0800c98d
 800c9bc:	0800ca11 	.word	0x0800ca11
 800c9c0:	0800c98d 	.word	0x0800c98d
 800c9c4:	0800c98d 	.word	0x0800c98d
 800c9c8:	0800c98d 	.word	0x0800c98d
 800c9cc:	0800c98d 	.word	0x0800c98d
 800c9d0:	0800cb1d 	.word	0x0800cb1d
 800c9d4:	0800ca41 	.word	0x0800ca41
 800c9d8:	0800caff 	.word	0x0800caff
 800c9dc:	0800c98d 	.word	0x0800c98d
 800c9e0:	0800c98d 	.word	0x0800c98d
 800c9e4:	0800cb3f 	.word	0x0800cb3f
 800c9e8:	0800c98d 	.word	0x0800c98d
 800c9ec:	0800ca41 	.word	0x0800ca41
 800c9f0:	0800c98d 	.word	0x0800c98d
 800c9f4:	0800c98d 	.word	0x0800c98d
 800c9f8:	0800cb07 	.word	0x0800cb07
 800c9fc:	682b      	ldr	r3, [r5, #0]
 800c9fe:	1d1a      	adds	r2, r3, #4
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	602a      	str	r2, [r5, #0]
 800ca04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ca08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e0a3      	b.n	800cb58 <_printf_i+0x1f4>
 800ca10:	6820      	ldr	r0, [r4, #0]
 800ca12:	6829      	ldr	r1, [r5, #0]
 800ca14:	0606      	lsls	r6, r0, #24
 800ca16:	f101 0304 	add.w	r3, r1, #4
 800ca1a:	d50a      	bpl.n	800ca32 <_printf_i+0xce>
 800ca1c:	680e      	ldr	r6, [r1, #0]
 800ca1e:	602b      	str	r3, [r5, #0]
 800ca20:	2e00      	cmp	r6, #0
 800ca22:	da03      	bge.n	800ca2c <_printf_i+0xc8>
 800ca24:	232d      	movs	r3, #45	; 0x2d
 800ca26:	4276      	negs	r6, r6
 800ca28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca2c:	485e      	ldr	r0, [pc, #376]	; (800cba8 <_printf_i+0x244>)
 800ca2e:	230a      	movs	r3, #10
 800ca30:	e019      	b.n	800ca66 <_printf_i+0x102>
 800ca32:	680e      	ldr	r6, [r1, #0]
 800ca34:	602b      	str	r3, [r5, #0]
 800ca36:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ca3a:	bf18      	it	ne
 800ca3c:	b236      	sxthne	r6, r6
 800ca3e:	e7ef      	b.n	800ca20 <_printf_i+0xbc>
 800ca40:	682b      	ldr	r3, [r5, #0]
 800ca42:	6820      	ldr	r0, [r4, #0]
 800ca44:	1d19      	adds	r1, r3, #4
 800ca46:	6029      	str	r1, [r5, #0]
 800ca48:	0601      	lsls	r1, r0, #24
 800ca4a:	d501      	bpl.n	800ca50 <_printf_i+0xec>
 800ca4c:	681e      	ldr	r6, [r3, #0]
 800ca4e:	e002      	b.n	800ca56 <_printf_i+0xf2>
 800ca50:	0646      	lsls	r6, r0, #25
 800ca52:	d5fb      	bpl.n	800ca4c <_printf_i+0xe8>
 800ca54:	881e      	ldrh	r6, [r3, #0]
 800ca56:	4854      	ldr	r0, [pc, #336]	; (800cba8 <_printf_i+0x244>)
 800ca58:	2f6f      	cmp	r7, #111	; 0x6f
 800ca5a:	bf0c      	ite	eq
 800ca5c:	2308      	moveq	r3, #8
 800ca5e:	230a      	movne	r3, #10
 800ca60:	2100      	movs	r1, #0
 800ca62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ca66:	6865      	ldr	r5, [r4, #4]
 800ca68:	60a5      	str	r5, [r4, #8]
 800ca6a:	2d00      	cmp	r5, #0
 800ca6c:	bfa2      	ittt	ge
 800ca6e:	6821      	ldrge	r1, [r4, #0]
 800ca70:	f021 0104 	bicge.w	r1, r1, #4
 800ca74:	6021      	strge	r1, [r4, #0]
 800ca76:	b90e      	cbnz	r6, 800ca7c <_printf_i+0x118>
 800ca78:	2d00      	cmp	r5, #0
 800ca7a:	d04d      	beq.n	800cb18 <_printf_i+0x1b4>
 800ca7c:	4615      	mov	r5, r2
 800ca7e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ca82:	fb03 6711 	mls	r7, r3, r1, r6
 800ca86:	5dc7      	ldrb	r7, [r0, r7]
 800ca88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ca8c:	4637      	mov	r7, r6
 800ca8e:	42bb      	cmp	r3, r7
 800ca90:	460e      	mov	r6, r1
 800ca92:	d9f4      	bls.n	800ca7e <_printf_i+0x11a>
 800ca94:	2b08      	cmp	r3, #8
 800ca96:	d10b      	bne.n	800cab0 <_printf_i+0x14c>
 800ca98:	6823      	ldr	r3, [r4, #0]
 800ca9a:	07de      	lsls	r6, r3, #31
 800ca9c:	d508      	bpl.n	800cab0 <_printf_i+0x14c>
 800ca9e:	6923      	ldr	r3, [r4, #16]
 800caa0:	6861      	ldr	r1, [r4, #4]
 800caa2:	4299      	cmp	r1, r3
 800caa4:	bfde      	ittt	le
 800caa6:	2330      	movle	r3, #48	; 0x30
 800caa8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800caac:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cab0:	1b52      	subs	r2, r2, r5
 800cab2:	6122      	str	r2, [r4, #16]
 800cab4:	f8cd a000 	str.w	sl, [sp]
 800cab8:	464b      	mov	r3, r9
 800caba:	aa03      	add	r2, sp, #12
 800cabc:	4621      	mov	r1, r4
 800cabe:	4640      	mov	r0, r8
 800cac0:	f7ff fee2 	bl	800c888 <_printf_common>
 800cac4:	3001      	adds	r0, #1
 800cac6:	d14c      	bne.n	800cb62 <_printf_i+0x1fe>
 800cac8:	f04f 30ff 	mov.w	r0, #4294967295
 800cacc:	b004      	add	sp, #16
 800cace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cad2:	4835      	ldr	r0, [pc, #212]	; (800cba8 <_printf_i+0x244>)
 800cad4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cad8:	6829      	ldr	r1, [r5, #0]
 800cada:	6823      	ldr	r3, [r4, #0]
 800cadc:	f851 6b04 	ldr.w	r6, [r1], #4
 800cae0:	6029      	str	r1, [r5, #0]
 800cae2:	061d      	lsls	r5, r3, #24
 800cae4:	d514      	bpl.n	800cb10 <_printf_i+0x1ac>
 800cae6:	07df      	lsls	r7, r3, #31
 800cae8:	bf44      	itt	mi
 800caea:	f043 0320 	orrmi.w	r3, r3, #32
 800caee:	6023      	strmi	r3, [r4, #0]
 800caf0:	b91e      	cbnz	r6, 800cafa <_printf_i+0x196>
 800caf2:	6823      	ldr	r3, [r4, #0]
 800caf4:	f023 0320 	bic.w	r3, r3, #32
 800caf8:	6023      	str	r3, [r4, #0]
 800cafa:	2310      	movs	r3, #16
 800cafc:	e7b0      	b.n	800ca60 <_printf_i+0xfc>
 800cafe:	6823      	ldr	r3, [r4, #0]
 800cb00:	f043 0320 	orr.w	r3, r3, #32
 800cb04:	6023      	str	r3, [r4, #0]
 800cb06:	2378      	movs	r3, #120	; 0x78
 800cb08:	4828      	ldr	r0, [pc, #160]	; (800cbac <_printf_i+0x248>)
 800cb0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cb0e:	e7e3      	b.n	800cad8 <_printf_i+0x174>
 800cb10:	0659      	lsls	r1, r3, #25
 800cb12:	bf48      	it	mi
 800cb14:	b2b6      	uxthmi	r6, r6
 800cb16:	e7e6      	b.n	800cae6 <_printf_i+0x182>
 800cb18:	4615      	mov	r5, r2
 800cb1a:	e7bb      	b.n	800ca94 <_printf_i+0x130>
 800cb1c:	682b      	ldr	r3, [r5, #0]
 800cb1e:	6826      	ldr	r6, [r4, #0]
 800cb20:	6961      	ldr	r1, [r4, #20]
 800cb22:	1d18      	adds	r0, r3, #4
 800cb24:	6028      	str	r0, [r5, #0]
 800cb26:	0635      	lsls	r5, r6, #24
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	d501      	bpl.n	800cb30 <_printf_i+0x1cc>
 800cb2c:	6019      	str	r1, [r3, #0]
 800cb2e:	e002      	b.n	800cb36 <_printf_i+0x1d2>
 800cb30:	0670      	lsls	r0, r6, #25
 800cb32:	d5fb      	bpl.n	800cb2c <_printf_i+0x1c8>
 800cb34:	8019      	strh	r1, [r3, #0]
 800cb36:	2300      	movs	r3, #0
 800cb38:	6123      	str	r3, [r4, #16]
 800cb3a:	4615      	mov	r5, r2
 800cb3c:	e7ba      	b.n	800cab4 <_printf_i+0x150>
 800cb3e:	682b      	ldr	r3, [r5, #0]
 800cb40:	1d1a      	adds	r2, r3, #4
 800cb42:	602a      	str	r2, [r5, #0]
 800cb44:	681d      	ldr	r5, [r3, #0]
 800cb46:	6862      	ldr	r2, [r4, #4]
 800cb48:	2100      	movs	r1, #0
 800cb4a:	4628      	mov	r0, r5
 800cb4c:	f7f3 fb70 	bl	8000230 <memchr>
 800cb50:	b108      	cbz	r0, 800cb56 <_printf_i+0x1f2>
 800cb52:	1b40      	subs	r0, r0, r5
 800cb54:	6060      	str	r0, [r4, #4]
 800cb56:	6863      	ldr	r3, [r4, #4]
 800cb58:	6123      	str	r3, [r4, #16]
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb60:	e7a8      	b.n	800cab4 <_printf_i+0x150>
 800cb62:	6923      	ldr	r3, [r4, #16]
 800cb64:	462a      	mov	r2, r5
 800cb66:	4649      	mov	r1, r9
 800cb68:	4640      	mov	r0, r8
 800cb6a:	47d0      	blx	sl
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	d0ab      	beq.n	800cac8 <_printf_i+0x164>
 800cb70:	6823      	ldr	r3, [r4, #0]
 800cb72:	079b      	lsls	r3, r3, #30
 800cb74:	d413      	bmi.n	800cb9e <_printf_i+0x23a>
 800cb76:	68e0      	ldr	r0, [r4, #12]
 800cb78:	9b03      	ldr	r3, [sp, #12]
 800cb7a:	4298      	cmp	r0, r3
 800cb7c:	bfb8      	it	lt
 800cb7e:	4618      	movlt	r0, r3
 800cb80:	e7a4      	b.n	800cacc <_printf_i+0x168>
 800cb82:	2301      	movs	r3, #1
 800cb84:	4632      	mov	r2, r6
 800cb86:	4649      	mov	r1, r9
 800cb88:	4640      	mov	r0, r8
 800cb8a:	47d0      	blx	sl
 800cb8c:	3001      	adds	r0, #1
 800cb8e:	d09b      	beq.n	800cac8 <_printf_i+0x164>
 800cb90:	3501      	adds	r5, #1
 800cb92:	68e3      	ldr	r3, [r4, #12]
 800cb94:	9903      	ldr	r1, [sp, #12]
 800cb96:	1a5b      	subs	r3, r3, r1
 800cb98:	42ab      	cmp	r3, r5
 800cb9a:	dcf2      	bgt.n	800cb82 <_printf_i+0x21e>
 800cb9c:	e7eb      	b.n	800cb76 <_printf_i+0x212>
 800cb9e:	2500      	movs	r5, #0
 800cba0:	f104 0619 	add.w	r6, r4, #25
 800cba4:	e7f5      	b.n	800cb92 <_printf_i+0x22e>
 800cba6:	bf00      	nop
 800cba8:	0800ff5e 	.word	0x0800ff5e
 800cbac:	0800ff6f 	.word	0x0800ff6f

0800cbb0 <siprintf>:
 800cbb0:	b40e      	push	{r1, r2, r3}
 800cbb2:	b500      	push	{lr}
 800cbb4:	b09c      	sub	sp, #112	; 0x70
 800cbb6:	ab1d      	add	r3, sp, #116	; 0x74
 800cbb8:	9002      	str	r0, [sp, #8]
 800cbba:	9006      	str	r0, [sp, #24]
 800cbbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cbc0:	4809      	ldr	r0, [pc, #36]	; (800cbe8 <siprintf+0x38>)
 800cbc2:	9107      	str	r1, [sp, #28]
 800cbc4:	9104      	str	r1, [sp, #16]
 800cbc6:	4909      	ldr	r1, [pc, #36]	; (800cbec <siprintf+0x3c>)
 800cbc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbcc:	9105      	str	r1, [sp, #20]
 800cbce:	6800      	ldr	r0, [r0, #0]
 800cbd0:	9301      	str	r3, [sp, #4]
 800cbd2:	a902      	add	r1, sp, #8
 800cbd4:	f001 fb76 	bl	800e2c4 <_svfiprintf_r>
 800cbd8:	9b02      	ldr	r3, [sp, #8]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	701a      	strb	r2, [r3, #0]
 800cbde:	b01c      	add	sp, #112	; 0x70
 800cbe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbe4:	b003      	add	sp, #12
 800cbe6:	4770      	bx	lr
 800cbe8:	2000002c 	.word	0x2000002c
 800cbec:	ffff0208 	.word	0xffff0208

0800cbf0 <quorem>:
 800cbf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf4:	6903      	ldr	r3, [r0, #16]
 800cbf6:	690c      	ldr	r4, [r1, #16]
 800cbf8:	42a3      	cmp	r3, r4
 800cbfa:	4607      	mov	r7, r0
 800cbfc:	f2c0 8081 	blt.w	800cd02 <quorem+0x112>
 800cc00:	3c01      	subs	r4, #1
 800cc02:	f101 0814 	add.w	r8, r1, #20
 800cc06:	f100 0514 	add.w	r5, r0, #20
 800cc0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc0e:	9301      	str	r3, [sp, #4]
 800cc10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cc14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	429a      	cmp	r2, r3
 800cc1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cc20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cc24:	fbb2 f6f3 	udiv	r6, r2, r3
 800cc28:	d331      	bcc.n	800cc8e <quorem+0x9e>
 800cc2a:	f04f 0e00 	mov.w	lr, #0
 800cc2e:	4640      	mov	r0, r8
 800cc30:	46ac      	mov	ip, r5
 800cc32:	46f2      	mov	sl, lr
 800cc34:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc38:	b293      	uxth	r3, r2
 800cc3a:	fb06 e303 	mla	r3, r6, r3, lr
 800cc3e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	ebaa 0303 	sub.w	r3, sl, r3
 800cc48:	f8dc a000 	ldr.w	sl, [ip]
 800cc4c:	0c12      	lsrs	r2, r2, #16
 800cc4e:	fa13 f38a 	uxtah	r3, r3, sl
 800cc52:	fb06 e202 	mla	r2, r6, r2, lr
 800cc56:	9300      	str	r3, [sp, #0]
 800cc58:	9b00      	ldr	r3, [sp, #0]
 800cc5a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cc5e:	b292      	uxth	r2, r2
 800cc60:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cc64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc68:	f8bd 3000 	ldrh.w	r3, [sp]
 800cc6c:	4581      	cmp	r9, r0
 800cc6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc72:	f84c 3b04 	str.w	r3, [ip], #4
 800cc76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc7a:	d2db      	bcs.n	800cc34 <quorem+0x44>
 800cc7c:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc80:	b92b      	cbnz	r3, 800cc8e <quorem+0x9e>
 800cc82:	9b01      	ldr	r3, [sp, #4]
 800cc84:	3b04      	subs	r3, #4
 800cc86:	429d      	cmp	r5, r3
 800cc88:	461a      	mov	r2, r3
 800cc8a:	d32e      	bcc.n	800ccea <quorem+0xfa>
 800cc8c:	613c      	str	r4, [r7, #16]
 800cc8e:	4638      	mov	r0, r7
 800cc90:	f001 f8c4 	bl	800de1c <__mcmp>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	db24      	blt.n	800cce2 <quorem+0xf2>
 800cc98:	3601      	adds	r6, #1
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	f04f 0c00 	mov.w	ip, #0
 800cca0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cca4:	f8d0 e000 	ldr.w	lr, [r0]
 800cca8:	b293      	uxth	r3, r2
 800ccaa:	ebac 0303 	sub.w	r3, ip, r3
 800ccae:	0c12      	lsrs	r2, r2, #16
 800ccb0:	fa13 f38e 	uxtah	r3, r3, lr
 800ccb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ccb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ccbc:	b29b      	uxth	r3, r3
 800ccbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ccc2:	45c1      	cmp	r9, r8
 800ccc4:	f840 3b04 	str.w	r3, [r0], #4
 800ccc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cccc:	d2e8      	bcs.n	800cca0 <quorem+0xb0>
 800ccce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ccd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ccd6:	b922      	cbnz	r2, 800cce2 <quorem+0xf2>
 800ccd8:	3b04      	subs	r3, #4
 800ccda:	429d      	cmp	r5, r3
 800ccdc:	461a      	mov	r2, r3
 800ccde:	d30a      	bcc.n	800ccf6 <quorem+0x106>
 800cce0:	613c      	str	r4, [r7, #16]
 800cce2:	4630      	mov	r0, r6
 800cce4:	b003      	add	sp, #12
 800cce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccea:	6812      	ldr	r2, [r2, #0]
 800ccec:	3b04      	subs	r3, #4
 800ccee:	2a00      	cmp	r2, #0
 800ccf0:	d1cc      	bne.n	800cc8c <quorem+0x9c>
 800ccf2:	3c01      	subs	r4, #1
 800ccf4:	e7c7      	b.n	800cc86 <quorem+0x96>
 800ccf6:	6812      	ldr	r2, [r2, #0]
 800ccf8:	3b04      	subs	r3, #4
 800ccfa:	2a00      	cmp	r2, #0
 800ccfc:	d1f0      	bne.n	800cce0 <quorem+0xf0>
 800ccfe:	3c01      	subs	r4, #1
 800cd00:	e7eb      	b.n	800ccda <quorem+0xea>
 800cd02:	2000      	movs	r0, #0
 800cd04:	e7ee      	b.n	800cce4 <quorem+0xf4>
	...

0800cd08 <_dtoa_r>:
 800cd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd0c:	ed2d 8b04 	vpush	{d8-d9}
 800cd10:	ec57 6b10 	vmov	r6, r7, d0
 800cd14:	b093      	sub	sp, #76	; 0x4c
 800cd16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cd18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cd1c:	9106      	str	r1, [sp, #24]
 800cd1e:	ee10 aa10 	vmov	sl, s0
 800cd22:	4604      	mov	r4, r0
 800cd24:	9209      	str	r2, [sp, #36]	; 0x24
 800cd26:	930c      	str	r3, [sp, #48]	; 0x30
 800cd28:	46bb      	mov	fp, r7
 800cd2a:	b975      	cbnz	r5, 800cd4a <_dtoa_r+0x42>
 800cd2c:	2010      	movs	r0, #16
 800cd2e:	f000 fddd 	bl	800d8ec <malloc>
 800cd32:	4602      	mov	r2, r0
 800cd34:	6260      	str	r0, [r4, #36]	; 0x24
 800cd36:	b920      	cbnz	r0, 800cd42 <_dtoa_r+0x3a>
 800cd38:	4ba7      	ldr	r3, [pc, #668]	; (800cfd8 <_dtoa_r+0x2d0>)
 800cd3a:	21ea      	movs	r1, #234	; 0xea
 800cd3c:	48a7      	ldr	r0, [pc, #668]	; (800cfdc <_dtoa_r+0x2d4>)
 800cd3e:	f001 fbd1 	bl	800e4e4 <__assert_func>
 800cd42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd46:	6005      	str	r5, [r0, #0]
 800cd48:	60c5      	str	r5, [r0, #12]
 800cd4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd4c:	6819      	ldr	r1, [r3, #0]
 800cd4e:	b151      	cbz	r1, 800cd66 <_dtoa_r+0x5e>
 800cd50:	685a      	ldr	r2, [r3, #4]
 800cd52:	604a      	str	r2, [r1, #4]
 800cd54:	2301      	movs	r3, #1
 800cd56:	4093      	lsls	r3, r2
 800cd58:	608b      	str	r3, [r1, #8]
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f000 fe1c 	bl	800d998 <_Bfree>
 800cd60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd62:	2200      	movs	r2, #0
 800cd64:	601a      	str	r2, [r3, #0]
 800cd66:	1e3b      	subs	r3, r7, #0
 800cd68:	bfaa      	itet	ge
 800cd6a:	2300      	movge	r3, #0
 800cd6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cd70:	f8c8 3000 	strge.w	r3, [r8]
 800cd74:	4b9a      	ldr	r3, [pc, #616]	; (800cfe0 <_dtoa_r+0x2d8>)
 800cd76:	bfbc      	itt	lt
 800cd78:	2201      	movlt	r2, #1
 800cd7a:	f8c8 2000 	strlt.w	r2, [r8]
 800cd7e:	ea33 030b 	bics.w	r3, r3, fp
 800cd82:	d11b      	bne.n	800cdbc <_dtoa_r+0xb4>
 800cd84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd86:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd8a:	6013      	str	r3, [r2, #0]
 800cd8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd90:	4333      	orrs	r3, r6
 800cd92:	f000 8592 	beq.w	800d8ba <_dtoa_r+0xbb2>
 800cd96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd98:	b963      	cbnz	r3, 800cdb4 <_dtoa_r+0xac>
 800cd9a:	4b92      	ldr	r3, [pc, #584]	; (800cfe4 <_dtoa_r+0x2dc>)
 800cd9c:	e022      	b.n	800cde4 <_dtoa_r+0xdc>
 800cd9e:	4b92      	ldr	r3, [pc, #584]	; (800cfe8 <_dtoa_r+0x2e0>)
 800cda0:	9301      	str	r3, [sp, #4]
 800cda2:	3308      	adds	r3, #8
 800cda4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cda6:	6013      	str	r3, [r2, #0]
 800cda8:	9801      	ldr	r0, [sp, #4]
 800cdaa:	b013      	add	sp, #76	; 0x4c
 800cdac:	ecbd 8b04 	vpop	{d8-d9}
 800cdb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdb4:	4b8b      	ldr	r3, [pc, #556]	; (800cfe4 <_dtoa_r+0x2dc>)
 800cdb6:	9301      	str	r3, [sp, #4]
 800cdb8:	3303      	adds	r3, #3
 800cdba:	e7f3      	b.n	800cda4 <_dtoa_r+0x9c>
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	4650      	mov	r0, sl
 800cdc2:	4659      	mov	r1, fp
 800cdc4:	f7f3 fea8 	bl	8000b18 <__aeabi_dcmpeq>
 800cdc8:	ec4b ab19 	vmov	d9, sl, fp
 800cdcc:	4680      	mov	r8, r0
 800cdce:	b158      	cbz	r0, 800cde8 <_dtoa_r+0xe0>
 800cdd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	6013      	str	r3, [r2, #0]
 800cdd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f000 856b 	beq.w	800d8b4 <_dtoa_r+0xbac>
 800cdde:	4883      	ldr	r0, [pc, #524]	; (800cfec <_dtoa_r+0x2e4>)
 800cde0:	6018      	str	r0, [r3, #0]
 800cde2:	1e43      	subs	r3, r0, #1
 800cde4:	9301      	str	r3, [sp, #4]
 800cde6:	e7df      	b.n	800cda8 <_dtoa_r+0xa0>
 800cde8:	ec4b ab10 	vmov	d0, sl, fp
 800cdec:	aa10      	add	r2, sp, #64	; 0x40
 800cdee:	a911      	add	r1, sp, #68	; 0x44
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f001 f8b9 	bl	800df68 <__d2b>
 800cdf6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cdfa:	ee08 0a10 	vmov	s16, r0
 800cdfe:	2d00      	cmp	r5, #0
 800ce00:	f000 8084 	beq.w	800cf0c <_dtoa_r+0x204>
 800ce04:	ee19 3a90 	vmov	r3, s19
 800ce08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ce10:	4656      	mov	r6, sl
 800ce12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ce16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ce1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ce1e:	4b74      	ldr	r3, [pc, #464]	; (800cff0 <_dtoa_r+0x2e8>)
 800ce20:	2200      	movs	r2, #0
 800ce22:	4630      	mov	r0, r6
 800ce24:	4639      	mov	r1, r7
 800ce26:	f7f3 fa57 	bl	80002d8 <__aeabi_dsub>
 800ce2a:	a365      	add	r3, pc, #404	; (adr r3, 800cfc0 <_dtoa_r+0x2b8>)
 800ce2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce30:	f7f3 fc0a 	bl	8000648 <__aeabi_dmul>
 800ce34:	a364      	add	r3, pc, #400	; (adr r3, 800cfc8 <_dtoa_r+0x2c0>)
 800ce36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3a:	f7f3 fa4f 	bl	80002dc <__adddf3>
 800ce3e:	4606      	mov	r6, r0
 800ce40:	4628      	mov	r0, r5
 800ce42:	460f      	mov	r7, r1
 800ce44:	f7f3 fb96 	bl	8000574 <__aeabi_i2d>
 800ce48:	a361      	add	r3, pc, #388	; (adr r3, 800cfd0 <_dtoa_r+0x2c8>)
 800ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4e:	f7f3 fbfb 	bl	8000648 <__aeabi_dmul>
 800ce52:	4602      	mov	r2, r0
 800ce54:	460b      	mov	r3, r1
 800ce56:	4630      	mov	r0, r6
 800ce58:	4639      	mov	r1, r7
 800ce5a:	f7f3 fa3f 	bl	80002dc <__adddf3>
 800ce5e:	4606      	mov	r6, r0
 800ce60:	460f      	mov	r7, r1
 800ce62:	f7f3 fea1 	bl	8000ba8 <__aeabi_d2iz>
 800ce66:	2200      	movs	r2, #0
 800ce68:	9000      	str	r0, [sp, #0]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	4639      	mov	r1, r7
 800ce70:	f7f3 fe5c 	bl	8000b2c <__aeabi_dcmplt>
 800ce74:	b150      	cbz	r0, 800ce8c <_dtoa_r+0x184>
 800ce76:	9800      	ldr	r0, [sp, #0]
 800ce78:	f7f3 fb7c 	bl	8000574 <__aeabi_i2d>
 800ce7c:	4632      	mov	r2, r6
 800ce7e:	463b      	mov	r3, r7
 800ce80:	f7f3 fe4a 	bl	8000b18 <__aeabi_dcmpeq>
 800ce84:	b910      	cbnz	r0, 800ce8c <_dtoa_r+0x184>
 800ce86:	9b00      	ldr	r3, [sp, #0]
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	9300      	str	r3, [sp, #0]
 800ce8c:	9b00      	ldr	r3, [sp, #0]
 800ce8e:	2b16      	cmp	r3, #22
 800ce90:	d85a      	bhi.n	800cf48 <_dtoa_r+0x240>
 800ce92:	9a00      	ldr	r2, [sp, #0]
 800ce94:	4b57      	ldr	r3, [pc, #348]	; (800cff4 <_dtoa_r+0x2ec>)
 800ce96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9e:	ec51 0b19 	vmov	r0, r1, d9
 800cea2:	f7f3 fe43 	bl	8000b2c <__aeabi_dcmplt>
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d050      	beq.n	800cf4c <_dtoa_r+0x244>
 800ceaa:	9b00      	ldr	r3, [sp, #0]
 800ceac:	3b01      	subs	r3, #1
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ceb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ceb6:	1b5d      	subs	r5, r3, r5
 800ceb8:	1e6b      	subs	r3, r5, #1
 800ceba:	9305      	str	r3, [sp, #20]
 800cebc:	bf45      	ittet	mi
 800cebe:	f1c5 0301 	rsbmi	r3, r5, #1
 800cec2:	9304      	strmi	r3, [sp, #16]
 800cec4:	2300      	movpl	r3, #0
 800cec6:	2300      	movmi	r3, #0
 800cec8:	bf4c      	ite	mi
 800ceca:	9305      	strmi	r3, [sp, #20]
 800cecc:	9304      	strpl	r3, [sp, #16]
 800cece:	9b00      	ldr	r3, [sp, #0]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	db3d      	blt.n	800cf50 <_dtoa_r+0x248>
 800ced4:	9b05      	ldr	r3, [sp, #20]
 800ced6:	9a00      	ldr	r2, [sp, #0]
 800ced8:	920a      	str	r2, [sp, #40]	; 0x28
 800ceda:	4413      	add	r3, r2
 800cedc:	9305      	str	r3, [sp, #20]
 800cede:	2300      	movs	r3, #0
 800cee0:	9307      	str	r3, [sp, #28]
 800cee2:	9b06      	ldr	r3, [sp, #24]
 800cee4:	2b09      	cmp	r3, #9
 800cee6:	f200 8089 	bhi.w	800cffc <_dtoa_r+0x2f4>
 800ceea:	2b05      	cmp	r3, #5
 800ceec:	bfc4      	itt	gt
 800ceee:	3b04      	subgt	r3, #4
 800cef0:	9306      	strgt	r3, [sp, #24]
 800cef2:	9b06      	ldr	r3, [sp, #24]
 800cef4:	f1a3 0302 	sub.w	r3, r3, #2
 800cef8:	bfcc      	ite	gt
 800cefa:	2500      	movgt	r5, #0
 800cefc:	2501      	movle	r5, #1
 800cefe:	2b03      	cmp	r3, #3
 800cf00:	f200 8087 	bhi.w	800d012 <_dtoa_r+0x30a>
 800cf04:	e8df f003 	tbb	[pc, r3]
 800cf08:	59383a2d 	.word	0x59383a2d
 800cf0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cf10:	441d      	add	r5, r3
 800cf12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cf16:	2b20      	cmp	r3, #32
 800cf18:	bfc1      	itttt	gt
 800cf1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cf1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cf22:	fa0b f303 	lslgt.w	r3, fp, r3
 800cf26:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cf2a:	bfda      	itte	le
 800cf2c:	f1c3 0320 	rsble	r3, r3, #32
 800cf30:	fa06 f003 	lslle.w	r0, r6, r3
 800cf34:	4318      	orrgt	r0, r3
 800cf36:	f7f3 fb0d 	bl	8000554 <__aeabi_ui2d>
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	4606      	mov	r6, r0
 800cf3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cf42:	3d01      	subs	r5, #1
 800cf44:	930e      	str	r3, [sp, #56]	; 0x38
 800cf46:	e76a      	b.n	800ce1e <_dtoa_r+0x116>
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e7b2      	b.n	800ceb2 <_dtoa_r+0x1aa>
 800cf4c:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf4e:	e7b1      	b.n	800ceb4 <_dtoa_r+0x1ac>
 800cf50:	9b04      	ldr	r3, [sp, #16]
 800cf52:	9a00      	ldr	r2, [sp, #0]
 800cf54:	1a9b      	subs	r3, r3, r2
 800cf56:	9304      	str	r3, [sp, #16]
 800cf58:	4253      	negs	r3, r2
 800cf5a:	9307      	str	r3, [sp, #28]
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf60:	e7bf      	b.n	800cee2 <_dtoa_r+0x1da>
 800cf62:	2300      	movs	r3, #0
 800cf64:	9308      	str	r3, [sp, #32]
 800cf66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	dc55      	bgt.n	800d018 <_dtoa_r+0x310>
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf72:	461a      	mov	r2, r3
 800cf74:	9209      	str	r2, [sp, #36]	; 0x24
 800cf76:	e00c      	b.n	800cf92 <_dtoa_r+0x28a>
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e7f3      	b.n	800cf64 <_dtoa_r+0x25c>
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf80:	9308      	str	r3, [sp, #32]
 800cf82:	9b00      	ldr	r3, [sp, #0]
 800cf84:	4413      	add	r3, r2
 800cf86:	9302      	str	r3, [sp, #8]
 800cf88:	3301      	adds	r3, #1
 800cf8a:	2b01      	cmp	r3, #1
 800cf8c:	9303      	str	r3, [sp, #12]
 800cf8e:	bfb8      	it	lt
 800cf90:	2301      	movlt	r3, #1
 800cf92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cf94:	2200      	movs	r2, #0
 800cf96:	6042      	str	r2, [r0, #4]
 800cf98:	2204      	movs	r2, #4
 800cf9a:	f102 0614 	add.w	r6, r2, #20
 800cf9e:	429e      	cmp	r6, r3
 800cfa0:	6841      	ldr	r1, [r0, #4]
 800cfa2:	d93d      	bls.n	800d020 <_dtoa_r+0x318>
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	f000 fcb7 	bl	800d918 <_Balloc>
 800cfaa:	9001      	str	r0, [sp, #4]
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d13b      	bne.n	800d028 <_dtoa_r+0x320>
 800cfb0:	4b11      	ldr	r3, [pc, #68]	; (800cff8 <_dtoa_r+0x2f0>)
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cfb8:	e6c0      	b.n	800cd3c <_dtoa_r+0x34>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e7df      	b.n	800cf7e <_dtoa_r+0x276>
 800cfbe:	bf00      	nop
 800cfc0:	636f4361 	.word	0x636f4361
 800cfc4:	3fd287a7 	.word	0x3fd287a7
 800cfc8:	8b60c8b3 	.word	0x8b60c8b3
 800cfcc:	3fc68a28 	.word	0x3fc68a28
 800cfd0:	509f79fb 	.word	0x509f79fb
 800cfd4:	3fd34413 	.word	0x3fd34413
 800cfd8:	0800ff8d 	.word	0x0800ff8d
 800cfdc:	0800ffa4 	.word	0x0800ffa4
 800cfe0:	7ff00000 	.word	0x7ff00000
 800cfe4:	0800ff89 	.word	0x0800ff89
 800cfe8:	0800ff80 	.word	0x0800ff80
 800cfec:	0800ff5d 	.word	0x0800ff5d
 800cff0:	3ff80000 	.word	0x3ff80000
 800cff4:	08010098 	.word	0x08010098
 800cff8:	0800ffff 	.word	0x0800ffff
 800cffc:	2501      	movs	r5, #1
 800cffe:	2300      	movs	r3, #0
 800d000:	9306      	str	r3, [sp, #24]
 800d002:	9508      	str	r5, [sp, #32]
 800d004:	f04f 33ff 	mov.w	r3, #4294967295
 800d008:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d00c:	2200      	movs	r2, #0
 800d00e:	2312      	movs	r3, #18
 800d010:	e7b0      	b.n	800cf74 <_dtoa_r+0x26c>
 800d012:	2301      	movs	r3, #1
 800d014:	9308      	str	r3, [sp, #32]
 800d016:	e7f5      	b.n	800d004 <_dtoa_r+0x2fc>
 800d018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d01a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d01e:	e7b8      	b.n	800cf92 <_dtoa_r+0x28a>
 800d020:	3101      	adds	r1, #1
 800d022:	6041      	str	r1, [r0, #4]
 800d024:	0052      	lsls	r2, r2, #1
 800d026:	e7b8      	b.n	800cf9a <_dtoa_r+0x292>
 800d028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d02a:	9a01      	ldr	r2, [sp, #4]
 800d02c:	601a      	str	r2, [r3, #0]
 800d02e:	9b03      	ldr	r3, [sp, #12]
 800d030:	2b0e      	cmp	r3, #14
 800d032:	f200 809d 	bhi.w	800d170 <_dtoa_r+0x468>
 800d036:	2d00      	cmp	r5, #0
 800d038:	f000 809a 	beq.w	800d170 <_dtoa_r+0x468>
 800d03c:	9b00      	ldr	r3, [sp, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	dd32      	ble.n	800d0a8 <_dtoa_r+0x3a0>
 800d042:	4ab7      	ldr	r2, [pc, #732]	; (800d320 <_dtoa_r+0x618>)
 800d044:	f003 030f 	and.w	r3, r3, #15
 800d048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d04c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d050:	9b00      	ldr	r3, [sp, #0]
 800d052:	05d8      	lsls	r0, r3, #23
 800d054:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d058:	d516      	bpl.n	800d088 <_dtoa_r+0x380>
 800d05a:	4bb2      	ldr	r3, [pc, #712]	; (800d324 <_dtoa_r+0x61c>)
 800d05c:	ec51 0b19 	vmov	r0, r1, d9
 800d060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d064:	f7f3 fc1a 	bl	800089c <__aeabi_ddiv>
 800d068:	f007 070f 	and.w	r7, r7, #15
 800d06c:	4682      	mov	sl, r0
 800d06e:	468b      	mov	fp, r1
 800d070:	2503      	movs	r5, #3
 800d072:	4eac      	ldr	r6, [pc, #688]	; (800d324 <_dtoa_r+0x61c>)
 800d074:	b957      	cbnz	r7, 800d08c <_dtoa_r+0x384>
 800d076:	4642      	mov	r2, r8
 800d078:	464b      	mov	r3, r9
 800d07a:	4650      	mov	r0, sl
 800d07c:	4659      	mov	r1, fp
 800d07e:	f7f3 fc0d 	bl	800089c <__aeabi_ddiv>
 800d082:	4682      	mov	sl, r0
 800d084:	468b      	mov	fp, r1
 800d086:	e028      	b.n	800d0da <_dtoa_r+0x3d2>
 800d088:	2502      	movs	r5, #2
 800d08a:	e7f2      	b.n	800d072 <_dtoa_r+0x36a>
 800d08c:	07f9      	lsls	r1, r7, #31
 800d08e:	d508      	bpl.n	800d0a2 <_dtoa_r+0x39a>
 800d090:	4640      	mov	r0, r8
 800d092:	4649      	mov	r1, r9
 800d094:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d098:	f7f3 fad6 	bl	8000648 <__aeabi_dmul>
 800d09c:	3501      	adds	r5, #1
 800d09e:	4680      	mov	r8, r0
 800d0a0:	4689      	mov	r9, r1
 800d0a2:	107f      	asrs	r7, r7, #1
 800d0a4:	3608      	adds	r6, #8
 800d0a6:	e7e5      	b.n	800d074 <_dtoa_r+0x36c>
 800d0a8:	f000 809b 	beq.w	800d1e2 <_dtoa_r+0x4da>
 800d0ac:	9b00      	ldr	r3, [sp, #0]
 800d0ae:	4f9d      	ldr	r7, [pc, #628]	; (800d324 <_dtoa_r+0x61c>)
 800d0b0:	425e      	negs	r6, r3
 800d0b2:	4b9b      	ldr	r3, [pc, #620]	; (800d320 <_dtoa_r+0x618>)
 800d0b4:	f006 020f 	and.w	r2, r6, #15
 800d0b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c0:	ec51 0b19 	vmov	r0, r1, d9
 800d0c4:	f7f3 fac0 	bl	8000648 <__aeabi_dmul>
 800d0c8:	1136      	asrs	r6, r6, #4
 800d0ca:	4682      	mov	sl, r0
 800d0cc:	468b      	mov	fp, r1
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	2502      	movs	r5, #2
 800d0d2:	2e00      	cmp	r6, #0
 800d0d4:	d17a      	bne.n	800d1cc <_dtoa_r+0x4c4>
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d1d3      	bne.n	800d082 <_dtoa_r+0x37a>
 800d0da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	f000 8082 	beq.w	800d1e6 <_dtoa_r+0x4de>
 800d0e2:	4b91      	ldr	r3, [pc, #580]	; (800d328 <_dtoa_r+0x620>)
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	4650      	mov	r0, sl
 800d0e8:	4659      	mov	r1, fp
 800d0ea:	f7f3 fd1f 	bl	8000b2c <__aeabi_dcmplt>
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d079      	beq.n	800d1e6 <_dtoa_r+0x4de>
 800d0f2:	9b03      	ldr	r3, [sp, #12]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d076      	beq.n	800d1e6 <_dtoa_r+0x4de>
 800d0f8:	9b02      	ldr	r3, [sp, #8]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	dd36      	ble.n	800d16c <_dtoa_r+0x464>
 800d0fe:	9b00      	ldr	r3, [sp, #0]
 800d100:	4650      	mov	r0, sl
 800d102:	4659      	mov	r1, fp
 800d104:	1e5f      	subs	r7, r3, #1
 800d106:	2200      	movs	r2, #0
 800d108:	4b88      	ldr	r3, [pc, #544]	; (800d32c <_dtoa_r+0x624>)
 800d10a:	f7f3 fa9d 	bl	8000648 <__aeabi_dmul>
 800d10e:	9e02      	ldr	r6, [sp, #8]
 800d110:	4682      	mov	sl, r0
 800d112:	468b      	mov	fp, r1
 800d114:	3501      	adds	r5, #1
 800d116:	4628      	mov	r0, r5
 800d118:	f7f3 fa2c 	bl	8000574 <__aeabi_i2d>
 800d11c:	4652      	mov	r2, sl
 800d11e:	465b      	mov	r3, fp
 800d120:	f7f3 fa92 	bl	8000648 <__aeabi_dmul>
 800d124:	4b82      	ldr	r3, [pc, #520]	; (800d330 <_dtoa_r+0x628>)
 800d126:	2200      	movs	r2, #0
 800d128:	f7f3 f8d8 	bl	80002dc <__adddf3>
 800d12c:	46d0      	mov	r8, sl
 800d12e:	46d9      	mov	r9, fp
 800d130:	4682      	mov	sl, r0
 800d132:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d136:	2e00      	cmp	r6, #0
 800d138:	d158      	bne.n	800d1ec <_dtoa_r+0x4e4>
 800d13a:	4b7e      	ldr	r3, [pc, #504]	; (800d334 <_dtoa_r+0x62c>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	4640      	mov	r0, r8
 800d140:	4649      	mov	r1, r9
 800d142:	f7f3 f8c9 	bl	80002d8 <__aeabi_dsub>
 800d146:	4652      	mov	r2, sl
 800d148:	465b      	mov	r3, fp
 800d14a:	4680      	mov	r8, r0
 800d14c:	4689      	mov	r9, r1
 800d14e:	f7f3 fd0b 	bl	8000b68 <__aeabi_dcmpgt>
 800d152:	2800      	cmp	r0, #0
 800d154:	f040 8295 	bne.w	800d682 <_dtoa_r+0x97a>
 800d158:	4652      	mov	r2, sl
 800d15a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d15e:	4640      	mov	r0, r8
 800d160:	4649      	mov	r1, r9
 800d162:	f7f3 fce3 	bl	8000b2c <__aeabi_dcmplt>
 800d166:	2800      	cmp	r0, #0
 800d168:	f040 8289 	bne.w	800d67e <_dtoa_r+0x976>
 800d16c:	ec5b ab19 	vmov	sl, fp, d9
 800d170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d172:	2b00      	cmp	r3, #0
 800d174:	f2c0 8148 	blt.w	800d408 <_dtoa_r+0x700>
 800d178:	9a00      	ldr	r2, [sp, #0]
 800d17a:	2a0e      	cmp	r2, #14
 800d17c:	f300 8144 	bgt.w	800d408 <_dtoa_r+0x700>
 800d180:	4b67      	ldr	r3, [pc, #412]	; (800d320 <_dtoa_r+0x618>)
 800d182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d186:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	f280 80d5 	bge.w	800d33c <_dtoa_r+0x634>
 800d192:	9b03      	ldr	r3, [sp, #12]
 800d194:	2b00      	cmp	r3, #0
 800d196:	f300 80d1 	bgt.w	800d33c <_dtoa_r+0x634>
 800d19a:	f040 826f 	bne.w	800d67c <_dtoa_r+0x974>
 800d19e:	4b65      	ldr	r3, [pc, #404]	; (800d334 <_dtoa_r+0x62c>)
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	4640      	mov	r0, r8
 800d1a4:	4649      	mov	r1, r9
 800d1a6:	f7f3 fa4f 	bl	8000648 <__aeabi_dmul>
 800d1aa:	4652      	mov	r2, sl
 800d1ac:	465b      	mov	r3, fp
 800d1ae:	f7f3 fcd1 	bl	8000b54 <__aeabi_dcmpge>
 800d1b2:	9e03      	ldr	r6, [sp, #12]
 800d1b4:	4637      	mov	r7, r6
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f040 8245 	bne.w	800d646 <_dtoa_r+0x93e>
 800d1bc:	9d01      	ldr	r5, [sp, #4]
 800d1be:	2331      	movs	r3, #49	; 0x31
 800d1c0:	f805 3b01 	strb.w	r3, [r5], #1
 800d1c4:	9b00      	ldr	r3, [sp, #0]
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	9300      	str	r3, [sp, #0]
 800d1ca:	e240      	b.n	800d64e <_dtoa_r+0x946>
 800d1cc:	07f2      	lsls	r2, r6, #31
 800d1ce:	d505      	bpl.n	800d1dc <_dtoa_r+0x4d4>
 800d1d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1d4:	f7f3 fa38 	bl	8000648 <__aeabi_dmul>
 800d1d8:	3501      	adds	r5, #1
 800d1da:	2301      	movs	r3, #1
 800d1dc:	1076      	asrs	r6, r6, #1
 800d1de:	3708      	adds	r7, #8
 800d1e0:	e777      	b.n	800d0d2 <_dtoa_r+0x3ca>
 800d1e2:	2502      	movs	r5, #2
 800d1e4:	e779      	b.n	800d0da <_dtoa_r+0x3d2>
 800d1e6:	9f00      	ldr	r7, [sp, #0]
 800d1e8:	9e03      	ldr	r6, [sp, #12]
 800d1ea:	e794      	b.n	800d116 <_dtoa_r+0x40e>
 800d1ec:	9901      	ldr	r1, [sp, #4]
 800d1ee:	4b4c      	ldr	r3, [pc, #304]	; (800d320 <_dtoa_r+0x618>)
 800d1f0:	4431      	add	r1, r6
 800d1f2:	910d      	str	r1, [sp, #52]	; 0x34
 800d1f4:	9908      	ldr	r1, [sp, #32]
 800d1f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1fe:	2900      	cmp	r1, #0
 800d200:	d043      	beq.n	800d28a <_dtoa_r+0x582>
 800d202:	494d      	ldr	r1, [pc, #308]	; (800d338 <_dtoa_r+0x630>)
 800d204:	2000      	movs	r0, #0
 800d206:	f7f3 fb49 	bl	800089c <__aeabi_ddiv>
 800d20a:	4652      	mov	r2, sl
 800d20c:	465b      	mov	r3, fp
 800d20e:	f7f3 f863 	bl	80002d8 <__aeabi_dsub>
 800d212:	9d01      	ldr	r5, [sp, #4]
 800d214:	4682      	mov	sl, r0
 800d216:	468b      	mov	fp, r1
 800d218:	4649      	mov	r1, r9
 800d21a:	4640      	mov	r0, r8
 800d21c:	f7f3 fcc4 	bl	8000ba8 <__aeabi_d2iz>
 800d220:	4606      	mov	r6, r0
 800d222:	f7f3 f9a7 	bl	8000574 <__aeabi_i2d>
 800d226:	4602      	mov	r2, r0
 800d228:	460b      	mov	r3, r1
 800d22a:	4640      	mov	r0, r8
 800d22c:	4649      	mov	r1, r9
 800d22e:	f7f3 f853 	bl	80002d8 <__aeabi_dsub>
 800d232:	3630      	adds	r6, #48	; 0x30
 800d234:	f805 6b01 	strb.w	r6, [r5], #1
 800d238:	4652      	mov	r2, sl
 800d23a:	465b      	mov	r3, fp
 800d23c:	4680      	mov	r8, r0
 800d23e:	4689      	mov	r9, r1
 800d240:	f7f3 fc74 	bl	8000b2c <__aeabi_dcmplt>
 800d244:	2800      	cmp	r0, #0
 800d246:	d163      	bne.n	800d310 <_dtoa_r+0x608>
 800d248:	4642      	mov	r2, r8
 800d24a:	464b      	mov	r3, r9
 800d24c:	4936      	ldr	r1, [pc, #216]	; (800d328 <_dtoa_r+0x620>)
 800d24e:	2000      	movs	r0, #0
 800d250:	f7f3 f842 	bl	80002d8 <__aeabi_dsub>
 800d254:	4652      	mov	r2, sl
 800d256:	465b      	mov	r3, fp
 800d258:	f7f3 fc68 	bl	8000b2c <__aeabi_dcmplt>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	f040 80b5 	bne.w	800d3cc <_dtoa_r+0x6c4>
 800d262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d264:	429d      	cmp	r5, r3
 800d266:	d081      	beq.n	800d16c <_dtoa_r+0x464>
 800d268:	4b30      	ldr	r3, [pc, #192]	; (800d32c <_dtoa_r+0x624>)
 800d26a:	2200      	movs	r2, #0
 800d26c:	4650      	mov	r0, sl
 800d26e:	4659      	mov	r1, fp
 800d270:	f7f3 f9ea 	bl	8000648 <__aeabi_dmul>
 800d274:	4b2d      	ldr	r3, [pc, #180]	; (800d32c <_dtoa_r+0x624>)
 800d276:	4682      	mov	sl, r0
 800d278:	468b      	mov	fp, r1
 800d27a:	4640      	mov	r0, r8
 800d27c:	4649      	mov	r1, r9
 800d27e:	2200      	movs	r2, #0
 800d280:	f7f3 f9e2 	bl	8000648 <__aeabi_dmul>
 800d284:	4680      	mov	r8, r0
 800d286:	4689      	mov	r9, r1
 800d288:	e7c6      	b.n	800d218 <_dtoa_r+0x510>
 800d28a:	4650      	mov	r0, sl
 800d28c:	4659      	mov	r1, fp
 800d28e:	f7f3 f9db 	bl	8000648 <__aeabi_dmul>
 800d292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d294:	9d01      	ldr	r5, [sp, #4]
 800d296:	930f      	str	r3, [sp, #60]	; 0x3c
 800d298:	4682      	mov	sl, r0
 800d29a:	468b      	mov	fp, r1
 800d29c:	4649      	mov	r1, r9
 800d29e:	4640      	mov	r0, r8
 800d2a0:	f7f3 fc82 	bl	8000ba8 <__aeabi_d2iz>
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	f7f3 f965 	bl	8000574 <__aeabi_i2d>
 800d2aa:	3630      	adds	r6, #48	; 0x30
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	460b      	mov	r3, r1
 800d2b0:	4640      	mov	r0, r8
 800d2b2:	4649      	mov	r1, r9
 800d2b4:	f7f3 f810 	bl	80002d8 <__aeabi_dsub>
 800d2b8:	f805 6b01 	strb.w	r6, [r5], #1
 800d2bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2be:	429d      	cmp	r5, r3
 800d2c0:	4680      	mov	r8, r0
 800d2c2:	4689      	mov	r9, r1
 800d2c4:	f04f 0200 	mov.w	r2, #0
 800d2c8:	d124      	bne.n	800d314 <_dtoa_r+0x60c>
 800d2ca:	4b1b      	ldr	r3, [pc, #108]	; (800d338 <_dtoa_r+0x630>)
 800d2cc:	4650      	mov	r0, sl
 800d2ce:	4659      	mov	r1, fp
 800d2d0:	f7f3 f804 	bl	80002dc <__adddf3>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	460b      	mov	r3, r1
 800d2d8:	4640      	mov	r0, r8
 800d2da:	4649      	mov	r1, r9
 800d2dc:	f7f3 fc44 	bl	8000b68 <__aeabi_dcmpgt>
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	d173      	bne.n	800d3cc <_dtoa_r+0x6c4>
 800d2e4:	4652      	mov	r2, sl
 800d2e6:	465b      	mov	r3, fp
 800d2e8:	4913      	ldr	r1, [pc, #76]	; (800d338 <_dtoa_r+0x630>)
 800d2ea:	2000      	movs	r0, #0
 800d2ec:	f7f2 fff4 	bl	80002d8 <__aeabi_dsub>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4640      	mov	r0, r8
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	f7f3 fc18 	bl	8000b2c <__aeabi_dcmplt>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	f43f af35 	beq.w	800d16c <_dtoa_r+0x464>
 800d302:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d304:	1e6b      	subs	r3, r5, #1
 800d306:	930f      	str	r3, [sp, #60]	; 0x3c
 800d308:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d30c:	2b30      	cmp	r3, #48	; 0x30
 800d30e:	d0f8      	beq.n	800d302 <_dtoa_r+0x5fa>
 800d310:	9700      	str	r7, [sp, #0]
 800d312:	e049      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d314:	4b05      	ldr	r3, [pc, #20]	; (800d32c <_dtoa_r+0x624>)
 800d316:	f7f3 f997 	bl	8000648 <__aeabi_dmul>
 800d31a:	4680      	mov	r8, r0
 800d31c:	4689      	mov	r9, r1
 800d31e:	e7bd      	b.n	800d29c <_dtoa_r+0x594>
 800d320:	08010098 	.word	0x08010098
 800d324:	08010070 	.word	0x08010070
 800d328:	3ff00000 	.word	0x3ff00000
 800d32c:	40240000 	.word	0x40240000
 800d330:	401c0000 	.word	0x401c0000
 800d334:	40140000 	.word	0x40140000
 800d338:	3fe00000 	.word	0x3fe00000
 800d33c:	9d01      	ldr	r5, [sp, #4]
 800d33e:	4656      	mov	r6, sl
 800d340:	465f      	mov	r7, fp
 800d342:	4642      	mov	r2, r8
 800d344:	464b      	mov	r3, r9
 800d346:	4630      	mov	r0, r6
 800d348:	4639      	mov	r1, r7
 800d34a:	f7f3 faa7 	bl	800089c <__aeabi_ddiv>
 800d34e:	f7f3 fc2b 	bl	8000ba8 <__aeabi_d2iz>
 800d352:	4682      	mov	sl, r0
 800d354:	f7f3 f90e 	bl	8000574 <__aeabi_i2d>
 800d358:	4642      	mov	r2, r8
 800d35a:	464b      	mov	r3, r9
 800d35c:	f7f3 f974 	bl	8000648 <__aeabi_dmul>
 800d360:	4602      	mov	r2, r0
 800d362:	460b      	mov	r3, r1
 800d364:	4630      	mov	r0, r6
 800d366:	4639      	mov	r1, r7
 800d368:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d36c:	f7f2 ffb4 	bl	80002d8 <__aeabi_dsub>
 800d370:	f805 6b01 	strb.w	r6, [r5], #1
 800d374:	9e01      	ldr	r6, [sp, #4]
 800d376:	9f03      	ldr	r7, [sp, #12]
 800d378:	1bae      	subs	r6, r5, r6
 800d37a:	42b7      	cmp	r7, r6
 800d37c:	4602      	mov	r2, r0
 800d37e:	460b      	mov	r3, r1
 800d380:	d135      	bne.n	800d3ee <_dtoa_r+0x6e6>
 800d382:	f7f2 ffab 	bl	80002dc <__adddf3>
 800d386:	4642      	mov	r2, r8
 800d388:	464b      	mov	r3, r9
 800d38a:	4606      	mov	r6, r0
 800d38c:	460f      	mov	r7, r1
 800d38e:	f7f3 fbeb 	bl	8000b68 <__aeabi_dcmpgt>
 800d392:	b9d0      	cbnz	r0, 800d3ca <_dtoa_r+0x6c2>
 800d394:	4642      	mov	r2, r8
 800d396:	464b      	mov	r3, r9
 800d398:	4630      	mov	r0, r6
 800d39a:	4639      	mov	r1, r7
 800d39c:	f7f3 fbbc 	bl	8000b18 <__aeabi_dcmpeq>
 800d3a0:	b110      	cbz	r0, 800d3a8 <_dtoa_r+0x6a0>
 800d3a2:	f01a 0f01 	tst.w	sl, #1
 800d3a6:	d110      	bne.n	800d3ca <_dtoa_r+0x6c2>
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	ee18 1a10 	vmov	r1, s16
 800d3ae:	f000 faf3 	bl	800d998 <_Bfree>
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9800      	ldr	r0, [sp, #0]
 800d3b6:	702b      	strb	r3, [r5, #0]
 800d3b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3ba:	3001      	adds	r0, #1
 800d3bc:	6018      	str	r0, [r3, #0]
 800d3be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f43f acf1 	beq.w	800cda8 <_dtoa_r+0xa0>
 800d3c6:	601d      	str	r5, [r3, #0]
 800d3c8:	e4ee      	b.n	800cda8 <_dtoa_r+0xa0>
 800d3ca:	9f00      	ldr	r7, [sp, #0]
 800d3cc:	462b      	mov	r3, r5
 800d3ce:	461d      	mov	r5, r3
 800d3d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3d4:	2a39      	cmp	r2, #57	; 0x39
 800d3d6:	d106      	bne.n	800d3e6 <_dtoa_r+0x6de>
 800d3d8:	9a01      	ldr	r2, [sp, #4]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d1f7      	bne.n	800d3ce <_dtoa_r+0x6c6>
 800d3de:	9901      	ldr	r1, [sp, #4]
 800d3e0:	2230      	movs	r2, #48	; 0x30
 800d3e2:	3701      	adds	r7, #1
 800d3e4:	700a      	strb	r2, [r1, #0]
 800d3e6:	781a      	ldrb	r2, [r3, #0]
 800d3e8:	3201      	adds	r2, #1
 800d3ea:	701a      	strb	r2, [r3, #0]
 800d3ec:	e790      	b.n	800d310 <_dtoa_r+0x608>
 800d3ee:	4ba6      	ldr	r3, [pc, #664]	; (800d688 <_dtoa_r+0x980>)
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f7f3 f929 	bl	8000648 <__aeabi_dmul>
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	4606      	mov	r6, r0
 800d3fc:	460f      	mov	r7, r1
 800d3fe:	f7f3 fb8b 	bl	8000b18 <__aeabi_dcmpeq>
 800d402:	2800      	cmp	r0, #0
 800d404:	d09d      	beq.n	800d342 <_dtoa_r+0x63a>
 800d406:	e7cf      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d408:	9a08      	ldr	r2, [sp, #32]
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	f000 80d7 	beq.w	800d5be <_dtoa_r+0x8b6>
 800d410:	9a06      	ldr	r2, [sp, #24]
 800d412:	2a01      	cmp	r2, #1
 800d414:	f300 80ba 	bgt.w	800d58c <_dtoa_r+0x884>
 800d418:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d41a:	2a00      	cmp	r2, #0
 800d41c:	f000 80b2 	beq.w	800d584 <_dtoa_r+0x87c>
 800d420:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d424:	9e07      	ldr	r6, [sp, #28]
 800d426:	9d04      	ldr	r5, [sp, #16]
 800d428:	9a04      	ldr	r2, [sp, #16]
 800d42a:	441a      	add	r2, r3
 800d42c:	9204      	str	r2, [sp, #16]
 800d42e:	9a05      	ldr	r2, [sp, #20]
 800d430:	2101      	movs	r1, #1
 800d432:	441a      	add	r2, r3
 800d434:	4620      	mov	r0, r4
 800d436:	9205      	str	r2, [sp, #20]
 800d438:	f000 fb66 	bl	800db08 <__i2b>
 800d43c:	4607      	mov	r7, r0
 800d43e:	2d00      	cmp	r5, #0
 800d440:	dd0c      	ble.n	800d45c <_dtoa_r+0x754>
 800d442:	9b05      	ldr	r3, [sp, #20]
 800d444:	2b00      	cmp	r3, #0
 800d446:	dd09      	ble.n	800d45c <_dtoa_r+0x754>
 800d448:	42ab      	cmp	r3, r5
 800d44a:	9a04      	ldr	r2, [sp, #16]
 800d44c:	bfa8      	it	ge
 800d44e:	462b      	movge	r3, r5
 800d450:	1ad2      	subs	r2, r2, r3
 800d452:	9204      	str	r2, [sp, #16]
 800d454:	9a05      	ldr	r2, [sp, #20]
 800d456:	1aed      	subs	r5, r5, r3
 800d458:	1ad3      	subs	r3, r2, r3
 800d45a:	9305      	str	r3, [sp, #20]
 800d45c:	9b07      	ldr	r3, [sp, #28]
 800d45e:	b31b      	cbz	r3, 800d4a8 <_dtoa_r+0x7a0>
 800d460:	9b08      	ldr	r3, [sp, #32]
 800d462:	2b00      	cmp	r3, #0
 800d464:	f000 80af 	beq.w	800d5c6 <_dtoa_r+0x8be>
 800d468:	2e00      	cmp	r6, #0
 800d46a:	dd13      	ble.n	800d494 <_dtoa_r+0x78c>
 800d46c:	4639      	mov	r1, r7
 800d46e:	4632      	mov	r2, r6
 800d470:	4620      	mov	r0, r4
 800d472:	f000 fc09 	bl	800dc88 <__pow5mult>
 800d476:	ee18 2a10 	vmov	r2, s16
 800d47a:	4601      	mov	r1, r0
 800d47c:	4607      	mov	r7, r0
 800d47e:	4620      	mov	r0, r4
 800d480:	f000 fb58 	bl	800db34 <__multiply>
 800d484:	ee18 1a10 	vmov	r1, s16
 800d488:	4680      	mov	r8, r0
 800d48a:	4620      	mov	r0, r4
 800d48c:	f000 fa84 	bl	800d998 <_Bfree>
 800d490:	ee08 8a10 	vmov	s16, r8
 800d494:	9b07      	ldr	r3, [sp, #28]
 800d496:	1b9a      	subs	r2, r3, r6
 800d498:	d006      	beq.n	800d4a8 <_dtoa_r+0x7a0>
 800d49a:	ee18 1a10 	vmov	r1, s16
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f000 fbf2 	bl	800dc88 <__pow5mult>
 800d4a4:	ee08 0a10 	vmov	s16, r0
 800d4a8:	2101      	movs	r1, #1
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	f000 fb2c 	bl	800db08 <__i2b>
 800d4b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	4606      	mov	r6, r0
 800d4b6:	f340 8088 	ble.w	800d5ca <_dtoa_r+0x8c2>
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	4601      	mov	r1, r0
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f000 fbe2 	bl	800dc88 <__pow5mult>
 800d4c4:	9b06      	ldr	r3, [sp, #24]
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	4606      	mov	r6, r0
 800d4ca:	f340 8081 	ble.w	800d5d0 <_dtoa_r+0x8c8>
 800d4ce:	f04f 0800 	mov.w	r8, #0
 800d4d2:	6933      	ldr	r3, [r6, #16]
 800d4d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d4d8:	6918      	ldr	r0, [r3, #16]
 800d4da:	f000 fac5 	bl	800da68 <__hi0bits>
 800d4de:	f1c0 0020 	rsb	r0, r0, #32
 800d4e2:	9b05      	ldr	r3, [sp, #20]
 800d4e4:	4418      	add	r0, r3
 800d4e6:	f010 001f 	ands.w	r0, r0, #31
 800d4ea:	f000 8092 	beq.w	800d612 <_dtoa_r+0x90a>
 800d4ee:	f1c0 0320 	rsb	r3, r0, #32
 800d4f2:	2b04      	cmp	r3, #4
 800d4f4:	f340 808a 	ble.w	800d60c <_dtoa_r+0x904>
 800d4f8:	f1c0 001c 	rsb	r0, r0, #28
 800d4fc:	9b04      	ldr	r3, [sp, #16]
 800d4fe:	4403      	add	r3, r0
 800d500:	9304      	str	r3, [sp, #16]
 800d502:	9b05      	ldr	r3, [sp, #20]
 800d504:	4403      	add	r3, r0
 800d506:	4405      	add	r5, r0
 800d508:	9305      	str	r3, [sp, #20]
 800d50a:	9b04      	ldr	r3, [sp, #16]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	dd07      	ble.n	800d520 <_dtoa_r+0x818>
 800d510:	ee18 1a10 	vmov	r1, s16
 800d514:	461a      	mov	r2, r3
 800d516:	4620      	mov	r0, r4
 800d518:	f000 fc10 	bl	800dd3c <__lshift>
 800d51c:	ee08 0a10 	vmov	s16, r0
 800d520:	9b05      	ldr	r3, [sp, #20]
 800d522:	2b00      	cmp	r3, #0
 800d524:	dd05      	ble.n	800d532 <_dtoa_r+0x82a>
 800d526:	4631      	mov	r1, r6
 800d528:	461a      	mov	r2, r3
 800d52a:	4620      	mov	r0, r4
 800d52c:	f000 fc06 	bl	800dd3c <__lshift>
 800d530:	4606      	mov	r6, r0
 800d532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d534:	2b00      	cmp	r3, #0
 800d536:	d06e      	beq.n	800d616 <_dtoa_r+0x90e>
 800d538:	ee18 0a10 	vmov	r0, s16
 800d53c:	4631      	mov	r1, r6
 800d53e:	f000 fc6d 	bl	800de1c <__mcmp>
 800d542:	2800      	cmp	r0, #0
 800d544:	da67      	bge.n	800d616 <_dtoa_r+0x90e>
 800d546:	9b00      	ldr	r3, [sp, #0]
 800d548:	3b01      	subs	r3, #1
 800d54a:	ee18 1a10 	vmov	r1, s16
 800d54e:	9300      	str	r3, [sp, #0]
 800d550:	220a      	movs	r2, #10
 800d552:	2300      	movs	r3, #0
 800d554:	4620      	mov	r0, r4
 800d556:	f000 fa41 	bl	800d9dc <__multadd>
 800d55a:	9b08      	ldr	r3, [sp, #32]
 800d55c:	ee08 0a10 	vmov	s16, r0
 800d560:	2b00      	cmp	r3, #0
 800d562:	f000 81b1 	beq.w	800d8c8 <_dtoa_r+0xbc0>
 800d566:	2300      	movs	r3, #0
 800d568:	4639      	mov	r1, r7
 800d56a:	220a      	movs	r2, #10
 800d56c:	4620      	mov	r0, r4
 800d56e:	f000 fa35 	bl	800d9dc <__multadd>
 800d572:	9b02      	ldr	r3, [sp, #8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	4607      	mov	r7, r0
 800d578:	f300 808e 	bgt.w	800d698 <_dtoa_r+0x990>
 800d57c:	9b06      	ldr	r3, [sp, #24]
 800d57e:	2b02      	cmp	r3, #2
 800d580:	dc51      	bgt.n	800d626 <_dtoa_r+0x91e>
 800d582:	e089      	b.n	800d698 <_dtoa_r+0x990>
 800d584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d586:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d58a:	e74b      	b.n	800d424 <_dtoa_r+0x71c>
 800d58c:	9b03      	ldr	r3, [sp, #12]
 800d58e:	1e5e      	subs	r6, r3, #1
 800d590:	9b07      	ldr	r3, [sp, #28]
 800d592:	42b3      	cmp	r3, r6
 800d594:	bfbf      	itttt	lt
 800d596:	9b07      	ldrlt	r3, [sp, #28]
 800d598:	9607      	strlt	r6, [sp, #28]
 800d59a:	1af2      	sublt	r2, r6, r3
 800d59c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d59e:	bfb6      	itet	lt
 800d5a0:	189b      	addlt	r3, r3, r2
 800d5a2:	1b9e      	subge	r6, r3, r6
 800d5a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d5a6:	9b03      	ldr	r3, [sp, #12]
 800d5a8:	bfb8      	it	lt
 800d5aa:	2600      	movlt	r6, #0
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	bfb7      	itett	lt
 800d5b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d5b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d5b8:	1a9d      	sublt	r5, r3, r2
 800d5ba:	2300      	movlt	r3, #0
 800d5bc:	e734      	b.n	800d428 <_dtoa_r+0x720>
 800d5be:	9e07      	ldr	r6, [sp, #28]
 800d5c0:	9d04      	ldr	r5, [sp, #16]
 800d5c2:	9f08      	ldr	r7, [sp, #32]
 800d5c4:	e73b      	b.n	800d43e <_dtoa_r+0x736>
 800d5c6:	9a07      	ldr	r2, [sp, #28]
 800d5c8:	e767      	b.n	800d49a <_dtoa_r+0x792>
 800d5ca:	9b06      	ldr	r3, [sp, #24]
 800d5cc:	2b01      	cmp	r3, #1
 800d5ce:	dc18      	bgt.n	800d602 <_dtoa_r+0x8fa>
 800d5d0:	f1ba 0f00 	cmp.w	sl, #0
 800d5d4:	d115      	bne.n	800d602 <_dtoa_r+0x8fa>
 800d5d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5da:	b993      	cbnz	r3, 800d602 <_dtoa_r+0x8fa>
 800d5dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5e0:	0d1b      	lsrs	r3, r3, #20
 800d5e2:	051b      	lsls	r3, r3, #20
 800d5e4:	b183      	cbz	r3, 800d608 <_dtoa_r+0x900>
 800d5e6:	9b04      	ldr	r3, [sp, #16]
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	9304      	str	r3, [sp, #16]
 800d5ec:	9b05      	ldr	r3, [sp, #20]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	9305      	str	r3, [sp, #20]
 800d5f2:	f04f 0801 	mov.w	r8, #1
 800d5f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	f47f af6a 	bne.w	800d4d2 <_dtoa_r+0x7ca>
 800d5fe:	2001      	movs	r0, #1
 800d600:	e76f      	b.n	800d4e2 <_dtoa_r+0x7da>
 800d602:	f04f 0800 	mov.w	r8, #0
 800d606:	e7f6      	b.n	800d5f6 <_dtoa_r+0x8ee>
 800d608:	4698      	mov	r8, r3
 800d60a:	e7f4      	b.n	800d5f6 <_dtoa_r+0x8ee>
 800d60c:	f43f af7d 	beq.w	800d50a <_dtoa_r+0x802>
 800d610:	4618      	mov	r0, r3
 800d612:	301c      	adds	r0, #28
 800d614:	e772      	b.n	800d4fc <_dtoa_r+0x7f4>
 800d616:	9b03      	ldr	r3, [sp, #12]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	dc37      	bgt.n	800d68c <_dtoa_r+0x984>
 800d61c:	9b06      	ldr	r3, [sp, #24]
 800d61e:	2b02      	cmp	r3, #2
 800d620:	dd34      	ble.n	800d68c <_dtoa_r+0x984>
 800d622:	9b03      	ldr	r3, [sp, #12]
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	9b02      	ldr	r3, [sp, #8]
 800d628:	b96b      	cbnz	r3, 800d646 <_dtoa_r+0x93e>
 800d62a:	4631      	mov	r1, r6
 800d62c:	2205      	movs	r2, #5
 800d62e:	4620      	mov	r0, r4
 800d630:	f000 f9d4 	bl	800d9dc <__multadd>
 800d634:	4601      	mov	r1, r0
 800d636:	4606      	mov	r6, r0
 800d638:	ee18 0a10 	vmov	r0, s16
 800d63c:	f000 fbee 	bl	800de1c <__mcmp>
 800d640:	2800      	cmp	r0, #0
 800d642:	f73f adbb 	bgt.w	800d1bc <_dtoa_r+0x4b4>
 800d646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d648:	9d01      	ldr	r5, [sp, #4]
 800d64a:	43db      	mvns	r3, r3
 800d64c:	9300      	str	r3, [sp, #0]
 800d64e:	f04f 0800 	mov.w	r8, #0
 800d652:	4631      	mov	r1, r6
 800d654:	4620      	mov	r0, r4
 800d656:	f000 f99f 	bl	800d998 <_Bfree>
 800d65a:	2f00      	cmp	r7, #0
 800d65c:	f43f aea4 	beq.w	800d3a8 <_dtoa_r+0x6a0>
 800d660:	f1b8 0f00 	cmp.w	r8, #0
 800d664:	d005      	beq.n	800d672 <_dtoa_r+0x96a>
 800d666:	45b8      	cmp	r8, r7
 800d668:	d003      	beq.n	800d672 <_dtoa_r+0x96a>
 800d66a:	4641      	mov	r1, r8
 800d66c:	4620      	mov	r0, r4
 800d66e:	f000 f993 	bl	800d998 <_Bfree>
 800d672:	4639      	mov	r1, r7
 800d674:	4620      	mov	r0, r4
 800d676:	f000 f98f 	bl	800d998 <_Bfree>
 800d67a:	e695      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d67c:	2600      	movs	r6, #0
 800d67e:	4637      	mov	r7, r6
 800d680:	e7e1      	b.n	800d646 <_dtoa_r+0x93e>
 800d682:	9700      	str	r7, [sp, #0]
 800d684:	4637      	mov	r7, r6
 800d686:	e599      	b.n	800d1bc <_dtoa_r+0x4b4>
 800d688:	40240000 	.word	0x40240000
 800d68c:	9b08      	ldr	r3, [sp, #32]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	f000 80ca 	beq.w	800d828 <_dtoa_r+0xb20>
 800d694:	9b03      	ldr	r3, [sp, #12]
 800d696:	9302      	str	r3, [sp, #8]
 800d698:	2d00      	cmp	r5, #0
 800d69a:	dd05      	ble.n	800d6a8 <_dtoa_r+0x9a0>
 800d69c:	4639      	mov	r1, r7
 800d69e:	462a      	mov	r2, r5
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f000 fb4b 	bl	800dd3c <__lshift>
 800d6a6:	4607      	mov	r7, r0
 800d6a8:	f1b8 0f00 	cmp.w	r8, #0
 800d6ac:	d05b      	beq.n	800d766 <_dtoa_r+0xa5e>
 800d6ae:	6879      	ldr	r1, [r7, #4]
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 f931 	bl	800d918 <_Balloc>
 800d6b6:	4605      	mov	r5, r0
 800d6b8:	b928      	cbnz	r0, 800d6c6 <_dtoa_r+0x9be>
 800d6ba:	4b87      	ldr	r3, [pc, #540]	; (800d8d8 <_dtoa_r+0xbd0>)
 800d6bc:	4602      	mov	r2, r0
 800d6be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d6c2:	f7ff bb3b 	b.w	800cd3c <_dtoa_r+0x34>
 800d6c6:	693a      	ldr	r2, [r7, #16]
 800d6c8:	3202      	adds	r2, #2
 800d6ca:	0092      	lsls	r2, r2, #2
 800d6cc:	f107 010c 	add.w	r1, r7, #12
 800d6d0:	300c      	adds	r0, #12
 800d6d2:	f000 f913 	bl	800d8fc <memcpy>
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	4629      	mov	r1, r5
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f000 fb2e 	bl	800dd3c <__lshift>
 800d6e0:	9b01      	ldr	r3, [sp, #4]
 800d6e2:	f103 0901 	add.w	r9, r3, #1
 800d6e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d6ea:	4413      	add	r3, r2
 800d6ec:	9305      	str	r3, [sp, #20]
 800d6ee:	f00a 0301 	and.w	r3, sl, #1
 800d6f2:	46b8      	mov	r8, r7
 800d6f4:	9304      	str	r3, [sp, #16]
 800d6f6:	4607      	mov	r7, r0
 800d6f8:	4631      	mov	r1, r6
 800d6fa:	ee18 0a10 	vmov	r0, s16
 800d6fe:	f7ff fa77 	bl	800cbf0 <quorem>
 800d702:	4641      	mov	r1, r8
 800d704:	9002      	str	r0, [sp, #8]
 800d706:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d70a:	ee18 0a10 	vmov	r0, s16
 800d70e:	f000 fb85 	bl	800de1c <__mcmp>
 800d712:	463a      	mov	r2, r7
 800d714:	9003      	str	r0, [sp, #12]
 800d716:	4631      	mov	r1, r6
 800d718:	4620      	mov	r0, r4
 800d71a:	f000 fb9b 	bl	800de54 <__mdiff>
 800d71e:	68c2      	ldr	r2, [r0, #12]
 800d720:	f109 3bff 	add.w	fp, r9, #4294967295
 800d724:	4605      	mov	r5, r0
 800d726:	bb02      	cbnz	r2, 800d76a <_dtoa_r+0xa62>
 800d728:	4601      	mov	r1, r0
 800d72a:	ee18 0a10 	vmov	r0, s16
 800d72e:	f000 fb75 	bl	800de1c <__mcmp>
 800d732:	4602      	mov	r2, r0
 800d734:	4629      	mov	r1, r5
 800d736:	4620      	mov	r0, r4
 800d738:	9207      	str	r2, [sp, #28]
 800d73a:	f000 f92d 	bl	800d998 <_Bfree>
 800d73e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d742:	ea43 0102 	orr.w	r1, r3, r2
 800d746:	9b04      	ldr	r3, [sp, #16]
 800d748:	430b      	orrs	r3, r1
 800d74a:	464d      	mov	r5, r9
 800d74c:	d10f      	bne.n	800d76e <_dtoa_r+0xa66>
 800d74e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d752:	d02a      	beq.n	800d7aa <_dtoa_r+0xaa2>
 800d754:	9b03      	ldr	r3, [sp, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	dd02      	ble.n	800d760 <_dtoa_r+0xa58>
 800d75a:	9b02      	ldr	r3, [sp, #8]
 800d75c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d760:	f88b a000 	strb.w	sl, [fp]
 800d764:	e775      	b.n	800d652 <_dtoa_r+0x94a>
 800d766:	4638      	mov	r0, r7
 800d768:	e7ba      	b.n	800d6e0 <_dtoa_r+0x9d8>
 800d76a:	2201      	movs	r2, #1
 800d76c:	e7e2      	b.n	800d734 <_dtoa_r+0xa2c>
 800d76e:	9b03      	ldr	r3, [sp, #12]
 800d770:	2b00      	cmp	r3, #0
 800d772:	db04      	blt.n	800d77e <_dtoa_r+0xa76>
 800d774:	9906      	ldr	r1, [sp, #24]
 800d776:	430b      	orrs	r3, r1
 800d778:	9904      	ldr	r1, [sp, #16]
 800d77a:	430b      	orrs	r3, r1
 800d77c:	d122      	bne.n	800d7c4 <_dtoa_r+0xabc>
 800d77e:	2a00      	cmp	r2, #0
 800d780:	ddee      	ble.n	800d760 <_dtoa_r+0xa58>
 800d782:	ee18 1a10 	vmov	r1, s16
 800d786:	2201      	movs	r2, #1
 800d788:	4620      	mov	r0, r4
 800d78a:	f000 fad7 	bl	800dd3c <__lshift>
 800d78e:	4631      	mov	r1, r6
 800d790:	ee08 0a10 	vmov	s16, r0
 800d794:	f000 fb42 	bl	800de1c <__mcmp>
 800d798:	2800      	cmp	r0, #0
 800d79a:	dc03      	bgt.n	800d7a4 <_dtoa_r+0xa9c>
 800d79c:	d1e0      	bne.n	800d760 <_dtoa_r+0xa58>
 800d79e:	f01a 0f01 	tst.w	sl, #1
 800d7a2:	d0dd      	beq.n	800d760 <_dtoa_r+0xa58>
 800d7a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7a8:	d1d7      	bne.n	800d75a <_dtoa_r+0xa52>
 800d7aa:	2339      	movs	r3, #57	; 0x39
 800d7ac:	f88b 3000 	strb.w	r3, [fp]
 800d7b0:	462b      	mov	r3, r5
 800d7b2:	461d      	mov	r5, r3
 800d7b4:	3b01      	subs	r3, #1
 800d7b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d7ba:	2a39      	cmp	r2, #57	; 0x39
 800d7bc:	d071      	beq.n	800d8a2 <_dtoa_r+0xb9a>
 800d7be:	3201      	adds	r2, #1
 800d7c0:	701a      	strb	r2, [r3, #0]
 800d7c2:	e746      	b.n	800d652 <_dtoa_r+0x94a>
 800d7c4:	2a00      	cmp	r2, #0
 800d7c6:	dd07      	ble.n	800d7d8 <_dtoa_r+0xad0>
 800d7c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7cc:	d0ed      	beq.n	800d7aa <_dtoa_r+0xaa2>
 800d7ce:	f10a 0301 	add.w	r3, sl, #1
 800d7d2:	f88b 3000 	strb.w	r3, [fp]
 800d7d6:	e73c      	b.n	800d652 <_dtoa_r+0x94a>
 800d7d8:	9b05      	ldr	r3, [sp, #20]
 800d7da:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d7de:	4599      	cmp	r9, r3
 800d7e0:	d047      	beq.n	800d872 <_dtoa_r+0xb6a>
 800d7e2:	ee18 1a10 	vmov	r1, s16
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	220a      	movs	r2, #10
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	f000 f8f6 	bl	800d9dc <__multadd>
 800d7f0:	45b8      	cmp	r8, r7
 800d7f2:	ee08 0a10 	vmov	s16, r0
 800d7f6:	f04f 0300 	mov.w	r3, #0
 800d7fa:	f04f 020a 	mov.w	r2, #10
 800d7fe:	4641      	mov	r1, r8
 800d800:	4620      	mov	r0, r4
 800d802:	d106      	bne.n	800d812 <_dtoa_r+0xb0a>
 800d804:	f000 f8ea 	bl	800d9dc <__multadd>
 800d808:	4680      	mov	r8, r0
 800d80a:	4607      	mov	r7, r0
 800d80c:	f109 0901 	add.w	r9, r9, #1
 800d810:	e772      	b.n	800d6f8 <_dtoa_r+0x9f0>
 800d812:	f000 f8e3 	bl	800d9dc <__multadd>
 800d816:	4639      	mov	r1, r7
 800d818:	4680      	mov	r8, r0
 800d81a:	2300      	movs	r3, #0
 800d81c:	220a      	movs	r2, #10
 800d81e:	4620      	mov	r0, r4
 800d820:	f000 f8dc 	bl	800d9dc <__multadd>
 800d824:	4607      	mov	r7, r0
 800d826:	e7f1      	b.n	800d80c <_dtoa_r+0xb04>
 800d828:	9b03      	ldr	r3, [sp, #12]
 800d82a:	9302      	str	r3, [sp, #8]
 800d82c:	9d01      	ldr	r5, [sp, #4]
 800d82e:	ee18 0a10 	vmov	r0, s16
 800d832:	4631      	mov	r1, r6
 800d834:	f7ff f9dc 	bl	800cbf0 <quorem>
 800d838:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d83c:	9b01      	ldr	r3, [sp, #4]
 800d83e:	f805 ab01 	strb.w	sl, [r5], #1
 800d842:	1aea      	subs	r2, r5, r3
 800d844:	9b02      	ldr	r3, [sp, #8]
 800d846:	4293      	cmp	r3, r2
 800d848:	dd09      	ble.n	800d85e <_dtoa_r+0xb56>
 800d84a:	ee18 1a10 	vmov	r1, s16
 800d84e:	2300      	movs	r3, #0
 800d850:	220a      	movs	r2, #10
 800d852:	4620      	mov	r0, r4
 800d854:	f000 f8c2 	bl	800d9dc <__multadd>
 800d858:	ee08 0a10 	vmov	s16, r0
 800d85c:	e7e7      	b.n	800d82e <_dtoa_r+0xb26>
 800d85e:	9b02      	ldr	r3, [sp, #8]
 800d860:	2b00      	cmp	r3, #0
 800d862:	bfc8      	it	gt
 800d864:	461d      	movgt	r5, r3
 800d866:	9b01      	ldr	r3, [sp, #4]
 800d868:	bfd8      	it	le
 800d86a:	2501      	movle	r5, #1
 800d86c:	441d      	add	r5, r3
 800d86e:	f04f 0800 	mov.w	r8, #0
 800d872:	ee18 1a10 	vmov	r1, s16
 800d876:	2201      	movs	r2, #1
 800d878:	4620      	mov	r0, r4
 800d87a:	f000 fa5f 	bl	800dd3c <__lshift>
 800d87e:	4631      	mov	r1, r6
 800d880:	ee08 0a10 	vmov	s16, r0
 800d884:	f000 faca 	bl	800de1c <__mcmp>
 800d888:	2800      	cmp	r0, #0
 800d88a:	dc91      	bgt.n	800d7b0 <_dtoa_r+0xaa8>
 800d88c:	d102      	bne.n	800d894 <_dtoa_r+0xb8c>
 800d88e:	f01a 0f01 	tst.w	sl, #1
 800d892:	d18d      	bne.n	800d7b0 <_dtoa_r+0xaa8>
 800d894:	462b      	mov	r3, r5
 800d896:	461d      	mov	r5, r3
 800d898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d89c:	2a30      	cmp	r2, #48	; 0x30
 800d89e:	d0fa      	beq.n	800d896 <_dtoa_r+0xb8e>
 800d8a0:	e6d7      	b.n	800d652 <_dtoa_r+0x94a>
 800d8a2:	9a01      	ldr	r2, [sp, #4]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d184      	bne.n	800d7b2 <_dtoa_r+0xaaa>
 800d8a8:	9b00      	ldr	r3, [sp, #0]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	9300      	str	r3, [sp, #0]
 800d8ae:	2331      	movs	r3, #49	; 0x31
 800d8b0:	7013      	strb	r3, [r2, #0]
 800d8b2:	e6ce      	b.n	800d652 <_dtoa_r+0x94a>
 800d8b4:	4b09      	ldr	r3, [pc, #36]	; (800d8dc <_dtoa_r+0xbd4>)
 800d8b6:	f7ff ba95 	b.w	800cde4 <_dtoa_r+0xdc>
 800d8ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	f47f aa6e 	bne.w	800cd9e <_dtoa_r+0x96>
 800d8c2:	4b07      	ldr	r3, [pc, #28]	; (800d8e0 <_dtoa_r+0xbd8>)
 800d8c4:	f7ff ba8e 	b.w	800cde4 <_dtoa_r+0xdc>
 800d8c8:	9b02      	ldr	r3, [sp, #8]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dcae      	bgt.n	800d82c <_dtoa_r+0xb24>
 800d8ce:	9b06      	ldr	r3, [sp, #24]
 800d8d0:	2b02      	cmp	r3, #2
 800d8d2:	f73f aea8 	bgt.w	800d626 <_dtoa_r+0x91e>
 800d8d6:	e7a9      	b.n	800d82c <_dtoa_r+0xb24>
 800d8d8:	0800ffff 	.word	0x0800ffff
 800d8dc:	0800ff5c 	.word	0x0800ff5c
 800d8e0:	0800ff80 	.word	0x0800ff80

0800d8e4 <_localeconv_r>:
 800d8e4:	4800      	ldr	r0, [pc, #0]	; (800d8e8 <_localeconv_r+0x4>)
 800d8e6:	4770      	bx	lr
 800d8e8:	20000180 	.word	0x20000180

0800d8ec <malloc>:
 800d8ec:	4b02      	ldr	r3, [pc, #8]	; (800d8f8 <malloc+0xc>)
 800d8ee:	4601      	mov	r1, r0
 800d8f0:	6818      	ldr	r0, [r3, #0]
 800d8f2:	f000 bc17 	b.w	800e124 <_malloc_r>
 800d8f6:	bf00      	nop
 800d8f8:	2000002c 	.word	0x2000002c

0800d8fc <memcpy>:
 800d8fc:	440a      	add	r2, r1
 800d8fe:	4291      	cmp	r1, r2
 800d900:	f100 33ff 	add.w	r3, r0, #4294967295
 800d904:	d100      	bne.n	800d908 <memcpy+0xc>
 800d906:	4770      	bx	lr
 800d908:	b510      	push	{r4, lr}
 800d90a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d90e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d912:	4291      	cmp	r1, r2
 800d914:	d1f9      	bne.n	800d90a <memcpy+0xe>
 800d916:	bd10      	pop	{r4, pc}

0800d918 <_Balloc>:
 800d918:	b570      	push	{r4, r5, r6, lr}
 800d91a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d91c:	4604      	mov	r4, r0
 800d91e:	460d      	mov	r5, r1
 800d920:	b976      	cbnz	r6, 800d940 <_Balloc+0x28>
 800d922:	2010      	movs	r0, #16
 800d924:	f7ff ffe2 	bl	800d8ec <malloc>
 800d928:	4602      	mov	r2, r0
 800d92a:	6260      	str	r0, [r4, #36]	; 0x24
 800d92c:	b920      	cbnz	r0, 800d938 <_Balloc+0x20>
 800d92e:	4b18      	ldr	r3, [pc, #96]	; (800d990 <_Balloc+0x78>)
 800d930:	4818      	ldr	r0, [pc, #96]	; (800d994 <_Balloc+0x7c>)
 800d932:	2166      	movs	r1, #102	; 0x66
 800d934:	f000 fdd6 	bl	800e4e4 <__assert_func>
 800d938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d93c:	6006      	str	r6, [r0, #0]
 800d93e:	60c6      	str	r6, [r0, #12]
 800d940:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d942:	68f3      	ldr	r3, [r6, #12]
 800d944:	b183      	cbz	r3, 800d968 <_Balloc+0x50>
 800d946:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d948:	68db      	ldr	r3, [r3, #12]
 800d94a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d94e:	b9b8      	cbnz	r0, 800d980 <_Balloc+0x68>
 800d950:	2101      	movs	r1, #1
 800d952:	fa01 f605 	lsl.w	r6, r1, r5
 800d956:	1d72      	adds	r2, r6, #5
 800d958:	0092      	lsls	r2, r2, #2
 800d95a:	4620      	mov	r0, r4
 800d95c:	f000 fb60 	bl	800e020 <_calloc_r>
 800d960:	b160      	cbz	r0, 800d97c <_Balloc+0x64>
 800d962:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d966:	e00e      	b.n	800d986 <_Balloc+0x6e>
 800d968:	2221      	movs	r2, #33	; 0x21
 800d96a:	2104      	movs	r1, #4
 800d96c:	4620      	mov	r0, r4
 800d96e:	f000 fb57 	bl	800e020 <_calloc_r>
 800d972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d974:	60f0      	str	r0, [r6, #12]
 800d976:	68db      	ldr	r3, [r3, #12]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d1e4      	bne.n	800d946 <_Balloc+0x2e>
 800d97c:	2000      	movs	r0, #0
 800d97e:	bd70      	pop	{r4, r5, r6, pc}
 800d980:	6802      	ldr	r2, [r0, #0]
 800d982:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d986:	2300      	movs	r3, #0
 800d988:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d98c:	e7f7      	b.n	800d97e <_Balloc+0x66>
 800d98e:	bf00      	nop
 800d990:	0800ff8d 	.word	0x0800ff8d
 800d994:	08010010 	.word	0x08010010

0800d998 <_Bfree>:
 800d998:	b570      	push	{r4, r5, r6, lr}
 800d99a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d99c:	4605      	mov	r5, r0
 800d99e:	460c      	mov	r4, r1
 800d9a0:	b976      	cbnz	r6, 800d9c0 <_Bfree+0x28>
 800d9a2:	2010      	movs	r0, #16
 800d9a4:	f7ff ffa2 	bl	800d8ec <malloc>
 800d9a8:	4602      	mov	r2, r0
 800d9aa:	6268      	str	r0, [r5, #36]	; 0x24
 800d9ac:	b920      	cbnz	r0, 800d9b8 <_Bfree+0x20>
 800d9ae:	4b09      	ldr	r3, [pc, #36]	; (800d9d4 <_Bfree+0x3c>)
 800d9b0:	4809      	ldr	r0, [pc, #36]	; (800d9d8 <_Bfree+0x40>)
 800d9b2:	218a      	movs	r1, #138	; 0x8a
 800d9b4:	f000 fd96 	bl	800e4e4 <__assert_func>
 800d9b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9bc:	6006      	str	r6, [r0, #0]
 800d9be:	60c6      	str	r6, [r0, #12]
 800d9c0:	b13c      	cbz	r4, 800d9d2 <_Bfree+0x3a>
 800d9c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d9c4:	6862      	ldr	r2, [r4, #4]
 800d9c6:	68db      	ldr	r3, [r3, #12]
 800d9c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d9cc:	6021      	str	r1, [r4, #0]
 800d9ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d9d2:	bd70      	pop	{r4, r5, r6, pc}
 800d9d4:	0800ff8d 	.word	0x0800ff8d
 800d9d8:	08010010 	.word	0x08010010

0800d9dc <__multadd>:
 800d9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9e0:	690d      	ldr	r5, [r1, #16]
 800d9e2:	4607      	mov	r7, r0
 800d9e4:	460c      	mov	r4, r1
 800d9e6:	461e      	mov	r6, r3
 800d9e8:	f101 0c14 	add.w	ip, r1, #20
 800d9ec:	2000      	movs	r0, #0
 800d9ee:	f8dc 3000 	ldr.w	r3, [ip]
 800d9f2:	b299      	uxth	r1, r3
 800d9f4:	fb02 6101 	mla	r1, r2, r1, r6
 800d9f8:	0c1e      	lsrs	r6, r3, #16
 800d9fa:	0c0b      	lsrs	r3, r1, #16
 800d9fc:	fb02 3306 	mla	r3, r2, r6, r3
 800da00:	b289      	uxth	r1, r1
 800da02:	3001      	adds	r0, #1
 800da04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da08:	4285      	cmp	r5, r0
 800da0a:	f84c 1b04 	str.w	r1, [ip], #4
 800da0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da12:	dcec      	bgt.n	800d9ee <__multadd+0x12>
 800da14:	b30e      	cbz	r6, 800da5a <__multadd+0x7e>
 800da16:	68a3      	ldr	r3, [r4, #8]
 800da18:	42ab      	cmp	r3, r5
 800da1a:	dc19      	bgt.n	800da50 <__multadd+0x74>
 800da1c:	6861      	ldr	r1, [r4, #4]
 800da1e:	4638      	mov	r0, r7
 800da20:	3101      	adds	r1, #1
 800da22:	f7ff ff79 	bl	800d918 <_Balloc>
 800da26:	4680      	mov	r8, r0
 800da28:	b928      	cbnz	r0, 800da36 <__multadd+0x5a>
 800da2a:	4602      	mov	r2, r0
 800da2c:	4b0c      	ldr	r3, [pc, #48]	; (800da60 <__multadd+0x84>)
 800da2e:	480d      	ldr	r0, [pc, #52]	; (800da64 <__multadd+0x88>)
 800da30:	21b5      	movs	r1, #181	; 0xb5
 800da32:	f000 fd57 	bl	800e4e4 <__assert_func>
 800da36:	6922      	ldr	r2, [r4, #16]
 800da38:	3202      	adds	r2, #2
 800da3a:	f104 010c 	add.w	r1, r4, #12
 800da3e:	0092      	lsls	r2, r2, #2
 800da40:	300c      	adds	r0, #12
 800da42:	f7ff ff5b 	bl	800d8fc <memcpy>
 800da46:	4621      	mov	r1, r4
 800da48:	4638      	mov	r0, r7
 800da4a:	f7ff ffa5 	bl	800d998 <_Bfree>
 800da4e:	4644      	mov	r4, r8
 800da50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800da54:	3501      	adds	r5, #1
 800da56:	615e      	str	r6, [r3, #20]
 800da58:	6125      	str	r5, [r4, #16]
 800da5a:	4620      	mov	r0, r4
 800da5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da60:	0800ffff 	.word	0x0800ffff
 800da64:	08010010 	.word	0x08010010

0800da68 <__hi0bits>:
 800da68:	0c03      	lsrs	r3, r0, #16
 800da6a:	041b      	lsls	r3, r3, #16
 800da6c:	b9d3      	cbnz	r3, 800daa4 <__hi0bits+0x3c>
 800da6e:	0400      	lsls	r0, r0, #16
 800da70:	2310      	movs	r3, #16
 800da72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800da76:	bf04      	itt	eq
 800da78:	0200      	lsleq	r0, r0, #8
 800da7a:	3308      	addeq	r3, #8
 800da7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800da80:	bf04      	itt	eq
 800da82:	0100      	lsleq	r0, r0, #4
 800da84:	3304      	addeq	r3, #4
 800da86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800da8a:	bf04      	itt	eq
 800da8c:	0080      	lsleq	r0, r0, #2
 800da8e:	3302      	addeq	r3, #2
 800da90:	2800      	cmp	r0, #0
 800da92:	db05      	blt.n	800daa0 <__hi0bits+0x38>
 800da94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800da98:	f103 0301 	add.w	r3, r3, #1
 800da9c:	bf08      	it	eq
 800da9e:	2320      	moveq	r3, #32
 800daa0:	4618      	mov	r0, r3
 800daa2:	4770      	bx	lr
 800daa4:	2300      	movs	r3, #0
 800daa6:	e7e4      	b.n	800da72 <__hi0bits+0xa>

0800daa8 <__lo0bits>:
 800daa8:	6803      	ldr	r3, [r0, #0]
 800daaa:	f013 0207 	ands.w	r2, r3, #7
 800daae:	4601      	mov	r1, r0
 800dab0:	d00b      	beq.n	800daca <__lo0bits+0x22>
 800dab2:	07da      	lsls	r2, r3, #31
 800dab4:	d423      	bmi.n	800dafe <__lo0bits+0x56>
 800dab6:	0798      	lsls	r0, r3, #30
 800dab8:	bf49      	itett	mi
 800daba:	085b      	lsrmi	r3, r3, #1
 800dabc:	089b      	lsrpl	r3, r3, #2
 800dabe:	2001      	movmi	r0, #1
 800dac0:	600b      	strmi	r3, [r1, #0]
 800dac2:	bf5c      	itt	pl
 800dac4:	600b      	strpl	r3, [r1, #0]
 800dac6:	2002      	movpl	r0, #2
 800dac8:	4770      	bx	lr
 800daca:	b298      	uxth	r0, r3
 800dacc:	b9a8      	cbnz	r0, 800dafa <__lo0bits+0x52>
 800dace:	0c1b      	lsrs	r3, r3, #16
 800dad0:	2010      	movs	r0, #16
 800dad2:	b2da      	uxtb	r2, r3
 800dad4:	b90a      	cbnz	r2, 800dada <__lo0bits+0x32>
 800dad6:	3008      	adds	r0, #8
 800dad8:	0a1b      	lsrs	r3, r3, #8
 800dada:	071a      	lsls	r2, r3, #28
 800dadc:	bf04      	itt	eq
 800dade:	091b      	lsreq	r3, r3, #4
 800dae0:	3004      	addeq	r0, #4
 800dae2:	079a      	lsls	r2, r3, #30
 800dae4:	bf04      	itt	eq
 800dae6:	089b      	lsreq	r3, r3, #2
 800dae8:	3002      	addeq	r0, #2
 800daea:	07da      	lsls	r2, r3, #31
 800daec:	d403      	bmi.n	800daf6 <__lo0bits+0x4e>
 800daee:	085b      	lsrs	r3, r3, #1
 800daf0:	f100 0001 	add.w	r0, r0, #1
 800daf4:	d005      	beq.n	800db02 <__lo0bits+0x5a>
 800daf6:	600b      	str	r3, [r1, #0]
 800daf8:	4770      	bx	lr
 800dafa:	4610      	mov	r0, r2
 800dafc:	e7e9      	b.n	800dad2 <__lo0bits+0x2a>
 800dafe:	2000      	movs	r0, #0
 800db00:	4770      	bx	lr
 800db02:	2020      	movs	r0, #32
 800db04:	4770      	bx	lr
	...

0800db08 <__i2b>:
 800db08:	b510      	push	{r4, lr}
 800db0a:	460c      	mov	r4, r1
 800db0c:	2101      	movs	r1, #1
 800db0e:	f7ff ff03 	bl	800d918 <_Balloc>
 800db12:	4602      	mov	r2, r0
 800db14:	b928      	cbnz	r0, 800db22 <__i2b+0x1a>
 800db16:	4b05      	ldr	r3, [pc, #20]	; (800db2c <__i2b+0x24>)
 800db18:	4805      	ldr	r0, [pc, #20]	; (800db30 <__i2b+0x28>)
 800db1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800db1e:	f000 fce1 	bl	800e4e4 <__assert_func>
 800db22:	2301      	movs	r3, #1
 800db24:	6144      	str	r4, [r0, #20]
 800db26:	6103      	str	r3, [r0, #16]
 800db28:	bd10      	pop	{r4, pc}
 800db2a:	bf00      	nop
 800db2c:	0800ffff 	.word	0x0800ffff
 800db30:	08010010 	.word	0x08010010

0800db34 <__multiply>:
 800db34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db38:	4691      	mov	r9, r2
 800db3a:	690a      	ldr	r2, [r1, #16]
 800db3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800db40:	429a      	cmp	r2, r3
 800db42:	bfb8      	it	lt
 800db44:	460b      	movlt	r3, r1
 800db46:	460c      	mov	r4, r1
 800db48:	bfbc      	itt	lt
 800db4a:	464c      	movlt	r4, r9
 800db4c:	4699      	movlt	r9, r3
 800db4e:	6927      	ldr	r7, [r4, #16]
 800db50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800db54:	68a3      	ldr	r3, [r4, #8]
 800db56:	6861      	ldr	r1, [r4, #4]
 800db58:	eb07 060a 	add.w	r6, r7, sl
 800db5c:	42b3      	cmp	r3, r6
 800db5e:	b085      	sub	sp, #20
 800db60:	bfb8      	it	lt
 800db62:	3101      	addlt	r1, #1
 800db64:	f7ff fed8 	bl	800d918 <_Balloc>
 800db68:	b930      	cbnz	r0, 800db78 <__multiply+0x44>
 800db6a:	4602      	mov	r2, r0
 800db6c:	4b44      	ldr	r3, [pc, #272]	; (800dc80 <__multiply+0x14c>)
 800db6e:	4845      	ldr	r0, [pc, #276]	; (800dc84 <__multiply+0x150>)
 800db70:	f240 115d 	movw	r1, #349	; 0x15d
 800db74:	f000 fcb6 	bl	800e4e4 <__assert_func>
 800db78:	f100 0514 	add.w	r5, r0, #20
 800db7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800db80:	462b      	mov	r3, r5
 800db82:	2200      	movs	r2, #0
 800db84:	4543      	cmp	r3, r8
 800db86:	d321      	bcc.n	800dbcc <__multiply+0x98>
 800db88:	f104 0314 	add.w	r3, r4, #20
 800db8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800db90:	f109 0314 	add.w	r3, r9, #20
 800db94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800db98:	9202      	str	r2, [sp, #8]
 800db9a:	1b3a      	subs	r2, r7, r4
 800db9c:	3a15      	subs	r2, #21
 800db9e:	f022 0203 	bic.w	r2, r2, #3
 800dba2:	3204      	adds	r2, #4
 800dba4:	f104 0115 	add.w	r1, r4, #21
 800dba8:	428f      	cmp	r7, r1
 800dbaa:	bf38      	it	cc
 800dbac:	2204      	movcc	r2, #4
 800dbae:	9201      	str	r2, [sp, #4]
 800dbb0:	9a02      	ldr	r2, [sp, #8]
 800dbb2:	9303      	str	r3, [sp, #12]
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d80c      	bhi.n	800dbd2 <__multiply+0x9e>
 800dbb8:	2e00      	cmp	r6, #0
 800dbba:	dd03      	ble.n	800dbc4 <__multiply+0x90>
 800dbbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d05a      	beq.n	800dc7a <__multiply+0x146>
 800dbc4:	6106      	str	r6, [r0, #16]
 800dbc6:	b005      	add	sp, #20
 800dbc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbcc:	f843 2b04 	str.w	r2, [r3], #4
 800dbd0:	e7d8      	b.n	800db84 <__multiply+0x50>
 800dbd2:	f8b3 a000 	ldrh.w	sl, [r3]
 800dbd6:	f1ba 0f00 	cmp.w	sl, #0
 800dbda:	d024      	beq.n	800dc26 <__multiply+0xf2>
 800dbdc:	f104 0e14 	add.w	lr, r4, #20
 800dbe0:	46a9      	mov	r9, r5
 800dbe2:	f04f 0c00 	mov.w	ip, #0
 800dbe6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800dbea:	f8d9 1000 	ldr.w	r1, [r9]
 800dbee:	fa1f fb82 	uxth.w	fp, r2
 800dbf2:	b289      	uxth	r1, r1
 800dbf4:	fb0a 110b 	mla	r1, sl, fp, r1
 800dbf8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800dbfc:	f8d9 2000 	ldr.w	r2, [r9]
 800dc00:	4461      	add	r1, ip
 800dc02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dc06:	fb0a c20b 	mla	r2, sl, fp, ip
 800dc0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dc0e:	b289      	uxth	r1, r1
 800dc10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dc14:	4577      	cmp	r7, lr
 800dc16:	f849 1b04 	str.w	r1, [r9], #4
 800dc1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dc1e:	d8e2      	bhi.n	800dbe6 <__multiply+0xb2>
 800dc20:	9a01      	ldr	r2, [sp, #4]
 800dc22:	f845 c002 	str.w	ip, [r5, r2]
 800dc26:	9a03      	ldr	r2, [sp, #12]
 800dc28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dc2c:	3304      	adds	r3, #4
 800dc2e:	f1b9 0f00 	cmp.w	r9, #0
 800dc32:	d020      	beq.n	800dc76 <__multiply+0x142>
 800dc34:	6829      	ldr	r1, [r5, #0]
 800dc36:	f104 0c14 	add.w	ip, r4, #20
 800dc3a:	46ae      	mov	lr, r5
 800dc3c:	f04f 0a00 	mov.w	sl, #0
 800dc40:	f8bc b000 	ldrh.w	fp, [ip]
 800dc44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800dc48:	fb09 220b 	mla	r2, r9, fp, r2
 800dc4c:	4492      	add	sl, r2
 800dc4e:	b289      	uxth	r1, r1
 800dc50:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800dc54:	f84e 1b04 	str.w	r1, [lr], #4
 800dc58:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dc5c:	f8be 1000 	ldrh.w	r1, [lr]
 800dc60:	0c12      	lsrs	r2, r2, #16
 800dc62:	fb09 1102 	mla	r1, r9, r2, r1
 800dc66:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800dc6a:	4567      	cmp	r7, ip
 800dc6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dc70:	d8e6      	bhi.n	800dc40 <__multiply+0x10c>
 800dc72:	9a01      	ldr	r2, [sp, #4]
 800dc74:	50a9      	str	r1, [r5, r2]
 800dc76:	3504      	adds	r5, #4
 800dc78:	e79a      	b.n	800dbb0 <__multiply+0x7c>
 800dc7a:	3e01      	subs	r6, #1
 800dc7c:	e79c      	b.n	800dbb8 <__multiply+0x84>
 800dc7e:	bf00      	nop
 800dc80:	0800ffff 	.word	0x0800ffff
 800dc84:	08010010 	.word	0x08010010

0800dc88 <__pow5mult>:
 800dc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc8c:	4615      	mov	r5, r2
 800dc8e:	f012 0203 	ands.w	r2, r2, #3
 800dc92:	4606      	mov	r6, r0
 800dc94:	460f      	mov	r7, r1
 800dc96:	d007      	beq.n	800dca8 <__pow5mult+0x20>
 800dc98:	4c25      	ldr	r4, [pc, #148]	; (800dd30 <__pow5mult+0xa8>)
 800dc9a:	3a01      	subs	r2, #1
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dca2:	f7ff fe9b 	bl	800d9dc <__multadd>
 800dca6:	4607      	mov	r7, r0
 800dca8:	10ad      	asrs	r5, r5, #2
 800dcaa:	d03d      	beq.n	800dd28 <__pow5mult+0xa0>
 800dcac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dcae:	b97c      	cbnz	r4, 800dcd0 <__pow5mult+0x48>
 800dcb0:	2010      	movs	r0, #16
 800dcb2:	f7ff fe1b 	bl	800d8ec <malloc>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	6270      	str	r0, [r6, #36]	; 0x24
 800dcba:	b928      	cbnz	r0, 800dcc8 <__pow5mult+0x40>
 800dcbc:	4b1d      	ldr	r3, [pc, #116]	; (800dd34 <__pow5mult+0xac>)
 800dcbe:	481e      	ldr	r0, [pc, #120]	; (800dd38 <__pow5mult+0xb0>)
 800dcc0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800dcc4:	f000 fc0e 	bl	800e4e4 <__assert_func>
 800dcc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dccc:	6004      	str	r4, [r0, #0]
 800dcce:	60c4      	str	r4, [r0, #12]
 800dcd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dcd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dcd8:	b94c      	cbnz	r4, 800dcee <__pow5mult+0x66>
 800dcda:	f240 2171 	movw	r1, #625	; 0x271
 800dcde:	4630      	mov	r0, r6
 800dce0:	f7ff ff12 	bl	800db08 <__i2b>
 800dce4:	2300      	movs	r3, #0
 800dce6:	f8c8 0008 	str.w	r0, [r8, #8]
 800dcea:	4604      	mov	r4, r0
 800dcec:	6003      	str	r3, [r0, #0]
 800dcee:	f04f 0900 	mov.w	r9, #0
 800dcf2:	07eb      	lsls	r3, r5, #31
 800dcf4:	d50a      	bpl.n	800dd0c <__pow5mult+0x84>
 800dcf6:	4639      	mov	r1, r7
 800dcf8:	4622      	mov	r2, r4
 800dcfa:	4630      	mov	r0, r6
 800dcfc:	f7ff ff1a 	bl	800db34 <__multiply>
 800dd00:	4639      	mov	r1, r7
 800dd02:	4680      	mov	r8, r0
 800dd04:	4630      	mov	r0, r6
 800dd06:	f7ff fe47 	bl	800d998 <_Bfree>
 800dd0a:	4647      	mov	r7, r8
 800dd0c:	106d      	asrs	r5, r5, #1
 800dd0e:	d00b      	beq.n	800dd28 <__pow5mult+0xa0>
 800dd10:	6820      	ldr	r0, [r4, #0]
 800dd12:	b938      	cbnz	r0, 800dd24 <__pow5mult+0x9c>
 800dd14:	4622      	mov	r2, r4
 800dd16:	4621      	mov	r1, r4
 800dd18:	4630      	mov	r0, r6
 800dd1a:	f7ff ff0b 	bl	800db34 <__multiply>
 800dd1e:	6020      	str	r0, [r4, #0]
 800dd20:	f8c0 9000 	str.w	r9, [r0]
 800dd24:	4604      	mov	r4, r0
 800dd26:	e7e4      	b.n	800dcf2 <__pow5mult+0x6a>
 800dd28:	4638      	mov	r0, r7
 800dd2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd2e:	bf00      	nop
 800dd30:	08010160 	.word	0x08010160
 800dd34:	0800ff8d 	.word	0x0800ff8d
 800dd38:	08010010 	.word	0x08010010

0800dd3c <__lshift>:
 800dd3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd40:	460c      	mov	r4, r1
 800dd42:	6849      	ldr	r1, [r1, #4]
 800dd44:	6923      	ldr	r3, [r4, #16]
 800dd46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dd4a:	68a3      	ldr	r3, [r4, #8]
 800dd4c:	4607      	mov	r7, r0
 800dd4e:	4691      	mov	r9, r2
 800dd50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dd54:	f108 0601 	add.w	r6, r8, #1
 800dd58:	42b3      	cmp	r3, r6
 800dd5a:	db0b      	blt.n	800dd74 <__lshift+0x38>
 800dd5c:	4638      	mov	r0, r7
 800dd5e:	f7ff fddb 	bl	800d918 <_Balloc>
 800dd62:	4605      	mov	r5, r0
 800dd64:	b948      	cbnz	r0, 800dd7a <__lshift+0x3e>
 800dd66:	4602      	mov	r2, r0
 800dd68:	4b2a      	ldr	r3, [pc, #168]	; (800de14 <__lshift+0xd8>)
 800dd6a:	482b      	ldr	r0, [pc, #172]	; (800de18 <__lshift+0xdc>)
 800dd6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800dd70:	f000 fbb8 	bl	800e4e4 <__assert_func>
 800dd74:	3101      	adds	r1, #1
 800dd76:	005b      	lsls	r3, r3, #1
 800dd78:	e7ee      	b.n	800dd58 <__lshift+0x1c>
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	f100 0114 	add.w	r1, r0, #20
 800dd80:	f100 0210 	add.w	r2, r0, #16
 800dd84:	4618      	mov	r0, r3
 800dd86:	4553      	cmp	r3, sl
 800dd88:	db37      	blt.n	800ddfa <__lshift+0xbe>
 800dd8a:	6920      	ldr	r0, [r4, #16]
 800dd8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd90:	f104 0314 	add.w	r3, r4, #20
 800dd94:	f019 091f 	ands.w	r9, r9, #31
 800dd98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dd9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800dda0:	d02f      	beq.n	800de02 <__lshift+0xc6>
 800dda2:	f1c9 0e20 	rsb	lr, r9, #32
 800dda6:	468a      	mov	sl, r1
 800dda8:	f04f 0c00 	mov.w	ip, #0
 800ddac:	681a      	ldr	r2, [r3, #0]
 800ddae:	fa02 f209 	lsl.w	r2, r2, r9
 800ddb2:	ea42 020c 	orr.w	r2, r2, ip
 800ddb6:	f84a 2b04 	str.w	r2, [sl], #4
 800ddba:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddbe:	4298      	cmp	r0, r3
 800ddc0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ddc4:	d8f2      	bhi.n	800ddac <__lshift+0x70>
 800ddc6:	1b03      	subs	r3, r0, r4
 800ddc8:	3b15      	subs	r3, #21
 800ddca:	f023 0303 	bic.w	r3, r3, #3
 800ddce:	3304      	adds	r3, #4
 800ddd0:	f104 0215 	add.w	r2, r4, #21
 800ddd4:	4290      	cmp	r0, r2
 800ddd6:	bf38      	it	cc
 800ddd8:	2304      	movcc	r3, #4
 800ddda:	f841 c003 	str.w	ip, [r1, r3]
 800ddde:	f1bc 0f00 	cmp.w	ip, #0
 800dde2:	d001      	beq.n	800dde8 <__lshift+0xac>
 800dde4:	f108 0602 	add.w	r6, r8, #2
 800dde8:	3e01      	subs	r6, #1
 800ddea:	4638      	mov	r0, r7
 800ddec:	612e      	str	r6, [r5, #16]
 800ddee:	4621      	mov	r1, r4
 800ddf0:	f7ff fdd2 	bl	800d998 <_Bfree>
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddfa:	f842 0f04 	str.w	r0, [r2, #4]!
 800ddfe:	3301      	adds	r3, #1
 800de00:	e7c1      	b.n	800dd86 <__lshift+0x4a>
 800de02:	3904      	subs	r1, #4
 800de04:	f853 2b04 	ldr.w	r2, [r3], #4
 800de08:	f841 2f04 	str.w	r2, [r1, #4]!
 800de0c:	4298      	cmp	r0, r3
 800de0e:	d8f9      	bhi.n	800de04 <__lshift+0xc8>
 800de10:	e7ea      	b.n	800dde8 <__lshift+0xac>
 800de12:	bf00      	nop
 800de14:	0800ffff 	.word	0x0800ffff
 800de18:	08010010 	.word	0x08010010

0800de1c <__mcmp>:
 800de1c:	b530      	push	{r4, r5, lr}
 800de1e:	6902      	ldr	r2, [r0, #16]
 800de20:	690c      	ldr	r4, [r1, #16]
 800de22:	1b12      	subs	r2, r2, r4
 800de24:	d10e      	bne.n	800de44 <__mcmp+0x28>
 800de26:	f100 0314 	add.w	r3, r0, #20
 800de2a:	3114      	adds	r1, #20
 800de2c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800de30:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800de34:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800de38:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800de3c:	42a5      	cmp	r5, r4
 800de3e:	d003      	beq.n	800de48 <__mcmp+0x2c>
 800de40:	d305      	bcc.n	800de4e <__mcmp+0x32>
 800de42:	2201      	movs	r2, #1
 800de44:	4610      	mov	r0, r2
 800de46:	bd30      	pop	{r4, r5, pc}
 800de48:	4283      	cmp	r3, r0
 800de4a:	d3f3      	bcc.n	800de34 <__mcmp+0x18>
 800de4c:	e7fa      	b.n	800de44 <__mcmp+0x28>
 800de4e:	f04f 32ff 	mov.w	r2, #4294967295
 800de52:	e7f7      	b.n	800de44 <__mcmp+0x28>

0800de54 <__mdiff>:
 800de54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de58:	460c      	mov	r4, r1
 800de5a:	4606      	mov	r6, r0
 800de5c:	4611      	mov	r1, r2
 800de5e:	4620      	mov	r0, r4
 800de60:	4690      	mov	r8, r2
 800de62:	f7ff ffdb 	bl	800de1c <__mcmp>
 800de66:	1e05      	subs	r5, r0, #0
 800de68:	d110      	bne.n	800de8c <__mdiff+0x38>
 800de6a:	4629      	mov	r1, r5
 800de6c:	4630      	mov	r0, r6
 800de6e:	f7ff fd53 	bl	800d918 <_Balloc>
 800de72:	b930      	cbnz	r0, 800de82 <__mdiff+0x2e>
 800de74:	4b3a      	ldr	r3, [pc, #232]	; (800df60 <__mdiff+0x10c>)
 800de76:	4602      	mov	r2, r0
 800de78:	f240 2132 	movw	r1, #562	; 0x232
 800de7c:	4839      	ldr	r0, [pc, #228]	; (800df64 <__mdiff+0x110>)
 800de7e:	f000 fb31 	bl	800e4e4 <__assert_func>
 800de82:	2301      	movs	r3, #1
 800de84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800de88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de8c:	bfa4      	itt	ge
 800de8e:	4643      	movge	r3, r8
 800de90:	46a0      	movge	r8, r4
 800de92:	4630      	mov	r0, r6
 800de94:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800de98:	bfa6      	itte	ge
 800de9a:	461c      	movge	r4, r3
 800de9c:	2500      	movge	r5, #0
 800de9e:	2501      	movlt	r5, #1
 800dea0:	f7ff fd3a 	bl	800d918 <_Balloc>
 800dea4:	b920      	cbnz	r0, 800deb0 <__mdiff+0x5c>
 800dea6:	4b2e      	ldr	r3, [pc, #184]	; (800df60 <__mdiff+0x10c>)
 800dea8:	4602      	mov	r2, r0
 800deaa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800deae:	e7e5      	b.n	800de7c <__mdiff+0x28>
 800deb0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800deb4:	6926      	ldr	r6, [r4, #16]
 800deb6:	60c5      	str	r5, [r0, #12]
 800deb8:	f104 0914 	add.w	r9, r4, #20
 800debc:	f108 0514 	add.w	r5, r8, #20
 800dec0:	f100 0e14 	add.w	lr, r0, #20
 800dec4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dec8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800decc:	f108 0210 	add.w	r2, r8, #16
 800ded0:	46f2      	mov	sl, lr
 800ded2:	2100      	movs	r1, #0
 800ded4:	f859 3b04 	ldr.w	r3, [r9], #4
 800ded8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dedc:	fa1f f883 	uxth.w	r8, r3
 800dee0:	fa11 f18b 	uxtah	r1, r1, fp
 800dee4:	0c1b      	lsrs	r3, r3, #16
 800dee6:	eba1 0808 	sub.w	r8, r1, r8
 800deea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800deee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800def2:	fa1f f888 	uxth.w	r8, r8
 800def6:	1419      	asrs	r1, r3, #16
 800def8:	454e      	cmp	r6, r9
 800defa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800defe:	f84a 3b04 	str.w	r3, [sl], #4
 800df02:	d8e7      	bhi.n	800ded4 <__mdiff+0x80>
 800df04:	1b33      	subs	r3, r6, r4
 800df06:	3b15      	subs	r3, #21
 800df08:	f023 0303 	bic.w	r3, r3, #3
 800df0c:	3304      	adds	r3, #4
 800df0e:	3415      	adds	r4, #21
 800df10:	42a6      	cmp	r6, r4
 800df12:	bf38      	it	cc
 800df14:	2304      	movcc	r3, #4
 800df16:	441d      	add	r5, r3
 800df18:	4473      	add	r3, lr
 800df1a:	469e      	mov	lr, r3
 800df1c:	462e      	mov	r6, r5
 800df1e:	4566      	cmp	r6, ip
 800df20:	d30e      	bcc.n	800df40 <__mdiff+0xec>
 800df22:	f10c 0203 	add.w	r2, ip, #3
 800df26:	1b52      	subs	r2, r2, r5
 800df28:	f022 0203 	bic.w	r2, r2, #3
 800df2c:	3d03      	subs	r5, #3
 800df2e:	45ac      	cmp	ip, r5
 800df30:	bf38      	it	cc
 800df32:	2200      	movcc	r2, #0
 800df34:	441a      	add	r2, r3
 800df36:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800df3a:	b17b      	cbz	r3, 800df5c <__mdiff+0x108>
 800df3c:	6107      	str	r7, [r0, #16]
 800df3e:	e7a3      	b.n	800de88 <__mdiff+0x34>
 800df40:	f856 8b04 	ldr.w	r8, [r6], #4
 800df44:	fa11 f288 	uxtah	r2, r1, r8
 800df48:	1414      	asrs	r4, r2, #16
 800df4a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800df4e:	b292      	uxth	r2, r2
 800df50:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800df54:	f84e 2b04 	str.w	r2, [lr], #4
 800df58:	1421      	asrs	r1, r4, #16
 800df5a:	e7e0      	b.n	800df1e <__mdiff+0xca>
 800df5c:	3f01      	subs	r7, #1
 800df5e:	e7ea      	b.n	800df36 <__mdiff+0xe2>
 800df60:	0800ffff 	.word	0x0800ffff
 800df64:	08010010 	.word	0x08010010

0800df68 <__d2b>:
 800df68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800df6c:	4689      	mov	r9, r1
 800df6e:	2101      	movs	r1, #1
 800df70:	ec57 6b10 	vmov	r6, r7, d0
 800df74:	4690      	mov	r8, r2
 800df76:	f7ff fccf 	bl	800d918 <_Balloc>
 800df7a:	4604      	mov	r4, r0
 800df7c:	b930      	cbnz	r0, 800df8c <__d2b+0x24>
 800df7e:	4602      	mov	r2, r0
 800df80:	4b25      	ldr	r3, [pc, #148]	; (800e018 <__d2b+0xb0>)
 800df82:	4826      	ldr	r0, [pc, #152]	; (800e01c <__d2b+0xb4>)
 800df84:	f240 310a 	movw	r1, #778	; 0x30a
 800df88:	f000 faac 	bl	800e4e4 <__assert_func>
 800df8c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800df90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df94:	bb35      	cbnz	r5, 800dfe4 <__d2b+0x7c>
 800df96:	2e00      	cmp	r6, #0
 800df98:	9301      	str	r3, [sp, #4]
 800df9a:	d028      	beq.n	800dfee <__d2b+0x86>
 800df9c:	4668      	mov	r0, sp
 800df9e:	9600      	str	r6, [sp, #0]
 800dfa0:	f7ff fd82 	bl	800daa8 <__lo0bits>
 800dfa4:	9900      	ldr	r1, [sp, #0]
 800dfa6:	b300      	cbz	r0, 800dfea <__d2b+0x82>
 800dfa8:	9a01      	ldr	r2, [sp, #4]
 800dfaa:	f1c0 0320 	rsb	r3, r0, #32
 800dfae:	fa02 f303 	lsl.w	r3, r2, r3
 800dfb2:	430b      	orrs	r3, r1
 800dfb4:	40c2      	lsrs	r2, r0
 800dfb6:	6163      	str	r3, [r4, #20]
 800dfb8:	9201      	str	r2, [sp, #4]
 800dfba:	9b01      	ldr	r3, [sp, #4]
 800dfbc:	61a3      	str	r3, [r4, #24]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	bf14      	ite	ne
 800dfc2:	2202      	movne	r2, #2
 800dfc4:	2201      	moveq	r2, #1
 800dfc6:	6122      	str	r2, [r4, #16]
 800dfc8:	b1d5      	cbz	r5, 800e000 <__d2b+0x98>
 800dfca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dfce:	4405      	add	r5, r0
 800dfd0:	f8c9 5000 	str.w	r5, [r9]
 800dfd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dfd8:	f8c8 0000 	str.w	r0, [r8]
 800dfdc:	4620      	mov	r0, r4
 800dfde:	b003      	add	sp, #12
 800dfe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfe4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dfe8:	e7d5      	b.n	800df96 <__d2b+0x2e>
 800dfea:	6161      	str	r1, [r4, #20]
 800dfec:	e7e5      	b.n	800dfba <__d2b+0x52>
 800dfee:	a801      	add	r0, sp, #4
 800dff0:	f7ff fd5a 	bl	800daa8 <__lo0bits>
 800dff4:	9b01      	ldr	r3, [sp, #4]
 800dff6:	6163      	str	r3, [r4, #20]
 800dff8:	2201      	movs	r2, #1
 800dffa:	6122      	str	r2, [r4, #16]
 800dffc:	3020      	adds	r0, #32
 800dffe:	e7e3      	b.n	800dfc8 <__d2b+0x60>
 800e000:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e004:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e008:	f8c9 0000 	str.w	r0, [r9]
 800e00c:	6918      	ldr	r0, [r3, #16]
 800e00e:	f7ff fd2b 	bl	800da68 <__hi0bits>
 800e012:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e016:	e7df      	b.n	800dfd8 <__d2b+0x70>
 800e018:	0800ffff 	.word	0x0800ffff
 800e01c:	08010010 	.word	0x08010010

0800e020 <_calloc_r>:
 800e020:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e022:	fba1 2402 	umull	r2, r4, r1, r2
 800e026:	b94c      	cbnz	r4, 800e03c <_calloc_r+0x1c>
 800e028:	4611      	mov	r1, r2
 800e02a:	9201      	str	r2, [sp, #4]
 800e02c:	f000 f87a 	bl	800e124 <_malloc_r>
 800e030:	9a01      	ldr	r2, [sp, #4]
 800e032:	4605      	mov	r5, r0
 800e034:	b930      	cbnz	r0, 800e044 <_calloc_r+0x24>
 800e036:	4628      	mov	r0, r5
 800e038:	b003      	add	sp, #12
 800e03a:	bd30      	pop	{r4, r5, pc}
 800e03c:	220c      	movs	r2, #12
 800e03e:	6002      	str	r2, [r0, #0]
 800e040:	2500      	movs	r5, #0
 800e042:	e7f8      	b.n	800e036 <_calloc_r+0x16>
 800e044:	4621      	mov	r1, r4
 800e046:	f7fe f941 	bl	800c2cc <memset>
 800e04a:	e7f4      	b.n	800e036 <_calloc_r+0x16>

0800e04c <_free_r>:
 800e04c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e04e:	2900      	cmp	r1, #0
 800e050:	d044      	beq.n	800e0dc <_free_r+0x90>
 800e052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e056:	9001      	str	r0, [sp, #4]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	f1a1 0404 	sub.w	r4, r1, #4
 800e05e:	bfb8      	it	lt
 800e060:	18e4      	addlt	r4, r4, r3
 800e062:	f000 fa9b 	bl	800e59c <__malloc_lock>
 800e066:	4a1e      	ldr	r2, [pc, #120]	; (800e0e0 <_free_r+0x94>)
 800e068:	9801      	ldr	r0, [sp, #4]
 800e06a:	6813      	ldr	r3, [r2, #0]
 800e06c:	b933      	cbnz	r3, 800e07c <_free_r+0x30>
 800e06e:	6063      	str	r3, [r4, #4]
 800e070:	6014      	str	r4, [r2, #0]
 800e072:	b003      	add	sp, #12
 800e074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e078:	f000 ba96 	b.w	800e5a8 <__malloc_unlock>
 800e07c:	42a3      	cmp	r3, r4
 800e07e:	d908      	bls.n	800e092 <_free_r+0x46>
 800e080:	6825      	ldr	r5, [r4, #0]
 800e082:	1961      	adds	r1, r4, r5
 800e084:	428b      	cmp	r3, r1
 800e086:	bf01      	itttt	eq
 800e088:	6819      	ldreq	r1, [r3, #0]
 800e08a:	685b      	ldreq	r3, [r3, #4]
 800e08c:	1949      	addeq	r1, r1, r5
 800e08e:	6021      	streq	r1, [r4, #0]
 800e090:	e7ed      	b.n	800e06e <_free_r+0x22>
 800e092:	461a      	mov	r2, r3
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	b10b      	cbz	r3, 800e09c <_free_r+0x50>
 800e098:	42a3      	cmp	r3, r4
 800e09a:	d9fa      	bls.n	800e092 <_free_r+0x46>
 800e09c:	6811      	ldr	r1, [r2, #0]
 800e09e:	1855      	adds	r5, r2, r1
 800e0a0:	42a5      	cmp	r5, r4
 800e0a2:	d10b      	bne.n	800e0bc <_free_r+0x70>
 800e0a4:	6824      	ldr	r4, [r4, #0]
 800e0a6:	4421      	add	r1, r4
 800e0a8:	1854      	adds	r4, r2, r1
 800e0aa:	42a3      	cmp	r3, r4
 800e0ac:	6011      	str	r1, [r2, #0]
 800e0ae:	d1e0      	bne.n	800e072 <_free_r+0x26>
 800e0b0:	681c      	ldr	r4, [r3, #0]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	6053      	str	r3, [r2, #4]
 800e0b6:	4421      	add	r1, r4
 800e0b8:	6011      	str	r1, [r2, #0]
 800e0ba:	e7da      	b.n	800e072 <_free_r+0x26>
 800e0bc:	d902      	bls.n	800e0c4 <_free_r+0x78>
 800e0be:	230c      	movs	r3, #12
 800e0c0:	6003      	str	r3, [r0, #0]
 800e0c2:	e7d6      	b.n	800e072 <_free_r+0x26>
 800e0c4:	6825      	ldr	r5, [r4, #0]
 800e0c6:	1961      	adds	r1, r4, r5
 800e0c8:	428b      	cmp	r3, r1
 800e0ca:	bf04      	itt	eq
 800e0cc:	6819      	ldreq	r1, [r3, #0]
 800e0ce:	685b      	ldreq	r3, [r3, #4]
 800e0d0:	6063      	str	r3, [r4, #4]
 800e0d2:	bf04      	itt	eq
 800e0d4:	1949      	addeq	r1, r1, r5
 800e0d6:	6021      	streq	r1, [r4, #0]
 800e0d8:	6054      	str	r4, [r2, #4]
 800e0da:	e7ca      	b.n	800e072 <_free_r+0x26>
 800e0dc:	b003      	add	sp, #12
 800e0de:	bd30      	pop	{r4, r5, pc}
 800e0e0:	20000768 	.word	0x20000768

0800e0e4 <sbrk_aligned>:
 800e0e4:	b570      	push	{r4, r5, r6, lr}
 800e0e6:	4e0e      	ldr	r6, [pc, #56]	; (800e120 <sbrk_aligned+0x3c>)
 800e0e8:	460c      	mov	r4, r1
 800e0ea:	6831      	ldr	r1, [r6, #0]
 800e0ec:	4605      	mov	r5, r0
 800e0ee:	b911      	cbnz	r1, 800e0f6 <sbrk_aligned+0x12>
 800e0f0:	f000 f9e8 	bl	800e4c4 <_sbrk_r>
 800e0f4:	6030      	str	r0, [r6, #0]
 800e0f6:	4621      	mov	r1, r4
 800e0f8:	4628      	mov	r0, r5
 800e0fa:	f000 f9e3 	bl	800e4c4 <_sbrk_r>
 800e0fe:	1c43      	adds	r3, r0, #1
 800e100:	d00a      	beq.n	800e118 <sbrk_aligned+0x34>
 800e102:	1cc4      	adds	r4, r0, #3
 800e104:	f024 0403 	bic.w	r4, r4, #3
 800e108:	42a0      	cmp	r0, r4
 800e10a:	d007      	beq.n	800e11c <sbrk_aligned+0x38>
 800e10c:	1a21      	subs	r1, r4, r0
 800e10e:	4628      	mov	r0, r5
 800e110:	f000 f9d8 	bl	800e4c4 <_sbrk_r>
 800e114:	3001      	adds	r0, #1
 800e116:	d101      	bne.n	800e11c <sbrk_aligned+0x38>
 800e118:	f04f 34ff 	mov.w	r4, #4294967295
 800e11c:	4620      	mov	r0, r4
 800e11e:	bd70      	pop	{r4, r5, r6, pc}
 800e120:	2000076c 	.word	0x2000076c

0800e124 <_malloc_r>:
 800e124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e128:	1ccd      	adds	r5, r1, #3
 800e12a:	f025 0503 	bic.w	r5, r5, #3
 800e12e:	3508      	adds	r5, #8
 800e130:	2d0c      	cmp	r5, #12
 800e132:	bf38      	it	cc
 800e134:	250c      	movcc	r5, #12
 800e136:	2d00      	cmp	r5, #0
 800e138:	4607      	mov	r7, r0
 800e13a:	db01      	blt.n	800e140 <_malloc_r+0x1c>
 800e13c:	42a9      	cmp	r1, r5
 800e13e:	d905      	bls.n	800e14c <_malloc_r+0x28>
 800e140:	230c      	movs	r3, #12
 800e142:	603b      	str	r3, [r7, #0]
 800e144:	2600      	movs	r6, #0
 800e146:	4630      	mov	r0, r6
 800e148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e14c:	4e2e      	ldr	r6, [pc, #184]	; (800e208 <_malloc_r+0xe4>)
 800e14e:	f000 fa25 	bl	800e59c <__malloc_lock>
 800e152:	6833      	ldr	r3, [r6, #0]
 800e154:	461c      	mov	r4, r3
 800e156:	bb34      	cbnz	r4, 800e1a6 <_malloc_r+0x82>
 800e158:	4629      	mov	r1, r5
 800e15a:	4638      	mov	r0, r7
 800e15c:	f7ff ffc2 	bl	800e0e4 <sbrk_aligned>
 800e160:	1c43      	adds	r3, r0, #1
 800e162:	4604      	mov	r4, r0
 800e164:	d14d      	bne.n	800e202 <_malloc_r+0xde>
 800e166:	6834      	ldr	r4, [r6, #0]
 800e168:	4626      	mov	r6, r4
 800e16a:	2e00      	cmp	r6, #0
 800e16c:	d140      	bne.n	800e1f0 <_malloc_r+0xcc>
 800e16e:	6823      	ldr	r3, [r4, #0]
 800e170:	4631      	mov	r1, r6
 800e172:	4638      	mov	r0, r7
 800e174:	eb04 0803 	add.w	r8, r4, r3
 800e178:	f000 f9a4 	bl	800e4c4 <_sbrk_r>
 800e17c:	4580      	cmp	r8, r0
 800e17e:	d13a      	bne.n	800e1f6 <_malloc_r+0xd2>
 800e180:	6821      	ldr	r1, [r4, #0]
 800e182:	3503      	adds	r5, #3
 800e184:	1a6d      	subs	r5, r5, r1
 800e186:	f025 0503 	bic.w	r5, r5, #3
 800e18a:	3508      	adds	r5, #8
 800e18c:	2d0c      	cmp	r5, #12
 800e18e:	bf38      	it	cc
 800e190:	250c      	movcc	r5, #12
 800e192:	4629      	mov	r1, r5
 800e194:	4638      	mov	r0, r7
 800e196:	f7ff ffa5 	bl	800e0e4 <sbrk_aligned>
 800e19a:	3001      	adds	r0, #1
 800e19c:	d02b      	beq.n	800e1f6 <_malloc_r+0xd2>
 800e19e:	6823      	ldr	r3, [r4, #0]
 800e1a0:	442b      	add	r3, r5
 800e1a2:	6023      	str	r3, [r4, #0]
 800e1a4:	e00e      	b.n	800e1c4 <_malloc_r+0xa0>
 800e1a6:	6822      	ldr	r2, [r4, #0]
 800e1a8:	1b52      	subs	r2, r2, r5
 800e1aa:	d41e      	bmi.n	800e1ea <_malloc_r+0xc6>
 800e1ac:	2a0b      	cmp	r2, #11
 800e1ae:	d916      	bls.n	800e1de <_malloc_r+0xba>
 800e1b0:	1961      	adds	r1, r4, r5
 800e1b2:	42a3      	cmp	r3, r4
 800e1b4:	6025      	str	r5, [r4, #0]
 800e1b6:	bf18      	it	ne
 800e1b8:	6059      	strne	r1, [r3, #4]
 800e1ba:	6863      	ldr	r3, [r4, #4]
 800e1bc:	bf08      	it	eq
 800e1be:	6031      	streq	r1, [r6, #0]
 800e1c0:	5162      	str	r2, [r4, r5]
 800e1c2:	604b      	str	r3, [r1, #4]
 800e1c4:	4638      	mov	r0, r7
 800e1c6:	f104 060b 	add.w	r6, r4, #11
 800e1ca:	f000 f9ed 	bl	800e5a8 <__malloc_unlock>
 800e1ce:	f026 0607 	bic.w	r6, r6, #7
 800e1d2:	1d23      	adds	r3, r4, #4
 800e1d4:	1af2      	subs	r2, r6, r3
 800e1d6:	d0b6      	beq.n	800e146 <_malloc_r+0x22>
 800e1d8:	1b9b      	subs	r3, r3, r6
 800e1da:	50a3      	str	r3, [r4, r2]
 800e1dc:	e7b3      	b.n	800e146 <_malloc_r+0x22>
 800e1de:	6862      	ldr	r2, [r4, #4]
 800e1e0:	42a3      	cmp	r3, r4
 800e1e2:	bf0c      	ite	eq
 800e1e4:	6032      	streq	r2, [r6, #0]
 800e1e6:	605a      	strne	r2, [r3, #4]
 800e1e8:	e7ec      	b.n	800e1c4 <_malloc_r+0xa0>
 800e1ea:	4623      	mov	r3, r4
 800e1ec:	6864      	ldr	r4, [r4, #4]
 800e1ee:	e7b2      	b.n	800e156 <_malloc_r+0x32>
 800e1f0:	4634      	mov	r4, r6
 800e1f2:	6876      	ldr	r6, [r6, #4]
 800e1f4:	e7b9      	b.n	800e16a <_malloc_r+0x46>
 800e1f6:	230c      	movs	r3, #12
 800e1f8:	603b      	str	r3, [r7, #0]
 800e1fa:	4638      	mov	r0, r7
 800e1fc:	f000 f9d4 	bl	800e5a8 <__malloc_unlock>
 800e200:	e7a1      	b.n	800e146 <_malloc_r+0x22>
 800e202:	6025      	str	r5, [r4, #0]
 800e204:	e7de      	b.n	800e1c4 <_malloc_r+0xa0>
 800e206:	bf00      	nop
 800e208:	20000768 	.word	0x20000768

0800e20c <__ssputs_r>:
 800e20c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e210:	688e      	ldr	r6, [r1, #8]
 800e212:	429e      	cmp	r6, r3
 800e214:	4682      	mov	sl, r0
 800e216:	460c      	mov	r4, r1
 800e218:	4690      	mov	r8, r2
 800e21a:	461f      	mov	r7, r3
 800e21c:	d838      	bhi.n	800e290 <__ssputs_r+0x84>
 800e21e:	898a      	ldrh	r2, [r1, #12]
 800e220:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e224:	d032      	beq.n	800e28c <__ssputs_r+0x80>
 800e226:	6825      	ldr	r5, [r4, #0]
 800e228:	6909      	ldr	r1, [r1, #16]
 800e22a:	eba5 0901 	sub.w	r9, r5, r1
 800e22e:	6965      	ldr	r5, [r4, #20]
 800e230:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e234:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e238:	3301      	adds	r3, #1
 800e23a:	444b      	add	r3, r9
 800e23c:	106d      	asrs	r5, r5, #1
 800e23e:	429d      	cmp	r5, r3
 800e240:	bf38      	it	cc
 800e242:	461d      	movcc	r5, r3
 800e244:	0553      	lsls	r3, r2, #21
 800e246:	d531      	bpl.n	800e2ac <__ssputs_r+0xa0>
 800e248:	4629      	mov	r1, r5
 800e24a:	f7ff ff6b 	bl	800e124 <_malloc_r>
 800e24e:	4606      	mov	r6, r0
 800e250:	b950      	cbnz	r0, 800e268 <__ssputs_r+0x5c>
 800e252:	230c      	movs	r3, #12
 800e254:	f8ca 3000 	str.w	r3, [sl]
 800e258:	89a3      	ldrh	r3, [r4, #12]
 800e25a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e25e:	81a3      	strh	r3, [r4, #12]
 800e260:	f04f 30ff 	mov.w	r0, #4294967295
 800e264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e268:	6921      	ldr	r1, [r4, #16]
 800e26a:	464a      	mov	r2, r9
 800e26c:	f7ff fb46 	bl	800d8fc <memcpy>
 800e270:	89a3      	ldrh	r3, [r4, #12]
 800e272:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e27a:	81a3      	strh	r3, [r4, #12]
 800e27c:	6126      	str	r6, [r4, #16]
 800e27e:	6165      	str	r5, [r4, #20]
 800e280:	444e      	add	r6, r9
 800e282:	eba5 0509 	sub.w	r5, r5, r9
 800e286:	6026      	str	r6, [r4, #0]
 800e288:	60a5      	str	r5, [r4, #8]
 800e28a:	463e      	mov	r6, r7
 800e28c:	42be      	cmp	r6, r7
 800e28e:	d900      	bls.n	800e292 <__ssputs_r+0x86>
 800e290:	463e      	mov	r6, r7
 800e292:	6820      	ldr	r0, [r4, #0]
 800e294:	4632      	mov	r2, r6
 800e296:	4641      	mov	r1, r8
 800e298:	f000 f966 	bl	800e568 <memmove>
 800e29c:	68a3      	ldr	r3, [r4, #8]
 800e29e:	1b9b      	subs	r3, r3, r6
 800e2a0:	60a3      	str	r3, [r4, #8]
 800e2a2:	6823      	ldr	r3, [r4, #0]
 800e2a4:	4433      	add	r3, r6
 800e2a6:	6023      	str	r3, [r4, #0]
 800e2a8:	2000      	movs	r0, #0
 800e2aa:	e7db      	b.n	800e264 <__ssputs_r+0x58>
 800e2ac:	462a      	mov	r2, r5
 800e2ae:	f000 f981 	bl	800e5b4 <_realloc_r>
 800e2b2:	4606      	mov	r6, r0
 800e2b4:	2800      	cmp	r0, #0
 800e2b6:	d1e1      	bne.n	800e27c <__ssputs_r+0x70>
 800e2b8:	6921      	ldr	r1, [r4, #16]
 800e2ba:	4650      	mov	r0, sl
 800e2bc:	f7ff fec6 	bl	800e04c <_free_r>
 800e2c0:	e7c7      	b.n	800e252 <__ssputs_r+0x46>
	...

0800e2c4 <_svfiprintf_r>:
 800e2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c8:	4698      	mov	r8, r3
 800e2ca:	898b      	ldrh	r3, [r1, #12]
 800e2cc:	061b      	lsls	r3, r3, #24
 800e2ce:	b09d      	sub	sp, #116	; 0x74
 800e2d0:	4607      	mov	r7, r0
 800e2d2:	460d      	mov	r5, r1
 800e2d4:	4614      	mov	r4, r2
 800e2d6:	d50e      	bpl.n	800e2f6 <_svfiprintf_r+0x32>
 800e2d8:	690b      	ldr	r3, [r1, #16]
 800e2da:	b963      	cbnz	r3, 800e2f6 <_svfiprintf_r+0x32>
 800e2dc:	2140      	movs	r1, #64	; 0x40
 800e2de:	f7ff ff21 	bl	800e124 <_malloc_r>
 800e2e2:	6028      	str	r0, [r5, #0]
 800e2e4:	6128      	str	r0, [r5, #16]
 800e2e6:	b920      	cbnz	r0, 800e2f2 <_svfiprintf_r+0x2e>
 800e2e8:	230c      	movs	r3, #12
 800e2ea:	603b      	str	r3, [r7, #0]
 800e2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e2f0:	e0d1      	b.n	800e496 <_svfiprintf_r+0x1d2>
 800e2f2:	2340      	movs	r3, #64	; 0x40
 800e2f4:	616b      	str	r3, [r5, #20]
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	9309      	str	r3, [sp, #36]	; 0x24
 800e2fa:	2320      	movs	r3, #32
 800e2fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e300:	f8cd 800c 	str.w	r8, [sp, #12]
 800e304:	2330      	movs	r3, #48	; 0x30
 800e306:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e4b0 <_svfiprintf_r+0x1ec>
 800e30a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e30e:	f04f 0901 	mov.w	r9, #1
 800e312:	4623      	mov	r3, r4
 800e314:	469a      	mov	sl, r3
 800e316:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e31a:	b10a      	cbz	r2, 800e320 <_svfiprintf_r+0x5c>
 800e31c:	2a25      	cmp	r2, #37	; 0x25
 800e31e:	d1f9      	bne.n	800e314 <_svfiprintf_r+0x50>
 800e320:	ebba 0b04 	subs.w	fp, sl, r4
 800e324:	d00b      	beq.n	800e33e <_svfiprintf_r+0x7a>
 800e326:	465b      	mov	r3, fp
 800e328:	4622      	mov	r2, r4
 800e32a:	4629      	mov	r1, r5
 800e32c:	4638      	mov	r0, r7
 800e32e:	f7ff ff6d 	bl	800e20c <__ssputs_r>
 800e332:	3001      	adds	r0, #1
 800e334:	f000 80aa 	beq.w	800e48c <_svfiprintf_r+0x1c8>
 800e338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e33a:	445a      	add	r2, fp
 800e33c:	9209      	str	r2, [sp, #36]	; 0x24
 800e33e:	f89a 3000 	ldrb.w	r3, [sl]
 800e342:	2b00      	cmp	r3, #0
 800e344:	f000 80a2 	beq.w	800e48c <_svfiprintf_r+0x1c8>
 800e348:	2300      	movs	r3, #0
 800e34a:	f04f 32ff 	mov.w	r2, #4294967295
 800e34e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e352:	f10a 0a01 	add.w	sl, sl, #1
 800e356:	9304      	str	r3, [sp, #16]
 800e358:	9307      	str	r3, [sp, #28]
 800e35a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e35e:	931a      	str	r3, [sp, #104]	; 0x68
 800e360:	4654      	mov	r4, sl
 800e362:	2205      	movs	r2, #5
 800e364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e368:	4851      	ldr	r0, [pc, #324]	; (800e4b0 <_svfiprintf_r+0x1ec>)
 800e36a:	f7f1 ff61 	bl	8000230 <memchr>
 800e36e:	9a04      	ldr	r2, [sp, #16]
 800e370:	b9d8      	cbnz	r0, 800e3aa <_svfiprintf_r+0xe6>
 800e372:	06d0      	lsls	r0, r2, #27
 800e374:	bf44      	itt	mi
 800e376:	2320      	movmi	r3, #32
 800e378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e37c:	0711      	lsls	r1, r2, #28
 800e37e:	bf44      	itt	mi
 800e380:	232b      	movmi	r3, #43	; 0x2b
 800e382:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e386:	f89a 3000 	ldrb.w	r3, [sl]
 800e38a:	2b2a      	cmp	r3, #42	; 0x2a
 800e38c:	d015      	beq.n	800e3ba <_svfiprintf_r+0xf6>
 800e38e:	9a07      	ldr	r2, [sp, #28]
 800e390:	4654      	mov	r4, sl
 800e392:	2000      	movs	r0, #0
 800e394:	f04f 0c0a 	mov.w	ip, #10
 800e398:	4621      	mov	r1, r4
 800e39a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e39e:	3b30      	subs	r3, #48	; 0x30
 800e3a0:	2b09      	cmp	r3, #9
 800e3a2:	d94e      	bls.n	800e442 <_svfiprintf_r+0x17e>
 800e3a4:	b1b0      	cbz	r0, 800e3d4 <_svfiprintf_r+0x110>
 800e3a6:	9207      	str	r2, [sp, #28]
 800e3a8:	e014      	b.n	800e3d4 <_svfiprintf_r+0x110>
 800e3aa:	eba0 0308 	sub.w	r3, r0, r8
 800e3ae:	fa09 f303 	lsl.w	r3, r9, r3
 800e3b2:	4313      	orrs	r3, r2
 800e3b4:	9304      	str	r3, [sp, #16]
 800e3b6:	46a2      	mov	sl, r4
 800e3b8:	e7d2      	b.n	800e360 <_svfiprintf_r+0x9c>
 800e3ba:	9b03      	ldr	r3, [sp, #12]
 800e3bc:	1d19      	adds	r1, r3, #4
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	9103      	str	r1, [sp, #12]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	bfbb      	ittet	lt
 800e3c6:	425b      	neglt	r3, r3
 800e3c8:	f042 0202 	orrlt.w	r2, r2, #2
 800e3cc:	9307      	strge	r3, [sp, #28]
 800e3ce:	9307      	strlt	r3, [sp, #28]
 800e3d0:	bfb8      	it	lt
 800e3d2:	9204      	strlt	r2, [sp, #16]
 800e3d4:	7823      	ldrb	r3, [r4, #0]
 800e3d6:	2b2e      	cmp	r3, #46	; 0x2e
 800e3d8:	d10c      	bne.n	800e3f4 <_svfiprintf_r+0x130>
 800e3da:	7863      	ldrb	r3, [r4, #1]
 800e3dc:	2b2a      	cmp	r3, #42	; 0x2a
 800e3de:	d135      	bne.n	800e44c <_svfiprintf_r+0x188>
 800e3e0:	9b03      	ldr	r3, [sp, #12]
 800e3e2:	1d1a      	adds	r2, r3, #4
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	9203      	str	r2, [sp, #12]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	bfb8      	it	lt
 800e3ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3f0:	3402      	adds	r4, #2
 800e3f2:	9305      	str	r3, [sp, #20]
 800e3f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e4c0 <_svfiprintf_r+0x1fc>
 800e3f8:	7821      	ldrb	r1, [r4, #0]
 800e3fa:	2203      	movs	r2, #3
 800e3fc:	4650      	mov	r0, sl
 800e3fe:	f7f1 ff17 	bl	8000230 <memchr>
 800e402:	b140      	cbz	r0, 800e416 <_svfiprintf_r+0x152>
 800e404:	2340      	movs	r3, #64	; 0x40
 800e406:	eba0 000a 	sub.w	r0, r0, sl
 800e40a:	fa03 f000 	lsl.w	r0, r3, r0
 800e40e:	9b04      	ldr	r3, [sp, #16]
 800e410:	4303      	orrs	r3, r0
 800e412:	3401      	adds	r4, #1
 800e414:	9304      	str	r3, [sp, #16]
 800e416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e41a:	4826      	ldr	r0, [pc, #152]	; (800e4b4 <_svfiprintf_r+0x1f0>)
 800e41c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e420:	2206      	movs	r2, #6
 800e422:	f7f1 ff05 	bl	8000230 <memchr>
 800e426:	2800      	cmp	r0, #0
 800e428:	d038      	beq.n	800e49c <_svfiprintf_r+0x1d8>
 800e42a:	4b23      	ldr	r3, [pc, #140]	; (800e4b8 <_svfiprintf_r+0x1f4>)
 800e42c:	bb1b      	cbnz	r3, 800e476 <_svfiprintf_r+0x1b2>
 800e42e:	9b03      	ldr	r3, [sp, #12]
 800e430:	3307      	adds	r3, #7
 800e432:	f023 0307 	bic.w	r3, r3, #7
 800e436:	3308      	adds	r3, #8
 800e438:	9303      	str	r3, [sp, #12]
 800e43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e43c:	4433      	add	r3, r6
 800e43e:	9309      	str	r3, [sp, #36]	; 0x24
 800e440:	e767      	b.n	800e312 <_svfiprintf_r+0x4e>
 800e442:	fb0c 3202 	mla	r2, ip, r2, r3
 800e446:	460c      	mov	r4, r1
 800e448:	2001      	movs	r0, #1
 800e44a:	e7a5      	b.n	800e398 <_svfiprintf_r+0xd4>
 800e44c:	2300      	movs	r3, #0
 800e44e:	3401      	adds	r4, #1
 800e450:	9305      	str	r3, [sp, #20]
 800e452:	4619      	mov	r1, r3
 800e454:	f04f 0c0a 	mov.w	ip, #10
 800e458:	4620      	mov	r0, r4
 800e45a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e45e:	3a30      	subs	r2, #48	; 0x30
 800e460:	2a09      	cmp	r2, #9
 800e462:	d903      	bls.n	800e46c <_svfiprintf_r+0x1a8>
 800e464:	2b00      	cmp	r3, #0
 800e466:	d0c5      	beq.n	800e3f4 <_svfiprintf_r+0x130>
 800e468:	9105      	str	r1, [sp, #20]
 800e46a:	e7c3      	b.n	800e3f4 <_svfiprintf_r+0x130>
 800e46c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e470:	4604      	mov	r4, r0
 800e472:	2301      	movs	r3, #1
 800e474:	e7f0      	b.n	800e458 <_svfiprintf_r+0x194>
 800e476:	ab03      	add	r3, sp, #12
 800e478:	9300      	str	r3, [sp, #0]
 800e47a:	462a      	mov	r2, r5
 800e47c:	4b0f      	ldr	r3, [pc, #60]	; (800e4bc <_svfiprintf_r+0x1f8>)
 800e47e:	a904      	add	r1, sp, #16
 800e480:	4638      	mov	r0, r7
 800e482:	f7fd ffcb 	bl	800c41c <_printf_float>
 800e486:	1c42      	adds	r2, r0, #1
 800e488:	4606      	mov	r6, r0
 800e48a:	d1d6      	bne.n	800e43a <_svfiprintf_r+0x176>
 800e48c:	89ab      	ldrh	r3, [r5, #12]
 800e48e:	065b      	lsls	r3, r3, #25
 800e490:	f53f af2c 	bmi.w	800e2ec <_svfiprintf_r+0x28>
 800e494:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e496:	b01d      	add	sp, #116	; 0x74
 800e498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e49c:	ab03      	add	r3, sp, #12
 800e49e:	9300      	str	r3, [sp, #0]
 800e4a0:	462a      	mov	r2, r5
 800e4a2:	4b06      	ldr	r3, [pc, #24]	; (800e4bc <_svfiprintf_r+0x1f8>)
 800e4a4:	a904      	add	r1, sp, #16
 800e4a6:	4638      	mov	r0, r7
 800e4a8:	f7fe fa5c 	bl	800c964 <_printf_i>
 800e4ac:	e7eb      	b.n	800e486 <_svfiprintf_r+0x1c2>
 800e4ae:	bf00      	nop
 800e4b0:	0801016c 	.word	0x0801016c
 800e4b4:	08010176 	.word	0x08010176
 800e4b8:	0800c41d 	.word	0x0800c41d
 800e4bc:	0800e20d 	.word	0x0800e20d
 800e4c0:	08010172 	.word	0x08010172

0800e4c4 <_sbrk_r>:
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	4d06      	ldr	r5, [pc, #24]	; (800e4e0 <_sbrk_r+0x1c>)
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	4604      	mov	r4, r0
 800e4cc:	4608      	mov	r0, r1
 800e4ce:	602b      	str	r3, [r5, #0]
 800e4d0:	f7f6 fdf4 	bl	80050bc <_sbrk>
 800e4d4:	1c43      	adds	r3, r0, #1
 800e4d6:	d102      	bne.n	800e4de <_sbrk_r+0x1a>
 800e4d8:	682b      	ldr	r3, [r5, #0]
 800e4da:	b103      	cbz	r3, 800e4de <_sbrk_r+0x1a>
 800e4dc:	6023      	str	r3, [r4, #0]
 800e4de:	bd38      	pop	{r3, r4, r5, pc}
 800e4e0:	20000770 	.word	0x20000770

0800e4e4 <__assert_func>:
 800e4e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e4e6:	4614      	mov	r4, r2
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	4b09      	ldr	r3, [pc, #36]	; (800e510 <__assert_func+0x2c>)
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	68d8      	ldr	r0, [r3, #12]
 800e4f2:	b14c      	cbz	r4, 800e508 <__assert_func+0x24>
 800e4f4:	4b07      	ldr	r3, [pc, #28]	; (800e514 <__assert_func+0x30>)
 800e4f6:	9100      	str	r1, [sp, #0]
 800e4f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e4fc:	4906      	ldr	r1, [pc, #24]	; (800e518 <__assert_func+0x34>)
 800e4fe:	462b      	mov	r3, r5
 800e500:	f000 f80e 	bl	800e520 <fiprintf>
 800e504:	f000 faac 	bl	800ea60 <abort>
 800e508:	4b04      	ldr	r3, [pc, #16]	; (800e51c <__assert_func+0x38>)
 800e50a:	461c      	mov	r4, r3
 800e50c:	e7f3      	b.n	800e4f6 <__assert_func+0x12>
 800e50e:	bf00      	nop
 800e510:	2000002c 	.word	0x2000002c
 800e514:	0801017d 	.word	0x0801017d
 800e518:	0801018a 	.word	0x0801018a
 800e51c:	080101b8 	.word	0x080101b8

0800e520 <fiprintf>:
 800e520:	b40e      	push	{r1, r2, r3}
 800e522:	b503      	push	{r0, r1, lr}
 800e524:	4601      	mov	r1, r0
 800e526:	ab03      	add	r3, sp, #12
 800e528:	4805      	ldr	r0, [pc, #20]	; (800e540 <fiprintf+0x20>)
 800e52a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e52e:	6800      	ldr	r0, [r0, #0]
 800e530:	9301      	str	r3, [sp, #4]
 800e532:	f000 f897 	bl	800e664 <_vfiprintf_r>
 800e536:	b002      	add	sp, #8
 800e538:	f85d eb04 	ldr.w	lr, [sp], #4
 800e53c:	b003      	add	sp, #12
 800e53e:	4770      	bx	lr
 800e540:	2000002c 	.word	0x2000002c

0800e544 <__ascii_mbtowc>:
 800e544:	b082      	sub	sp, #8
 800e546:	b901      	cbnz	r1, 800e54a <__ascii_mbtowc+0x6>
 800e548:	a901      	add	r1, sp, #4
 800e54a:	b142      	cbz	r2, 800e55e <__ascii_mbtowc+0x1a>
 800e54c:	b14b      	cbz	r3, 800e562 <__ascii_mbtowc+0x1e>
 800e54e:	7813      	ldrb	r3, [r2, #0]
 800e550:	600b      	str	r3, [r1, #0]
 800e552:	7812      	ldrb	r2, [r2, #0]
 800e554:	1e10      	subs	r0, r2, #0
 800e556:	bf18      	it	ne
 800e558:	2001      	movne	r0, #1
 800e55a:	b002      	add	sp, #8
 800e55c:	4770      	bx	lr
 800e55e:	4610      	mov	r0, r2
 800e560:	e7fb      	b.n	800e55a <__ascii_mbtowc+0x16>
 800e562:	f06f 0001 	mvn.w	r0, #1
 800e566:	e7f8      	b.n	800e55a <__ascii_mbtowc+0x16>

0800e568 <memmove>:
 800e568:	4288      	cmp	r0, r1
 800e56a:	b510      	push	{r4, lr}
 800e56c:	eb01 0402 	add.w	r4, r1, r2
 800e570:	d902      	bls.n	800e578 <memmove+0x10>
 800e572:	4284      	cmp	r4, r0
 800e574:	4623      	mov	r3, r4
 800e576:	d807      	bhi.n	800e588 <memmove+0x20>
 800e578:	1e43      	subs	r3, r0, #1
 800e57a:	42a1      	cmp	r1, r4
 800e57c:	d008      	beq.n	800e590 <memmove+0x28>
 800e57e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e582:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e586:	e7f8      	b.n	800e57a <memmove+0x12>
 800e588:	4402      	add	r2, r0
 800e58a:	4601      	mov	r1, r0
 800e58c:	428a      	cmp	r2, r1
 800e58e:	d100      	bne.n	800e592 <memmove+0x2a>
 800e590:	bd10      	pop	{r4, pc}
 800e592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e59a:	e7f7      	b.n	800e58c <memmove+0x24>

0800e59c <__malloc_lock>:
 800e59c:	4801      	ldr	r0, [pc, #4]	; (800e5a4 <__malloc_lock+0x8>)
 800e59e:	f000 bc1f 	b.w	800ede0 <__retarget_lock_acquire_recursive>
 800e5a2:	bf00      	nop
 800e5a4:	20000774 	.word	0x20000774

0800e5a8 <__malloc_unlock>:
 800e5a8:	4801      	ldr	r0, [pc, #4]	; (800e5b0 <__malloc_unlock+0x8>)
 800e5aa:	f000 bc1a 	b.w	800ede2 <__retarget_lock_release_recursive>
 800e5ae:	bf00      	nop
 800e5b0:	20000774 	.word	0x20000774

0800e5b4 <_realloc_r>:
 800e5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5b8:	4680      	mov	r8, r0
 800e5ba:	4614      	mov	r4, r2
 800e5bc:	460e      	mov	r6, r1
 800e5be:	b921      	cbnz	r1, 800e5ca <_realloc_r+0x16>
 800e5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e5c4:	4611      	mov	r1, r2
 800e5c6:	f7ff bdad 	b.w	800e124 <_malloc_r>
 800e5ca:	b92a      	cbnz	r2, 800e5d8 <_realloc_r+0x24>
 800e5cc:	f7ff fd3e 	bl	800e04c <_free_r>
 800e5d0:	4625      	mov	r5, r4
 800e5d2:	4628      	mov	r0, r5
 800e5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5d8:	f000 fc6a 	bl	800eeb0 <_malloc_usable_size_r>
 800e5dc:	4284      	cmp	r4, r0
 800e5de:	4607      	mov	r7, r0
 800e5e0:	d802      	bhi.n	800e5e8 <_realloc_r+0x34>
 800e5e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e5e6:	d812      	bhi.n	800e60e <_realloc_r+0x5a>
 800e5e8:	4621      	mov	r1, r4
 800e5ea:	4640      	mov	r0, r8
 800e5ec:	f7ff fd9a 	bl	800e124 <_malloc_r>
 800e5f0:	4605      	mov	r5, r0
 800e5f2:	2800      	cmp	r0, #0
 800e5f4:	d0ed      	beq.n	800e5d2 <_realloc_r+0x1e>
 800e5f6:	42bc      	cmp	r4, r7
 800e5f8:	4622      	mov	r2, r4
 800e5fa:	4631      	mov	r1, r6
 800e5fc:	bf28      	it	cs
 800e5fe:	463a      	movcs	r2, r7
 800e600:	f7ff f97c 	bl	800d8fc <memcpy>
 800e604:	4631      	mov	r1, r6
 800e606:	4640      	mov	r0, r8
 800e608:	f7ff fd20 	bl	800e04c <_free_r>
 800e60c:	e7e1      	b.n	800e5d2 <_realloc_r+0x1e>
 800e60e:	4635      	mov	r5, r6
 800e610:	e7df      	b.n	800e5d2 <_realloc_r+0x1e>

0800e612 <__sfputc_r>:
 800e612:	6893      	ldr	r3, [r2, #8]
 800e614:	3b01      	subs	r3, #1
 800e616:	2b00      	cmp	r3, #0
 800e618:	b410      	push	{r4}
 800e61a:	6093      	str	r3, [r2, #8]
 800e61c:	da08      	bge.n	800e630 <__sfputc_r+0x1e>
 800e61e:	6994      	ldr	r4, [r2, #24]
 800e620:	42a3      	cmp	r3, r4
 800e622:	db01      	blt.n	800e628 <__sfputc_r+0x16>
 800e624:	290a      	cmp	r1, #10
 800e626:	d103      	bne.n	800e630 <__sfputc_r+0x1e>
 800e628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e62c:	f000 b94a 	b.w	800e8c4 <__swbuf_r>
 800e630:	6813      	ldr	r3, [r2, #0]
 800e632:	1c58      	adds	r0, r3, #1
 800e634:	6010      	str	r0, [r2, #0]
 800e636:	7019      	strb	r1, [r3, #0]
 800e638:	4608      	mov	r0, r1
 800e63a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e63e:	4770      	bx	lr

0800e640 <__sfputs_r>:
 800e640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e642:	4606      	mov	r6, r0
 800e644:	460f      	mov	r7, r1
 800e646:	4614      	mov	r4, r2
 800e648:	18d5      	adds	r5, r2, r3
 800e64a:	42ac      	cmp	r4, r5
 800e64c:	d101      	bne.n	800e652 <__sfputs_r+0x12>
 800e64e:	2000      	movs	r0, #0
 800e650:	e007      	b.n	800e662 <__sfputs_r+0x22>
 800e652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e656:	463a      	mov	r2, r7
 800e658:	4630      	mov	r0, r6
 800e65a:	f7ff ffda 	bl	800e612 <__sfputc_r>
 800e65e:	1c43      	adds	r3, r0, #1
 800e660:	d1f3      	bne.n	800e64a <__sfputs_r+0xa>
 800e662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e664 <_vfiprintf_r>:
 800e664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e668:	460d      	mov	r5, r1
 800e66a:	b09d      	sub	sp, #116	; 0x74
 800e66c:	4614      	mov	r4, r2
 800e66e:	4698      	mov	r8, r3
 800e670:	4606      	mov	r6, r0
 800e672:	b118      	cbz	r0, 800e67c <_vfiprintf_r+0x18>
 800e674:	6983      	ldr	r3, [r0, #24]
 800e676:	b90b      	cbnz	r3, 800e67c <_vfiprintf_r+0x18>
 800e678:	f000 fb14 	bl	800eca4 <__sinit>
 800e67c:	4b89      	ldr	r3, [pc, #548]	; (800e8a4 <_vfiprintf_r+0x240>)
 800e67e:	429d      	cmp	r5, r3
 800e680:	d11b      	bne.n	800e6ba <_vfiprintf_r+0x56>
 800e682:	6875      	ldr	r5, [r6, #4]
 800e684:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e686:	07d9      	lsls	r1, r3, #31
 800e688:	d405      	bmi.n	800e696 <_vfiprintf_r+0x32>
 800e68a:	89ab      	ldrh	r3, [r5, #12]
 800e68c:	059a      	lsls	r2, r3, #22
 800e68e:	d402      	bmi.n	800e696 <_vfiprintf_r+0x32>
 800e690:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e692:	f000 fba5 	bl	800ede0 <__retarget_lock_acquire_recursive>
 800e696:	89ab      	ldrh	r3, [r5, #12]
 800e698:	071b      	lsls	r3, r3, #28
 800e69a:	d501      	bpl.n	800e6a0 <_vfiprintf_r+0x3c>
 800e69c:	692b      	ldr	r3, [r5, #16]
 800e69e:	b9eb      	cbnz	r3, 800e6dc <_vfiprintf_r+0x78>
 800e6a0:	4629      	mov	r1, r5
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f000 f96e 	bl	800e984 <__swsetup_r>
 800e6a8:	b1c0      	cbz	r0, 800e6dc <_vfiprintf_r+0x78>
 800e6aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6ac:	07dc      	lsls	r4, r3, #31
 800e6ae:	d50e      	bpl.n	800e6ce <_vfiprintf_r+0x6a>
 800e6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b4:	b01d      	add	sp, #116	; 0x74
 800e6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ba:	4b7b      	ldr	r3, [pc, #492]	; (800e8a8 <_vfiprintf_r+0x244>)
 800e6bc:	429d      	cmp	r5, r3
 800e6be:	d101      	bne.n	800e6c4 <_vfiprintf_r+0x60>
 800e6c0:	68b5      	ldr	r5, [r6, #8]
 800e6c2:	e7df      	b.n	800e684 <_vfiprintf_r+0x20>
 800e6c4:	4b79      	ldr	r3, [pc, #484]	; (800e8ac <_vfiprintf_r+0x248>)
 800e6c6:	429d      	cmp	r5, r3
 800e6c8:	bf08      	it	eq
 800e6ca:	68f5      	ldreq	r5, [r6, #12]
 800e6cc:	e7da      	b.n	800e684 <_vfiprintf_r+0x20>
 800e6ce:	89ab      	ldrh	r3, [r5, #12]
 800e6d0:	0598      	lsls	r0, r3, #22
 800e6d2:	d4ed      	bmi.n	800e6b0 <_vfiprintf_r+0x4c>
 800e6d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6d6:	f000 fb84 	bl	800ede2 <__retarget_lock_release_recursive>
 800e6da:	e7e9      	b.n	800e6b0 <_vfiprintf_r+0x4c>
 800e6dc:	2300      	movs	r3, #0
 800e6de:	9309      	str	r3, [sp, #36]	; 0x24
 800e6e0:	2320      	movs	r3, #32
 800e6e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e6e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6ea:	2330      	movs	r3, #48	; 0x30
 800e6ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e8b0 <_vfiprintf_r+0x24c>
 800e6f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e6f4:	f04f 0901 	mov.w	r9, #1
 800e6f8:	4623      	mov	r3, r4
 800e6fa:	469a      	mov	sl, r3
 800e6fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e700:	b10a      	cbz	r2, 800e706 <_vfiprintf_r+0xa2>
 800e702:	2a25      	cmp	r2, #37	; 0x25
 800e704:	d1f9      	bne.n	800e6fa <_vfiprintf_r+0x96>
 800e706:	ebba 0b04 	subs.w	fp, sl, r4
 800e70a:	d00b      	beq.n	800e724 <_vfiprintf_r+0xc0>
 800e70c:	465b      	mov	r3, fp
 800e70e:	4622      	mov	r2, r4
 800e710:	4629      	mov	r1, r5
 800e712:	4630      	mov	r0, r6
 800e714:	f7ff ff94 	bl	800e640 <__sfputs_r>
 800e718:	3001      	adds	r0, #1
 800e71a:	f000 80aa 	beq.w	800e872 <_vfiprintf_r+0x20e>
 800e71e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e720:	445a      	add	r2, fp
 800e722:	9209      	str	r2, [sp, #36]	; 0x24
 800e724:	f89a 3000 	ldrb.w	r3, [sl]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	f000 80a2 	beq.w	800e872 <_vfiprintf_r+0x20e>
 800e72e:	2300      	movs	r3, #0
 800e730:	f04f 32ff 	mov.w	r2, #4294967295
 800e734:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e738:	f10a 0a01 	add.w	sl, sl, #1
 800e73c:	9304      	str	r3, [sp, #16]
 800e73e:	9307      	str	r3, [sp, #28]
 800e740:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e744:	931a      	str	r3, [sp, #104]	; 0x68
 800e746:	4654      	mov	r4, sl
 800e748:	2205      	movs	r2, #5
 800e74a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e74e:	4858      	ldr	r0, [pc, #352]	; (800e8b0 <_vfiprintf_r+0x24c>)
 800e750:	f7f1 fd6e 	bl	8000230 <memchr>
 800e754:	9a04      	ldr	r2, [sp, #16]
 800e756:	b9d8      	cbnz	r0, 800e790 <_vfiprintf_r+0x12c>
 800e758:	06d1      	lsls	r1, r2, #27
 800e75a:	bf44      	itt	mi
 800e75c:	2320      	movmi	r3, #32
 800e75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e762:	0713      	lsls	r3, r2, #28
 800e764:	bf44      	itt	mi
 800e766:	232b      	movmi	r3, #43	; 0x2b
 800e768:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e76c:	f89a 3000 	ldrb.w	r3, [sl]
 800e770:	2b2a      	cmp	r3, #42	; 0x2a
 800e772:	d015      	beq.n	800e7a0 <_vfiprintf_r+0x13c>
 800e774:	9a07      	ldr	r2, [sp, #28]
 800e776:	4654      	mov	r4, sl
 800e778:	2000      	movs	r0, #0
 800e77a:	f04f 0c0a 	mov.w	ip, #10
 800e77e:	4621      	mov	r1, r4
 800e780:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e784:	3b30      	subs	r3, #48	; 0x30
 800e786:	2b09      	cmp	r3, #9
 800e788:	d94e      	bls.n	800e828 <_vfiprintf_r+0x1c4>
 800e78a:	b1b0      	cbz	r0, 800e7ba <_vfiprintf_r+0x156>
 800e78c:	9207      	str	r2, [sp, #28]
 800e78e:	e014      	b.n	800e7ba <_vfiprintf_r+0x156>
 800e790:	eba0 0308 	sub.w	r3, r0, r8
 800e794:	fa09 f303 	lsl.w	r3, r9, r3
 800e798:	4313      	orrs	r3, r2
 800e79a:	9304      	str	r3, [sp, #16]
 800e79c:	46a2      	mov	sl, r4
 800e79e:	e7d2      	b.n	800e746 <_vfiprintf_r+0xe2>
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	1d19      	adds	r1, r3, #4
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	9103      	str	r1, [sp, #12]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	bfbb      	ittet	lt
 800e7ac:	425b      	neglt	r3, r3
 800e7ae:	f042 0202 	orrlt.w	r2, r2, #2
 800e7b2:	9307      	strge	r3, [sp, #28]
 800e7b4:	9307      	strlt	r3, [sp, #28]
 800e7b6:	bfb8      	it	lt
 800e7b8:	9204      	strlt	r2, [sp, #16]
 800e7ba:	7823      	ldrb	r3, [r4, #0]
 800e7bc:	2b2e      	cmp	r3, #46	; 0x2e
 800e7be:	d10c      	bne.n	800e7da <_vfiprintf_r+0x176>
 800e7c0:	7863      	ldrb	r3, [r4, #1]
 800e7c2:	2b2a      	cmp	r3, #42	; 0x2a
 800e7c4:	d135      	bne.n	800e832 <_vfiprintf_r+0x1ce>
 800e7c6:	9b03      	ldr	r3, [sp, #12]
 800e7c8:	1d1a      	adds	r2, r3, #4
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	9203      	str	r2, [sp, #12]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	bfb8      	it	lt
 800e7d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800e7d6:	3402      	adds	r4, #2
 800e7d8:	9305      	str	r3, [sp, #20]
 800e7da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e8c0 <_vfiprintf_r+0x25c>
 800e7de:	7821      	ldrb	r1, [r4, #0]
 800e7e0:	2203      	movs	r2, #3
 800e7e2:	4650      	mov	r0, sl
 800e7e4:	f7f1 fd24 	bl	8000230 <memchr>
 800e7e8:	b140      	cbz	r0, 800e7fc <_vfiprintf_r+0x198>
 800e7ea:	2340      	movs	r3, #64	; 0x40
 800e7ec:	eba0 000a 	sub.w	r0, r0, sl
 800e7f0:	fa03 f000 	lsl.w	r0, r3, r0
 800e7f4:	9b04      	ldr	r3, [sp, #16]
 800e7f6:	4303      	orrs	r3, r0
 800e7f8:	3401      	adds	r4, #1
 800e7fa:	9304      	str	r3, [sp, #16]
 800e7fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e800:	482c      	ldr	r0, [pc, #176]	; (800e8b4 <_vfiprintf_r+0x250>)
 800e802:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e806:	2206      	movs	r2, #6
 800e808:	f7f1 fd12 	bl	8000230 <memchr>
 800e80c:	2800      	cmp	r0, #0
 800e80e:	d03f      	beq.n	800e890 <_vfiprintf_r+0x22c>
 800e810:	4b29      	ldr	r3, [pc, #164]	; (800e8b8 <_vfiprintf_r+0x254>)
 800e812:	bb1b      	cbnz	r3, 800e85c <_vfiprintf_r+0x1f8>
 800e814:	9b03      	ldr	r3, [sp, #12]
 800e816:	3307      	adds	r3, #7
 800e818:	f023 0307 	bic.w	r3, r3, #7
 800e81c:	3308      	adds	r3, #8
 800e81e:	9303      	str	r3, [sp, #12]
 800e820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e822:	443b      	add	r3, r7
 800e824:	9309      	str	r3, [sp, #36]	; 0x24
 800e826:	e767      	b.n	800e6f8 <_vfiprintf_r+0x94>
 800e828:	fb0c 3202 	mla	r2, ip, r2, r3
 800e82c:	460c      	mov	r4, r1
 800e82e:	2001      	movs	r0, #1
 800e830:	e7a5      	b.n	800e77e <_vfiprintf_r+0x11a>
 800e832:	2300      	movs	r3, #0
 800e834:	3401      	adds	r4, #1
 800e836:	9305      	str	r3, [sp, #20]
 800e838:	4619      	mov	r1, r3
 800e83a:	f04f 0c0a 	mov.w	ip, #10
 800e83e:	4620      	mov	r0, r4
 800e840:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e844:	3a30      	subs	r2, #48	; 0x30
 800e846:	2a09      	cmp	r2, #9
 800e848:	d903      	bls.n	800e852 <_vfiprintf_r+0x1ee>
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d0c5      	beq.n	800e7da <_vfiprintf_r+0x176>
 800e84e:	9105      	str	r1, [sp, #20]
 800e850:	e7c3      	b.n	800e7da <_vfiprintf_r+0x176>
 800e852:	fb0c 2101 	mla	r1, ip, r1, r2
 800e856:	4604      	mov	r4, r0
 800e858:	2301      	movs	r3, #1
 800e85a:	e7f0      	b.n	800e83e <_vfiprintf_r+0x1da>
 800e85c:	ab03      	add	r3, sp, #12
 800e85e:	9300      	str	r3, [sp, #0]
 800e860:	462a      	mov	r2, r5
 800e862:	4b16      	ldr	r3, [pc, #88]	; (800e8bc <_vfiprintf_r+0x258>)
 800e864:	a904      	add	r1, sp, #16
 800e866:	4630      	mov	r0, r6
 800e868:	f7fd fdd8 	bl	800c41c <_printf_float>
 800e86c:	4607      	mov	r7, r0
 800e86e:	1c78      	adds	r0, r7, #1
 800e870:	d1d6      	bne.n	800e820 <_vfiprintf_r+0x1bc>
 800e872:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e874:	07d9      	lsls	r1, r3, #31
 800e876:	d405      	bmi.n	800e884 <_vfiprintf_r+0x220>
 800e878:	89ab      	ldrh	r3, [r5, #12]
 800e87a:	059a      	lsls	r2, r3, #22
 800e87c:	d402      	bmi.n	800e884 <_vfiprintf_r+0x220>
 800e87e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e880:	f000 faaf 	bl	800ede2 <__retarget_lock_release_recursive>
 800e884:	89ab      	ldrh	r3, [r5, #12]
 800e886:	065b      	lsls	r3, r3, #25
 800e888:	f53f af12 	bmi.w	800e6b0 <_vfiprintf_r+0x4c>
 800e88c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e88e:	e711      	b.n	800e6b4 <_vfiprintf_r+0x50>
 800e890:	ab03      	add	r3, sp, #12
 800e892:	9300      	str	r3, [sp, #0]
 800e894:	462a      	mov	r2, r5
 800e896:	4b09      	ldr	r3, [pc, #36]	; (800e8bc <_vfiprintf_r+0x258>)
 800e898:	a904      	add	r1, sp, #16
 800e89a:	4630      	mov	r0, r6
 800e89c:	f7fe f862 	bl	800c964 <_printf_i>
 800e8a0:	e7e4      	b.n	800e86c <_vfiprintf_r+0x208>
 800e8a2:	bf00      	nop
 800e8a4:	080102e4 	.word	0x080102e4
 800e8a8:	08010304 	.word	0x08010304
 800e8ac:	080102c4 	.word	0x080102c4
 800e8b0:	0801016c 	.word	0x0801016c
 800e8b4:	08010176 	.word	0x08010176
 800e8b8:	0800c41d 	.word	0x0800c41d
 800e8bc:	0800e641 	.word	0x0800e641
 800e8c0:	08010172 	.word	0x08010172

0800e8c4 <__swbuf_r>:
 800e8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8c6:	460e      	mov	r6, r1
 800e8c8:	4614      	mov	r4, r2
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	b118      	cbz	r0, 800e8d6 <__swbuf_r+0x12>
 800e8ce:	6983      	ldr	r3, [r0, #24]
 800e8d0:	b90b      	cbnz	r3, 800e8d6 <__swbuf_r+0x12>
 800e8d2:	f000 f9e7 	bl	800eca4 <__sinit>
 800e8d6:	4b21      	ldr	r3, [pc, #132]	; (800e95c <__swbuf_r+0x98>)
 800e8d8:	429c      	cmp	r4, r3
 800e8da:	d12b      	bne.n	800e934 <__swbuf_r+0x70>
 800e8dc:	686c      	ldr	r4, [r5, #4]
 800e8de:	69a3      	ldr	r3, [r4, #24]
 800e8e0:	60a3      	str	r3, [r4, #8]
 800e8e2:	89a3      	ldrh	r3, [r4, #12]
 800e8e4:	071a      	lsls	r2, r3, #28
 800e8e6:	d52f      	bpl.n	800e948 <__swbuf_r+0x84>
 800e8e8:	6923      	ldr	r3, [r4, #16]
 800e8ea:	b36b      	cbz	r3, 800e948 <__swbuf_r+0x84>
 800e8ec:	6923      	ldr	r3, [r4, #16]
 800e8ee:	6820      	ldr	r0, [r4, #0]
 800e8f0:	1ac0      	subs	r0, r0, r3
 800e8f2:	6963      	ldr	r3, [r4, #20]
 800e8f4:	b2f6      	uxtb	r6, r6
 800e8f6:	4283      	cmp	r3, r0
 800e8f8:	4637      	mov	r7, r6
 800e8fa:	dc04      	bgt.n	800e906 <__swbuf_r+0x42>
 800e8fc:	4621      	mov	r1, r4
 800e8fe:	4628      	mov	r0, r5
 800e900:	f000 f93c 	bl	800eb7c <_fflush_r>
 800e904:	bb30      	cbnz	r0, 800e954 <__swbuf_r+0x90>
 800e906:	68a3      	ldr	r3, [r4, #8]
 800e908:	3b01      	subs	r3, #1
 800e90a:	60a3      	str	r3, [r4, #8]
 800e90c:	6823      	ldr	r3, [r4, #0]
 800e90e:	1c5a      	adds	r2, r3, #1
 800e910:	6022      	str	r2, [r4, #0]
 800e912:	701e      	strb	r6, [r3, #0]
 800e914:	6963      	ldr	r3, [r4, #20]
 800e916:	3001      	adds	r0, #1
 800e918:	4283      	cmp	r3, r0
 800e91a:	d004      	beq.n	800e926 <__swbuf_r+0x62>
 800e91c:	89a3      	ldrh	r3, [r4, #12]
 800e91e:	07db      	lsls	r3, r3, #31
 800e920:	d506      	bpl.n	800e930 <__swbuf_r+0x6c>
 800e922:	2e0a      	cmp	r6, #10
 800e924:	d104      	bne.n	800e930 <__swbuf_r+0x6c>
 800e926:	4621      	mov	r1, r4
 800e928:	4628      	mov	r0, r5
 800e92a:	f000 f927 	bl	800eb7c <_fflush_r>
 800e92e:	b988      	cbnz	r0, 800e954 <__swbuf_r+0x90>
 800e930:	4638      	mov	r0, r7
 800e932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e934:	4b0a      	ldr	r3, [pc, #40]	; (800e960 <__swbuf_r+0x9c>)
 800e936:	429c      	cmp	r4, r3
 800e938:	d101      	bne.n	800e93e <__swbuf_r+0x7a>
 800e93a:	68ac      	ldr	r4, [r5, #8]
 800e93c:	e7cf      	b.n	800e8de <__swbuf_r+0x1a>
 800e93e:	4b09      	ldr	r3, [pc, #36]	; (800e964 <__swbuf_r+0xa0>)
 800e940:	429c      	cmp	r4, r3
 800e942:	bf08      	it	eq
 800e944:	68ec      	ldreq	r4, [r5, #12]
 800e946:	e7ca      	b.n	800e8de <__swbuf_r+0x1a>
 800e948:	4621      	mov	r1, r4
 800e94a:	4628      	mov	r0, r5
 800e94c:	f000 f81a 	bl	800e984 <__swsetup_r>
 800e950:	2800      	cmp	r0, #0
 800e952:	d0cb      	beq.n	800e8ec <__swbuf_r+0x28>
 800e954:	f04f 37ff 	mov.w	r7, #4294967295
 800e958:	e7ea      	b.n	800e930 <__swbuf_r+0x6c>
 800e95a:	bf00      	nop
 800e95c:	080102e4 	.word	0x080102e4
 800e960:	08010304 	.word	0x08010304
 800e964:	080102c4 	.word	0x080102c4

0800e968 <__ascii_wctomb>:
 800e968:	b149      	cbz	r1, 800e97e <__ascii_wctomb+0x16>
 800e96a:	2aff      	cmp	r2, #255	; 0xff
 800e96c:	bf85      	ittet	hi
 800e96e:	238a      	movhi	r3, #138	; 0x8a
 800e970:	6003      	strhi	r3, [r0, #0]
 800e972:	700a      	strbls	r2, [r1, #0]
 800e974:	f04f 30ff 	movhi.w	r0, #4294967295
 800e978:	bf98      	it	ls
 800e97a:	2001      	movls	r0, #1
 800e97c:	4770      	bx	lr
 800e97e:	4608      	mov	r0, r1
 800e980:	4770      	bx	lr
	...

0800e984 <__swsetup_r>:
 800e984:	4b32      	ldr	r3, [pc, #200]	; (800ea50 <__swsetup_r+0xcc>)
 800e986:	b570      	push	{r4, r5, r6, lr}
 800e988:	681d      	ldr	r5, [r3, #0]
 800e98a:	4606      	mov	r6, r0
 800e98c:	460c      	mov	r4, r1
 800e98e:	b125      	cbz	r5, 800e99a <__swsetup_r+0x16>
 800e990:	69ab      	ldr	r3, [r5, #24]
 800e992:	b913      	cbnz	r3, 800e99a <__swsetup_r+0x16>
 800e994:	4628      	mov	r0, r5
 800e996:	f000 f985 	bl	800eca4 <__sinit>
 800e99a:	4b2e      	ldr	r3, [pc, #184]	; (800ea54 <__swsetup_r+0xd0>)
 800e99c:	429c      	cmp	r4, r3
 800e99e:	d10f      	bne.n	800e9c0 <__swsetup_r+0x3c>
 800e9a0:	686c      	ldr	r4, [r5, #4]
 800e9a2:	89a3      	ldrh	r3, [r4, #12]
 800e9a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e9a8:	0719      	lsls	r1, r3, #28
 800e9aa:	d42c      	bmi.n	800ea06 <__swsetup_r+0x82>
 800e9ac:	06dd      	lsls	r5, r3, #27
 800e9ae:	d411      	bmi.n	800e9d4 <__swsetup_r+0x50>
 800e9b0:	2309      	movs	r3, #9
 800e9b2:	6033      	str	r3, [r6, #0]
 800e9b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e9b8:	81a3      	strh	r3, [r4, #12]
 800e9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e9be:	e03e      	b.n	800ea3e <__swsetup_r+0xba>
 800e9c0:	4b25      	ldr	r3, [pc, #148]	; (800ea58 <__swsetup_r+0xd4>)
 800e9c2:	429c      	cmp	r4, r3
 800e9c4:	d101      	bne.n	800e9ca <__swsetup_r+0x46>
 800e9c6:	68ac      	ldr	r4, [r5, #8]
 800e9c8:	e7eb      	b.n	800e9a2 <__swsetup_r+0x1e>
 800e9ca:	4b24      	ldr	r3, [pc, #144]	; (800ea5c <__swsetup_r+0xd8>)
 800e9cc:	429c      	cmp	r4, r3
 800e9ce:	bf08      	it	eq
 800e9d0:	68ec      	ldreq	r4, [r5, #12]
 800e9d2:	e7e6      	b.n	800e9a2 <__swsetup_r+0x1e>
 800e9d4:	0758      	lsls	r0, r3, #29
 800e9d6:	d512      	bpl.n	800e9fe <__swsetup_r+0x7a>
 800e9d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e9da:	b141      	cbz	r1, 800e9ee <__swsetup_r+0x6a>
 800e9dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e9e0:	4299      	cmp	r1, r3
 800e9e2:	d002      	beq.n	800e9ea <__swsetup_r+0x66>
 800e9e4:	4630      	mov	r0, r6
 800e9e6:	f7ff fb31 	bl	800e04c <_free_r>
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	6363      	str	r3, [r4, #52]	; 0x34
 800e9ee:	89a3      	ldrh	r3, [r4, #12]
 800e9f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e9f4:	81a3      	strh	r3, [r4, #12]
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	6063      	str	r3, [r4, #4]
 800e9fa:	6923      	ldr	r3, [r4, #16]
 800e9fc:	6023      	str	r3, [r4, #0]
 800e9fe:	89a3      	ldrh	r3, [r4, #12]
 800ea00:	f043 0308 	orr.w	r3, r3, #8
 800ea04:	81a3      	strh	r3, [r4, #12]
 800ea06:	6923      	ldr	r3, [r4, #16]
 800ea08:	b94b      	cbnz	r3, 800ea1e <__swsetup_r+0x9a>
 800ea0a:	89a3      	ldrh	r3, [r4, #12]
 800ea0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ea10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea14:	d003      	beq.n	800ea1e <__swsetup_r+0x9a>
 800ea16:	4621      	mov	r1, r4
 800ea18:	4630      	mov	r0, r6
 800ea1a:	f000 fa09 	bl	800ee30 <__smakebuf_r>
 800ea1e:	89a0      	ldrh	r0, [r4, #12]
 800ea20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ea24:	f010 0301 	ands.w	r3, r0, #1
 800ea28:	d00a      	beq.n	800ea40 <__swsetup_r+0xbc>
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	60a3      	str	r3, [r4, #8]
 800ea2e:	6963      	ldr	r3, [r4, #20]
 800ea30:	425b      	negs	r3, r3
 800ea32:	61a3      	str	r3, [r4, #24]
 800ea34:	6923      	ldr	r3, [r4, #16]
 800ea36:	b943      	cbnz	r3, 800ea4a <__swsetup_r+0xc6>
 800ea38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ea3c:	d1ba      	bne.n	800e9b4 <__swsetup_r+0x30>
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	0781      	lsls	r1, r0, #30
 800ea42:	bf58      	it	pl
 800ea44:	6963      	ldrpl	r3, [r4, #20]
 800ea46:	60a3      	str	r3, [r4, #8]
 800ea48:	e7f4      	b.n	800ea34 <__swsetup_r+0xb0>
 800ea4a:	2000      	movs	r0, #0
 800ea4c:	e7f7      	b.n	800ea3e <__swsetup_r+0xba>
 800ea4e:	bf00      	nop
 800ea50:	2000002c 	.word	0x2000002c
 800ea54:	080102e4 	.word	0x080102e4
 800ea58:	08010304 	.word	0x08010304
 800ea5c:	080102c4 	.word	0x080102c4

0800ea60 <abort>:
 800ea60:	b508      	push	{r3, lr}
 800ea62:	2006      	movs	r0, #6
 800ea64:	f000 fa54 	bl	800ef10 <raise>
 800ea68:	2001      	movs	r0, #1
 800ea6a:	f7f6 faaf 	bl	8004fcc <_exit>
	...

0800ea70 <__sflush_r>:
 800ea70:	898a      	ldrh	r2, [r1, #12]
 800ea72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea76:	4605      	mov	r5, r0
 800ea78:	0710      	lsls	r0, r2, #28
 800ea7a:	460c      	mov	r4, r1
 800ea7c:	d458      	bmi.n	800eb30 <__sflush_r+0xc0>
 800ea7e:	684b      	ldr	r3, [r1, #4]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	dc05      	bgt.n	800ea90 <__sflush_r+0x20>
 800ea84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	dc02      	bgt.n	800ea90 <__sflush_r+0x20>
 800ea8a:	2000      	movs	r0, #0
 800ea8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea92:	2e00      	cmp	r6, #0
 800ea94:	d0f9      	beq.n	800ea8a <__sflush_r+0x1a>
 800ea96:	2300      	movs	r3, #0
 800ea98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ea9c:	682f      	ldr	r7, [r5, #0]
 800ea9e:	602b      	str	r3, [r5, #0]
 800eaa0:	d032      	beq.n	800eb08 <__sflush_r+0x98>
 800eaa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eaa4:	89a3      	ldrh	r3, [r4, #12]
 800eaa6:	075a      	lsls	r2, r3, #29
 800eaa8:	d505      	bpl.n	800eab6 <__sflush_r+0x46>
 800eaaa:	6863      	ldr	r3, [r4, #4]
 800eaac:	1ac0      	subs	r0, r0, r3
 800eaae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eab0:	b10b      	cbz	r3, 800eab6 <__sflush_r+0x46>
 800eab2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eab4:	1ac0      	subs	r0, r0, r3
 800eab6:	2300      	movs	r3, #0
 800eab8:	4602      	mov	r2, r0
 800eaba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eabc:	6a21      	ldr	r1, [r4, #32]
 800eabe:	4628      	mov	r0, r5
 800eac0:	47b0      	blx	r6
 800eac2:	1c43      	adds	r3, r0, #1
 800eac4:	89a3      	ldrh	r3, [r4, #12]
 800eac6:	d106      	bne.n	800ead6 <__sflush_r+0x66>
 800eac8:	6829      	ldr	r1, [r5, #0]
 800eaca:	291d      	cmp	r1, #29
 800eacc:	d82c      	bhi.n	800eb28 <__sflush_r+0xb8>
 800eace:	4a2a      	ldr	r2, [pc, #168]	; (800eb78 <__sflush_r+0x108>)
 800ead0:	40ca      	lsrs	r2, r1
 800ead2:	07d6      	lsls	r6, r2, #31
 800ead4:	d528      	bpl.n	800eb28 <__sflush_r+0xb8>
 800ead6:	2200      	movs	r2, #0
 800ead8:	6062      	str	r2, [r4, #4]
 800eada:	04d9      	lsls	r1, r3, #19
 800eadc:	6922      	ldr	r2, [r4, #16]
 800eade:	6022      	str	r2, [r4, #0]
 800eae0:	d504      	bpl.n	800eaec <__sflush_r+0x7c>
 800eae2:	1c42      	adds	r2, r0, #1
 800eae4:	d101      	bne.n	800eaea <__sflush_r+0x7a>
 800eae6:	682b      	ldr	r3, [r5, #0]
 800eae8:	b903      	cbnz	r3, 800eaec <__sflush_r+0x7c>
 800eaea:	6560      	str	r0, [r4, #84]	; 0x54
 800eaec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eaee:	602f      	str	r7, [r5, #0]
 800eaf0:	2900      	cmp	r1, #0
 800eaf2:	d0ca      	beq.n	800ea8a <__sflush_r+0x1a>
 800eaf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eaf8:	4299      	cmp	r1, r3
 800eafa:	d002      	beq.n	800eb02 <__sflush_r+0x92>
 800eafc:	4628      	mov	r0, r5
 800eafe:	f7ff faa5 	bl	800e04c <_free_r>
 800eb02:	2000      	movs	r0, #0
 800eb04:	6360      	str	r0, [r4, #52]	; 0x34
 800eb06:	e7c1      	b.n	800ea8c <__sflush_r+0x1c>
 800eb08:	6a21      	ldr	r1, [r4, #32]
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	47b0      	blx	r6
 800eb10:	1c41      	adds	r1, r0, #1
 800eb12:	d1c7      	bne.n	800eaa4 <__sflush_r+0x34>
 800eb14:	682b      	ldr	r3, [r5, #0]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d0c4      	beq.n	800eaa4 <__sflush_r+0x34>
 800eb1a:	2b1d      	cmp	r3, #29
 800eb1c:	d001      	beq.n	800eb22 <__sflush_r+0xb2>
 800eb1e:	2b16      	cmp	r3, #22
 800eb20:	d101      	bne.n	800eb26 <__sflush_r+0xb6>
 800eb22:	602f      	str	r7, [r5, #0]
 800eb24:	e7b1      	b.n	800ea8a <__sflush_r+0x1a>
 800eb26:	89a3      	ldrh	r3, [r4, #12]
 800eb28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb2c:	81a3      	strh	r3, [r4, #12]
 800eb2e:	e7ad      	b.n	800ea8c <__sflush_r+0x1c>
 800eb30:	690f      	ldr	r7, [r1, #16]
 800eb32:	2f00      	cmp	r7, #0
 800eb34:	d0a9      	beq.n	800ea8a <__sflush_r+0x1a>
 800eb36:	0793      	lsls	r3, r2, #30
 800eb38:	680e      	ldr	r6, [r1, #0]
 800eb3a:	bf08      	it	eq
 800eb3c:	694b      	ldreq	r3, [r1, #20]
 800eb3e:	600f      	str	r7, [r1, #0]
 800eb40:	bf18      	it	ne
 800eb42:	2300      	movne	r3, #0
 800eb44:	eba6 0807 	sub.w	r8, r6, r7
 800eb48:	608b      	str	r3, [r1, #8]
 800eb4a:	f1b8 0f00 	cmp.w	r8, #0
 800eb4e:	dd9c      	ble.n	800ea8a <__sflush_r+0x1a>
 800eb50:	6a21      	ldr	r1, [r4, #32]
 800eb52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eb54:	4643      	mov	r3, r8
 800eb56:	463a      	mov	r2, r7
 800eb58:	4628      	mov	r0, r5
 800eb5a:	47b0      	blx	r6
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	dc06      	bgt.n	800eb6e <__sflush_r+0xfe>
 800eb60:	89a3      	ldrh	r3, [r4, #12]
 800eb62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb66:	81a3      	strh	r3, [r4, #12]
 800eb68:	f04f 30ff 	mov.w	r0, #4294967295
 800eb6c:	e78e      	b.n	800ea8c <__sflush_r+0x1c>
 800eb6e:	4407      	add	r7, r0
 800eb70:	eba8 0800 	sub.w	r8, r8, r0
 800eb74:	e7e9      	b.n	800eb4a <__sflush_r+0xda>
 800eb76:	bf00      	nop
 800eb78:	20400001 	.word	0x20400001

0800eb7c <_fflush_r>:
 800eb7c:	b538      	push	{r3, r4, r5, lr}
 800eb7e:	690b      	ldr	r3, [r1, #16]
 800eb80:	4605      	mov	r5, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	b913      	cbnz	r3, 800eb8c <_fflush_r+0x10>
 800eb86:	2500      	movs	r5, #0
 800eb88:	4628      	mov	r0, r5
 800eb8a:	bd38      	pop	{r3, r4, r5, pc}
 800eb8c:	b118      	cbz	r0, 800eb96 <_fflush_r+0x1a>
 800eb8e:	6983      	ldr	r3, [r0, #24]
 800eb90:	b90b      	cbnz	r3, 800eb96 <_fflush_r+0x1a>
 800eb92:	f000 f887 	bl	800eca4 <__sinit>
 800eb96:	4b14      	ldr	r3, [pc, #80]	; (800ebe8 <_fflush_r+0x6c>)
 800eb98:	429c      	cmp	r4, r3
 800eb9a:	d11b      	bne.n	800ebd4 <_fflush_r+0x58>
 800eb9c:	686c      	ldr	r4, [r5, #4]
 800eb9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d0ef      	beq.n	800eb86 <_fflush_r+0xa>
 800eba6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eba8:	07d0      	lsls	r0, r2, #31
 800ebaa:	d404      	bmi.n	800ebb6 <_fflush_r+0x3a>
 800ebac:	0599      	lsls	r1, r3, #22
 800ebae:	d402      	bmi.n	800ebb6 <_fflush_r+0x3a>
 800ebb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ebb2:	f000 f915 	bl	800ede0 <__retarget_lock_acquire_recursive>
 800ebb6:	4628      	mov	r0, r5
 800ebb8:	4621      	mov	r1, r4
 800ebba:	f7ff ff59 	bl	800ea70 <__sflush_r>
 800ebbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ebc0:	07da      	lsls	r2, r3, #31
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	d4e0      	bmi.n	800eb88 <_fflush_r+0xc>
 800ebc6:	89a3      	ldrh	r3, [r4, #12]
 800ebc8:	059b      	lsls	r3, r3, #22
 800ebca:	d4dd      	bmi.n	800eb88 <_fflush_r+0xc>
 800ebcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ebce:	f000 f908 	bl	800ede2 <__retarget_lock_release_recursive>
 800ebd2:	e7d9      	b.n	800eb88 <_fflush_r+0xc>
 800ebd4:	4b05      	ldr	r3, [pc, #20]	; (800ebec <_fflush_r+0x70>)
 800ebd6:	429c      	cmp	r4, r3
 800ebd8:	d101      	bne.n	800ebde <_fflush_r+0x62>
 800ebda:	68ac      	ldr	r4, [r5, #8]
 800ebdc:	e7df      	b.n	800eb9e <_fflush_r+0x22>
 800ebde:	4b04      	ldr	r3, [pc, #16]	; (800ebf0 <_fflush_r+0x74>)
 800ebe0:	429c      	cmp	r4, r3
 800ebe2:	bf08      	it	eq
 800ebe4:	68ec      	ldreq	r4, [r5, #12]
 800ebe6:	e7da      	b.n	800eb9e <_fflush_r+0x22>
 800ebe8:	080102e4 	.word	0x080102e4
 800ebec:	08010304 	.word	0x08010304
 800ebf0:	080102c4 	.word	0x080102c4

0800ebf4 <std>:
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	b510      	push	{r4, lr}
 800ebf8:	4604      	mov	r4, r0
 800ebfa:	e9c0 3300 	strd	r3, r3, [r0]
 800ebfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec02:	6083      	str	r3, [r0, #8]
 800ec04:	8181      	strh	r1, [r0, #12]
 800ec06:	6643      	str	r3, [r0, #100]	; 0x64
 800ec08:	81c2      	strh	r2, [r0, #14]
 800ec0a:	6183      	str	r3, [r0, #24]
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	2208      	movs	r2, #8
 800ec10:	305c      	adds	r0, #92	; 0x5c
 800ec12:	f7fd fb5b 	bl	800c2cc <memset>
 800ec16:	4b05      	ldr	r3, [pc, #20]	; (800ec2c <std+0x38>)
 800ec18:	6263      	str	r3, [r4, #36]	; 0x24
 800ec1a:	4b05      	ldr	r3, [pc, #20]	; (800ec30 <std+0x3c>)
 800ec1c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ec1e:	4b05      	ldr	r3, [pc, #20]	; (800ec34 <std+0x40>)
 800ec20:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ec22:	4b05      	ldr	r3, [pc, #20]	; (800ec38 <std+0x44>)
 800ec24:	6224      	str	r4, [r4, #32]
 800ec26:	6323      	str	r3, [r4, #48]	; 0x30
 800ec28:	bd10      	pop	{r4, pc}
 800ec2a:	bf00      	nop
 800ec2c:	0800ef49 	.word	0x0800ef49
 800ec30:	0800ef6b 	.word	0x0800ef6b
 800ec34:	0800efa3 	.word	0x0800efa3
 800ec38:	0800efc7 	.word	0x0800efc7

0800ec3c <_cleanup_r>:
 800ec3c:	4901      	ldr	r1, [pc, #4]	; (800ec44 <_cleanup_r+0x8>)
 800ec3e:	f000 b8af 	b.w	800eda0 <_fwalk_reent>
 800ec42:	bf00      	nop
 800ec44:	0800eb7d 	.word	0x0800eb7d

0800ec48 <__sfmoreglue>:
 800ec48:	b570      	push	{r4, r5, r6, lr}
 800ec4a:	2268      	movs	r2, #104	; 0x68
 800ec4c:	1e4d      	subs	r5, r1, #1
 800ec4e:	4355      	muls	r5, r2
 800ec50:	460e      	mov	r6, r1
 800ec52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ec56:	f7ff fa65 	bl	800e124 <_malloc_r>
 800ec5a:	4604      	mov	r4, r0
 800ec5c:	b140      	cbz	r0, 800ec70 <__sfmoreglue+0x28>
 800ec5e:	2100      	movs	r1, #0
 800ec60:	e9c0 1600 	strd	r1, r6, [r0]
 800ec64:	300c      	adds	r0, #12
 800ec66:	60a0      	str	r0, [r4, #8]
 800ec68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ec6c:	f7fd fb2e 	bl	800c2cc <memset>
 800ec70:	4620      	mov	r0, r4
 800ec72:	bd70      	pop	{r4, r5, r6, pc}

0800ec74 <__sfp_lock_acquire>:
 800ec74:	4801      	ldr	r0, [pc, #4]	; (800ec7c <__sfp_lock_acquire+0x8>)
 800ec76:	f000 b8b3 	b.w	800ede0 <__retarget_lock_acquire_recursive>
 800ec7a:	bf00      	nop
 800ec7c:	20000775 	.word	0x20000775

0800ec80 <__sfp_lock_release>:
 800ec80:	4801      	ldr	r0, [pc, #4]	; (800ec88 <__sfp_lock_release+0x8>)
 800ec82:	f000 b8ae 	b.w	800ede2 <__retarget_lock_release_recursive>
 800ec86:	bf00      	nop
 800ec88:	20000775 	.word	0x20000775

0800ec8c <__sinit_lock_acquire>:
 800ec8c:	4801      	ldr	r0, [pc, #4]	; (800ec94 <__sinit_lock_acquire+0x8>)
 800ec8e:	f000 b8a7 	b.w	800ede0 <__retarget_lock_acquire_recursive>
 800ec92:	bf00      	nop
 800ec94:	20000776 	.word	0x20000776

0800ec98 <__sinit_lock_release>:
 800ec98:	4801      	ldr	r0, [pc, #4]	; (800eca0 <__sinit_lock_release+0x8>)
 800ec9a:	f000 b8a2 	b.w	800ede2 <__retarget_lock_release_recursive>
 800ec9e:	bf00      	nop
 800eca0:	20000776 	.word	0x20000776

0800eca4 <__sinit>:
 800eca4:	b510      	push	{r4, lr}
 800eca6:	4604      	mov	r4, r0
 800eca8:	f7ff fff0 	bl	800ec8c <__sinit_lock_acquire>
 800ecac:	69a3      	ldr	r3, [r4, #24]
 800ecae:	b11b      	cbz	r3, 800ecb8 <__sinit+0x14>
 800ecb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecb4:	f7ff bff0 	b.w	800ec98 <__sinit_lock_release>
 800ecb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ecbc:	6523      	str	r3, [r4, #80]	; 0x50
 800ecbe:	4b13      	ldr	r3, [pc, #76]	; (800ed0c <__sinit+0x68>)
 800ecc0:	4a13      	ldr	r2, [pc, #76]	; (800ed10 <__sinit+0x6c>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	62a2      	str	r2, [r4, #40]	; 0x28
 800ecc6:	42a3      	cmp	r3, r4
 800ecc8:	bf04      	itt	eq
 800ecca:	2301      	moveq	r3, #1
 800eccc:	61a3      	streq	r3, [r4, #24]
 800ecce:	4620      	mov	r0, r4
 800ecd0:	f000 f820 	bl	800ed14 <__sfp>
 800ecd4:	6060      	str	r0, [r4, #4]
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	f000 f81c 	bl	800ed14 <__sfp>
 800ecdc:	60a0      	str	r0, [r4, #8]
 800ecde:	4620      	mov	r0, r4
 800ece0:	f000 f818 	bl	800ed14 <__sfp>
 800ece4:	2200      	movs	r2, #0
 800ece6:	60e0      	str	r0, [r4, #12]
 800ece8:	2104      	movs	r1, #4
 800ecea:	6860      	ldr	r0, [r4, #4]
 800ecec:	f7ff ff82 	bl	800ebf4 <std>
 800ecf0:	68a0      	ldr	r0, [r4, #8]
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	2109      	movs	r1, #9
 800ecf6:	f7ff ff7d 	bl	800ebf4 <std>
 800ecfa:	68e0      	ldr	r0, [r4, #12]
 800ecfc:	2202      	movs	r2, #2
 800ecfe:	2112      	movs	r1, #18
 800ed00:	f7ff ff78 	bl	800ebf4 <std>
 800ed04:	2301      	movs	r3, #1
 800ed06:	61a3      	str	r3, [r4, #24]
 800ed08:	e7d2      	b.n	800ecb0 <__sinit+0xc>
 800ed0a:	bf00      	nop
 800ed0c:	0800ff48 	.word	0x0800ff48
 800ed10:	0800ec3d 	.word	0x0800ec3d

0800ed14 <__sfp>:
 800ed14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed16:	4607      	mov	r7, r0
 800ed18:	f7ff ffac 	bl	800ec74 <__sfp_lock_acquire>
 800ed1c:	4b1e      	ldr	r3, [pc, #120]	; (800ed98 <__sfp+0x84>)
 800ed1e:	681e      	ldr	r6, [r3, #0]
 800ed20:	69b3      	ldr	r3, [r6, #24]
 800ed22:	b913      	cbnz	r3, 800ed2a <__sfp+0x16>
 800ed24:	4630      	mov	r0, r6
 800ed26:	f7ff ffbd 	bl	800eca4 <__sinit>
 800ed2a:	3648      	adds	r6, #72	; 0x48
 800ed2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ed30:	3b01      	subs	r3, #1
 800ed32:	d503      	bpl.n	800ed3c <__sfp+0x28>
 800ed34:	6833      	ldr	r3, [r6, #0]
 800ed36:	b30b      	cbz	r3, 800ed7c <__sfp+0x68>
 800ed38:	6836      	ldr	r6, [r6, #0]
 800ed3a:	e7f7      	b.n	800ed2c <__sfp+0x18>
 800ed3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ed40:	b9d5      	cbnz	r5, 800ed78 <__sfp+0x64>
 800ed42:	4b16      	ldr	r3, [pc, #88]	; (800ed9c <__sfp+0x88>)
 800ed44:	60e3      	str	r3, [r4, #12]
 800ed46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ed4a:	6665      	str	r5, [r4, #100]	; 0x64
 800ed4c:	f000 f847 	bl	800edde <__retarget_lock_init_recursive>
 800ed50:	f7ff ff96 	bl	800ec80 <__sfp_lock_release>
 800ed54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ed58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ed5c:	6025      	str	r5, [r4, #0]
 800ed5e:	61a5      	str	r5, [r4, #24]
 800ed60:	2208      	movs	r2, #8
 800ed62:	4629      	mov	r1, r5
 800ed64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ed68:	f7fd fab0 	bl	800c2cc <memset>
 800ed6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ed70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ed74:	4620      	mov	r0, r4
 800ed76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed78:	3468      	adds	r4, #104	; 0x68
 800ed7a:	e7d9      	b.n	800ed30 <__sfp+0x1c>
 800ed7c:	2104      	movs	r1, #4
 800ed7e:	4638      	mov	r0, r7
 800ed80:	f7ff ff62 	bl	800ec48 <__sfmoreglue>
 800ed84:	4604      	mov	r4, r0
 800ed86:	6030      	str	r0, [r6, #0]
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	d1d5      	bne.n	800ed38 <__sfp+0x24>
 800ed8c:	f7ff ff78 	bl	800ec80 <__sfp_lock_release>
 800ed90:	230c      	movs	r3, #12
 800ed92:	603b      	str	r3, [r7, #0]
 800ed94:	e7ee      	b.n	800ed74 <__sfp+0x60>
 800ed96:	bf00      	nop
 800ed98:	0800ff48 	.word	0x0800ff48
 800ed9c:	ffff0001 	.word	0xffff0001

0800eda0 <_fwalk_reent>:
 800eda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eda4:	4606      	mov	r6, r0
 800eda6:	4688      	mov	r8, r1
 800eda8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800edac:	2700      	movs	r7, #0
 800edae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800edb2:	f1b9 0901 	subs.w	r9, r9, #1
 800edb6:	d505      	bpl.n	800edc4 <_fwalk_reent+0x24>
 800edb8:	6824      	ldr	r4, [r4, #0]
 800edba:	2c00      	cmp	r4, #0
 800edbc:	d1f7      	bne.n	800edae <_fwalk_reent+0xe>
 800edbe:	4638      	mov	r0, r7
 800edc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edc4:	89ab      	ldrh	r3, [r5, #12]
 800edc6:	2b01      	cmp	r3, #1
 800edc8:	d907      	bls.n	800edda <_fwalk_reent+0x3a>
 800edca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800edce:	3301      	adds	r3, #1
 800edd0:	d003      	beq.n	800edda <_fwalk_reent+0x3a>
 800edd2:	4629      	mov	r1, r5
 800edd4:	4630      	mov	r0, r6
 800edd6:	47c0      	blx	r8
 800edd8:	4307      	orrs	r7, r0
 800edda:	3568      	adds	r5, #104	; 0x68
 800eddc:	e7e9      	b.n	800edb2 <_fwalk_reent+0x12>

0800edde <__retarget_lock_init_recursive>:
 800edde:	4770      	bx	lr

0800ede0 <__retarget_lock_acquire_recursive>:
 800ede0:	4770      	bx	lr

0800ede2 <__retarget_lock_release_recursive>:
 800ede2:	4770      	bx	lr

0800ede4 <__swhatbuf_r>:
 800ede4:	b570      	push	{r4, r5, r6, lr}
 800ede6:	460e      	mov	r6, r1
 800ede8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edec:	2900      	cmp	r1, #0
 800edee:	b096      	sub	sp, #88	; 0x58
 800edf0:	4614      	mov	r4, r2
 800edf2:	461d      	mov	r5, r3
 800edf4:	da08      	bge.n	800ee08 <__swhatbuf_r+0x24>
 800edf6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800edfa:	2200      	movs	r2, #0
 800edfc:	602a      	str	r2, [r5, #0]
 800edfe:	061a      	lsls	r2, r3, #24
 800ee00:	d410      	bmi.n	800ee24 <__swhatbuf_r+0x40>
 800ee02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee06:	e00e      	b.n	800ee26 <__swhatbuf_r+0x42>
 800ee08:	466a      	mov	r2, sp
 800ee0a:	f000 f903 	bl	800f014 <_fstat_r>
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	dbf1      	blt.n	800edf6 <__swhatbuf_r+0x12>
 800ee12:	9a01      	ldr	r2, [sp, #4]
 800ee14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ee18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ee1c:	425a      	negs	r2, r3
 800ee1e:	415a      	adcs	r2, r3
 800ee20:	602a      	str	r2, [r5, #0]
 800ee22:	e7ee      	b.n	800ee02 <__swhatbuf_r+0x1e>
 800ee24:	2340      	movs	r3, #64	; 0x40
 800ee26:	2000      	movs	r0, #0
 800ee28:	6023      	str	r3, [r4, #0]
 800ee2a:	b016      	add	sp, #88	; 0x58
 800ee2c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ee30 <__smakebuf_r>:
 800ee30:	898b      	ldrh	r3, [r1, #12]
 800ee32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ee34:	079d      	lsls	r5, r3, #30
 800ee36:	4606      	mov	r6, r0
 800ee38:	460c      	mov	r4, r1
 800ee3a:	d507      	bpl.n	800ee4c <__smakebuf_r+0x1c>
 800ee3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ee40:	6023      	str	r3, [r4, #0]
 800ee42:	6123      	str	r3, [r4, #16]
 800ee44:	2301      	movs	r3, #1
 800ee46:	6163      	str	r3, [r4, #20]
 800ee48:	b002      	add	sp, #8
 800ee4a:	bd70      	pop	{r4, r5, r6, pc}
 800ee4c:	ab01      	add	r3, sp, #4
 800ee4e:	466a      	mov	r2, sp
 800ee50:	f7ff ffc8 	bl	800ede4 <__swhatbuf_r>
 800ee54:	9900      	ldr	r1, [sp, #0]
 800ee56:	4605      	mov	r5, r0
 800ee58:	4630      	mov	r0, r6
 800ee5a:	f7ff f963 	bl	800e124 <_malloc_r>
 800ee5e:	b948      	cbnz	r0, 800ee74 <__smakebuf_r+0x44>
 800ee60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee64:	059a      	lsls	r2, r3, #22
 800ee66:	d4ef      	bmi.n	800ee48 <__smakebuf_r+0x18>
 800ee68:	f023 0303 	bic.w	r3, r3, #3
 800ee6c:	f043 0302 	orr.w	r3, r3, #2
 800ee70:	81a3      	strh	r3, [r4, #12]
 800ee72:	e7e3      	b.n	800ee3c <__smakebuf_r+0xc>
 800ee74:	4b0d      	ldr	r3, [pc, #52]	; (800eeac <__smakebuf_r+0x7c>)
 800ee76:	62b3      	str	r3, [r6, #40]	; 0x28
 800ee78:	89a3      	ldrh	r3, [r4, #12]
 800ee7a:	6020      	str	r0, [r4, #0]
 800ee7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee80:	81a3      	strh	r3, [r4, #12]
 800ee82:	9b00      	ldr	r3, [sp, #0]
 800ee84:	6163      	str	r3, [r4, #20]
 800ee86:	9b01      	ldr	r3, [sp, #4]
 800ee88:	6120      	str	r0, [r4, #16]
 800ee8a:	b15b      	cbz	r3, 800eea4 <__smakebuf_r+0x74>
 800ee8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee90:	4630      	mov	r0, r6
 800ee92:	f000 f8d1 	bl	800f038 <_isatty_r>
 800ee96:	b128      	cbz	r0, 800eea4 <__smakebuf_r+0x74>
 800ee98:	89a3      	ldrh	r3, [r4, #12]
 800ee9a:	f023 0303 	bic.w	r3, r3, #3
 800ee9e:	f043 0301 	orr.w	r3, r3, #1
 800eea2:	81a3      	strh	r3, [r4, #12]
 800eea4:	89a0      	ldrh	r0, [r4, #12]
 800eea6:	4305      	orrs	r5, r0
 800eea8:	81a5      	strh	r5, [r4, #12]
 800eeaa:	e7cd      	b.n	800ee48 <__smakebuf_r+0x18>
 800eeac:	0800ec3d 	.word	0x0800ec3d

0800eeb0 <_malloc_usable_size_r>:
 800eeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eeb4:	1f18      	subs	r0, r3, #4
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	bfbc      	itt	lt
 800eeba:	580b      	ldrlt	r3, [r1, r0]
 800eebc:	18c0      	addlt	r0, r0, r3
 800eebe:	4770      	bx	lr

0800eec0 <_raise_r>:
 800eec0:	291f      	cmp	r1, #31
 800eec2:	b538      	push	{r3, r4, r5, lr}
 800eec4:	4604      	mov	r4, r0
 800eec6:	460d      	mov	r5, r1
 800eec8:	d904      	bls.n	800eed4 <_raise_r+0x14>
 800eeca:	2316      	movs	r3, #22
 800eecc:	6003      	str	r3, [r0, #0]
 800eece:	f04f 30ff 	mov.w	r0, #4294967295
 800eed2:	bd38      	pop	{r3, r4, r5, pc}
 800eed4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800eed6:	b112      	cbz	r2, 800eede <_raise_r+0x1e>
 800eed8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eedc:	b94b      	cbnz	r3, 800eef2 <_raise_r+0x32>
 800eede:	4620      	mov	r0, r4
 800eee0:	f000 f830 	bl	800ef44 <_getpid_r>
 800eee4:	462a      	mov	r2, r5
 800eee6:	4601      	mov	r1, r0
 800eee8:	4620      	mov	r0, r4
 800eeea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eeee:	f000 b817 	b.w	800ef20 <_kill_r>
 800eef2:	2b01      	cmp	r3, #1
 800eef4:	d00a      	beq.n	800ef0c <_raise_r+0x4c>
 800eef6:	1c59      	adds	r1, r3, #1
 800eef8:	d103      	bne.n	800ef02 <_raise_r+0x42>
 800eefa:	2316      	movs	r3, #22
 800eefc:	6003      	str	r3, [r0, #0]
 800eefe:	2001      	movs	r0, #1
 800ef00:	e7e7      	b.n	800eed2 <_raise_r+0x12>
 800ef02:	2400      	movs	r4, #0
 800ef04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef08:	4628      	mov	r0, r5
 800ef0a:	4798      	blx	r3
 800ef0c:	2000      	movs	r0, #0
 800ef0e:	e7e0      	b.n	800eed2 <_raise_r+0x12>

0800ef10 <raise>:
 800ef10:	4b02      	ldr	r3, [pc, #8]	; (800ef1c <raise+0xc>)
 800ef12:	4601      	mov	r1, r0
 800ef14:	6818      	ldr	r0, [r3, #0]
 800ef16:	f7ff bfd3 	b.w	800eec0 <_raise_r>
 800ef1a:	bf00      	nop
 800ef1c:	2000002c 	.word	0x2000002c

0800ef20 <_kill_r>:
 800ef20:	b538      	push	{r3, r4, r5, lr}
 800ef22:	4d07      	ldr	r5, [pc, #28]	; (800ef40 <_kill_r+0x20>)
 800ef24:	2300      	movs	r3, #0
 800ef26:	4604      	mov	r4, r0
 800ef28:	4608      	mov	r0, r1
 800ef2a:	4611      	mov	r1, r2
 800ef2c:	602b      	str	r3, [r5, #0]
 800ef2e:	f7f6 f83d 	bl	8004fac <_kill>
 800ef32:	1c43      	adds	r3, r0, #1
 800ef34:	d102      	bne.n	800ef3c <_kill_r+0x1c>
 800ef36:	682b      	ldr	r3, [r5, #0]
 800ef38:	b103      	cbz	r3, 800ef3c <_kill_r+0x1c>
 800ef3a:	6023      	str	r3, [r4, #0]
 800ef3c:	bd38      	pop	{r3, r4, r5, pc}
 800ef3e:	bf00      	nop
 800ef40:	20000770 	.word	0x20000770

0800ef44 <_getpid_r>:
 800ef44:	f7f6 b82a 	b.w	8004f9c <_getpid>

0800ef48 <__sread>:
 800ef48:	b510      	push	{r4, lr}
 800ef4a:	460c      	mov	r4, r1
 800ef4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef50:	f000 f894 	bl	800f07c <_read_r>
 800ef54:	2800      	cmp	r0, #0
 800ef56:	bfab      	itete	ge
 800ef58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ef5a:	89a3      	ldrhlt	r3, [r4, #12]
 800ef5c:	181b      	addge	r3, r3, r0
 800ef5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ef62:	bfac      	ite	ge
 800ef64:	6563      	strge	r3, [r4, #84]	; 0x54
 800ef66:	81a3      	strhlt	r3, [r4, #12]
 800ef68:	bd10      	pop	{r4, pc}

0800ef6a <__swrite>:
 800ef6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef6e:	461f      	mov	r7, r3
 800ef70:	898b      	ldrh	r3, [r1, #12]
 800ef72:	05db      	lsls	r3, r3, #23
 800ef74:	4605      	mov	r5, r0
 800ef76:	460c      	mov	r4, r1
 800ef78:	4616      	mov	r6, r2
 800ef7a:	d505      	bpl.n	800ef88 <__swrite+0x1e>
 800ef7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef80:	2302      	movs	r3, #2
 800ef82:	2200      	movs	r2, #0
 800ef84:	f000 f868 	bl	800f058 <_lseek_r>
 800ef88:	89a3      	ldrh	r3, [r4, #12]
 800ef8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ef92:	81a3      	strh	r3, [r4, #12]
 800ef94:	4632      	mov	r2, r6
 800ef96:	463b      	mov	r3, r7
 800ef98:	4628      	mov	r0, r5
 800ef9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef9e:	f000 b817 	b.w	800efd0 <_write_r>

0800efa2 <__sseek>:
 800efa2:	b510      	push	{r4, lr}
 800efa4:	460c      	mov	r4, r1
 800efa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efaa:	f000 f855 	bl	800f058 <_lseek_r>
 800efae:	1c43      	adds	r3, r0, #1
 800efb0:	89a3      	ldrh	r3, [r4, #12]
 800efb2:	bf15      	itete	ne
 800efb4:	6560      	strne	r0, [r4, #84]	; 0x54
 800efb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800efba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800efbe:	81a3      	strheq	r3, [r4, #12]
 800efc0:	bf18      	it	ne
 800efc2:	81a3      	strhne	r3, [r4, #12]
 800efc4:	bd10      	pop	{r4, pc}

0800efc6 <__sclose>:
 800efc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efca:	f000 b813 	b.w	800eff4 <_close_r>
	...

0800efd0 <_write_r>:
 800efd0:	b538      	push	{r3, r4, r5, lr}
 800efd2:	4d07      	ldr	r5, [pc, #28]	; (800eff0 <_write_r+0x20>)
 800efd4:	4604      	mov	r4, r0
 800efd6:	4608      	mov	r0, r1
 800efd8:	4611      	mov	r1, r2
 800efda:	2200      	movs	r2, #0
 800efdc:	602a      	str	r2, [r5, #0]
 800efde:	461a      	mov	r2, r3
 800efe0:	f7f6 f81b 	bl	800501a <_write>
 800efe4:	1c43      	adds	r3, r0, #1
 800efe6:	d102      	bne.n	800efee <_write_r+0x1e>
 800efe8:	682b      	ldr	r3, [r5, #0]
 800efea:	b103      	cbz	r3, 800efee <_write_r+0x1e>
 800efec:	6023      	str	r3, [r4, #0]
 800efee:	bd38      	pop	{r3, r4, r5, pc}
 800eff0:	20000770 	.word	0x20000770

0800eff4 <_close_r>:
 800eff4:	b538      	push	{r3, r4, r5, lr}
 800eff6:	4d06      	ldr	r5, [pc, #24]	; (800f010 <_close_r+0x1c>)
 800eff8:	2300      	movs	r3, #0
 800effa:	4604      	mov	r4, r0
 800effc:	4608      	mov	r0, r1
 800effe:	602b      	str	r3, [r5, #0]
 800f000:	f7f6 f827 	bl	8005052 <_close>
 800f004:	1c43      	adds	r3, r0, #1
 800f006:	d102      	bne.n	800f00e <_close_r+0x1a>
 800f008:	682b      	ldr	r3, [r5, #0]
 800f00a:	b103      	cbz	r3, 800f00e <_close_r+0x1a>
 800f00c:	6023      	str	r3, [r4, #0]
 800f00e:	bd38      	pop	{r3, r4, r5, pc}
 800f010:	20000770 	.word	0x20000770

0800f014 <_fstat_r>:
 800f014:	b538      	push	{r3, r4, r5, lr}
 800f016:	4d07      	ldr	r5, [pc, #28]	; (800f034 <_fstat_r+0x20>)
 800f018:	2300      	movs	r3, #0
 800f01a:	4604      	mov	r4, r0
 800f01c:	4608      	mov	r0, r1
 800f01e:	4611      	mov	r1, r2
 800f020:	602b      	str	r3, [r5, #0]
 800f022:	f7f6 f822 	bl	800506a <_fstat>
 800f026:	1c43      	adds	r3, r0, #1
 800f028:	d102      	bne.n	800f030 <_fstat_r+0x1c>
 800f02a:	682b      	ldr	r3, [r5, #0]
 800f02c:	b103      	cbz	r3, 800f030 <_fstat_r+0x1c>
 800f02e:	6023      	str	r3, [r4, #0]
 800f030:	bd38      	pop	{r3, r4, r5, pc}
 800f032:	bf00      	nop
 800f034:	20000770 	.word	0x20000770

0800f038 <_isatty_r>:
 800f038:	b538      	push	{r3, r4, r5, lr}
 800f03a:	4d06      	ldr	r5, [pc, #24]	; (800f054 <_isatty_r+0x1c>)
 800f03c:	2300      	movs	r3, #0
 800f03e:	4604      	mov	r4, r0
 800f040:	4608      	mov	r0, r1
 800f042:	602b      	str	r3, [r5, #0]
 800f044:	f7f6 f821 	bl	800508a <_isatty>
 800f048:	1c43      	adds	r3, r0, #1
 800f04a:	d102      	bne.n	800f052 <_isatty_r+0x1a>
 800f04c:	682b      	ldr	r3, [r5, #0]
 800f04e:	b103      	cbz	r3, 800f052 <_isatty_r+0x1a>
 800f050:	6023      	str	r3, [r4, #0]
 800f052:	bd38      	pop	{r3, r4, r5, pc}
 800f054:	20000770 	.word	0x20000770

0800f058 <_lseek_r>:
 800f058:	b538      	push	{r3, r4, r5, lr}
 800f05a:	4d07      	ldr	r5, [pc, #28]	; (800f078 <_lseek_r+0x20>)
 800f05c:	4604      	mov	r4, r0
 800f05e:	4608      	mov	r0, r1
 800f060:	4611      	mov	r1, r2
 800f062:	2200      	movs	r2, #0
 800f064:	602a      	str	r2, [r5, #0]
 800f066:	461a      	mov	r2, r3
 800f068:	f7f6 f81a 	bl	80050a0 <_lseek>
 800f06c:	1c43      	adds	r3, r0, #1
 800f06e:	d102      	bne.n	800f076 <_lseek_r+0x1e>
 800f070:	682b      	ldr	r3, [r5, #0]
 800f072:	b103      	cbz	r3, 800f076 <_lseek_r+0x1e>
 800f074:	6023      	str	r3, [r4, #0]
 800f076:	bd38      	pop	{r3, r4, r5, pc}
 800f078:	20000770 	.word	0x20000770

0800f07c <_read_r>:
 800f07c:	b538      	push	{r3, r4, r5, lr}
 800f07e:	4d07      	ldr	r5, [pc, #28]	; (800f09c <_read_r+0x20>)
 800f080:	4604      	mov	r4, r0
 800f082:	4608      	mov	r0, r1
 800f084:	4611      	mov	r1, r2
 800f086:	2200      	movs	r2, #0
 800f088:	602a      	str	r2, [r5, #0]
 800f08a:	461a      	mov	r2, r3
 800f08c:	f7f5 ffa8 	bl	8004fe0 <_read>
 800f090:	1c43      	adds	r3, r0, #1
 800f092:	d102      	bne.n	800f09a <_read_r+0x1e>
 800f094:	682b      	ldr	r3, [r5, #0]
 800f096:	b103      	cbz	r3, 800f09a <_read_r+0x1e>
 800f098:	6023      	str	r3, [r4, #0]
 800f09a:	bd38      	pop	{r3, r4, r5, pc}
 800f09c:	20000770 	.word	0x20000770

0800f0a0 <cosf>:
 800f0a0:	ee10 3a10 	vmov	r3, s0
 800f0a4:	b507      	push	{r0, r1, r2, lr}
 800f0a6:	4a1e      	ldr	r2, [pc, #120]	; (800f120 <cosf+0x80>)
 800f0a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f0ac:	4293      	cmp	r3, r2
 800f0ae:	dc06      	bgt.n	800f0be <cosf+0x1e>
 800f0b0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800f124 <cosf+0x84>
 800f0b4:	b003      	add	sp, #12
 800f0b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0ba:	f000 bacd 	b.w	800f658 <__kernel_cosf>
 800f0be:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f0c2:	db04      	blt.n	800f0ce <cosf+0x2e>
 800f0c4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f0c8:	b003      	add	sp, #12
 800f0ca:	f85d fb04 	ldr.w	pc, [sp], #4
 800f0ce:	4668      	mov	r0, sp
 800f0d0:	f000 f982 	bl	800f3d8 <__ieee754_rem_pio2f>
 800f0d4:	f000 0003 	and.w	r0, r0, #3
 800f0d8:	2801      	cmp	r0, #1
 800f0da:	d009      	beq.n	800f0f0 <cosf+0x50>
 800f0dc:	2802      	cmp	r0, #2
 800f0de:	d010      	beq.n	800f102 <cosf+0x62>
 800f0e0:	b9b0      	cbnz	r0, 800f110 <cosf+0x70>
 800f0e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800f0e6:	ed9d 0a00 	vldr	s0, [sp]
 800f0ea:	f000 fab5 	bl	800f658 <__kernel_cosf>
 800f0ee:	e7eb      	b.n	800f0c8 <cosf+0x28>
 800f0f0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f0f4:	ed9d 0a00 	vldr	s0, [sp]
 800f0f8:	f000 fd84 	bl	800fc04 <__kernel_sinf>
 800f0fc:	eeb1 0a40 	vneg.f32	s0, s0
 800f100:	e7e2      	b.n	800f0c8 <cosf+0x28>
 800f102:	eddd 0a01 	vldr	s1, [sp, #4]
 800f106:	ed9d 0a00 	vldr	s0, [sp]
 800f10a:	f000 faa5 	bl	800f658 <__kernel_cosf>
 800f10e:	e7f5      	b.n	800f0fc <cosf+0x5c>
 800f110:	eddd 0a01 	vldr	s1, [sp, #4]
 800f114:	ed9d 0a00 	vldr	s0, [sp]
 800f118:	2001      	movs	r0, #1
 800f11a:	f000 fd73 	bl	800fc04 <__kernel_sinf>
 800f11e:	e7d3      	b.n	800f0c8 <cosf+0x28>
 800f120:	3f490fd8 	.word	0x3f490fd8
 800f124:	00000000 	.word	0x00000000

0800f128 <fmaxf>:
 800f128:	b508      	push	{r3, lr}
 800f12a:	ed2d 8b02 	vpush	{d8}
 800f12e:	eeb0 8a40 	vmov.f32	s16, s0
 800f132:	eef0 8a60 	vmov.f32	s17, s1
 800f136:	f000 f82d 	bl	800f194 <__fpclassifyf>
 800f13a:	b148      	cbz	r0, 800f150 <fmaxf+0x28>
 800f13c:	eeb0 0a68 	vmov.f32	s0, s17
 800f140:	f000 f828 	bl	800f194 <__fpclassifyf>
 800f144:	b130      	cbz	r0, 800f154 <fmaxf+0x2c>
 800f146:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f14e:	dc01      	bgt.n	800f154 <fmaxf+0x2c>
 800f150:	eeb0 8a68 	vmov.f32	s16, s17
 800f154:	eeb0 0a48 	vmov.f32	s0, s16
 800f158:	ecbd 8b02 	vpop	{d8}
 800f15c:	bd08      	pop	{r3, pc}

0800f15e <fminf>:
 800f15e:	b508      	push	{r3, lr}
 800f160:	ed2d 8b02 	vpush	{d8}
 800f164:	eeb0 8a40 	vmov.f32	s16, s0
 800f168:	eef0 8a60 	vmov.f32	s17, s1
 800f16c:	f000 f812 	bl	800f194 <__fpclassifyf>
 800f170:	b148      	cbz	r0, 800f186 <fminf+0x28>
 800f172:	eeb0 0a68 	vmov.f32	s0, s17
 800f176:	f000 f80d 	bl	800f194 <__fpclassifyf>
 800f17a:	b130      	cbz	r0, 800f18a <fminf+0x2c>
 800f17c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f184:	d401      	bmi.n	800f18a <fminf+0x2c>
 800f186:	eeb0 8a68 	vmov.f32	s16, s17
 800f18a:	eeb0 0a48 	vmov.f32	s0, s16
 800f18e:	ecbd 8b02 	vpop	{d8}
 800f192:	bd08      	pop	{r3, pc}

0800f194 <__fpclassifyf>:
 800f194:	ee10 3a10 	vmov	r3, s0
 800f198:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800f19c:	d00d      	beq.n	800f1ba <__fpclassifyf+0x26>
 800f19e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800f1a2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800f1a6:	d30a      	bcc.n	800f1be <__fpclassifyf+0x2a>
 800f1a8:	4b07      	ldr	r3, [pc, #28]	; (800f1c8 <__fpclassifyf+0x34>)
 800f1aa:	1e42      	subs	r2, r0, #1
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d908      	bls.n	800f1c2 <__fpclassifyf+0x2e>
 800f1b0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800f1b4:	4258      	negs	r0, r3
 800f1b6:	4158      	adcs	r0, r3
 800f1b8:	4770      	bx	lr
 800f1ba:	2002      	movs	r0, #2
 800f1bc:	4770      	bx	lr
 800f1be:	2004      	movs	r0, #4
 800f1c0:	4770      	bx	lr
 800f1c2:	2003      	movs	r0, #3
 800f1c4:	4770      	bx	lr
 800f1c6:	bf00      	nop
 800f1c8:	007ffffe 	.word	0x007ffffe

0800f1cc <sinf>:
 800f1cc:	ee10 3a10 	vmov	r3, s0
 800f1d0:	b507      	push	{r0, r1, r2, lr}
 800f1d2:	4a1f      	ldr	r2, [pc, #124]	; (800f250 <sinf+0x84>)
 800f1d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f1d8:	4293      	cmp	r3, r2
 800f1da:	dc07      	bgt.n	800f1ec <sinf+0x20>
 800f1dc:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800f254 <sinf+0x88>
 800f1e0:	2000      	movs	r0, #0
 800f1e2:	b003      	add	sp, #12
 800f1e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f1e8:	f000 bd0c 	b.w	800fc04 <__kernel_sinf>
 800f1ec:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f1f0:	db04      	blt.n	800f1fc <sinf+0x30>
 800f1f2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f1f6:	b003      	add	sp, #12
 800f1f8:	f85d fb04 	ldr.w	pc, [sp], #4
 800f1fc:	4668      	mov	r0, sp
 800f1fe:	f000 f8eb 	bl	800f3d8 <__ieee754_rem_pio2f>
 800f202:	f000 0003 	and.w	r0, r0, #3
 800f206:	2801      	cmp	r0, #1
 800f208:	d00a      	beq.n	800f220 <sinf+0x54>
 800f20a:	2802      	cmp	r0, #2
 800f20c:	d00f      	beq.n	800f22e <sinf+0x62>
 800f20e:	b9c0      	cbnz	r0, 800f242 <sinf+0x76>
 800f210:	eddd 0a01 	vldr	s1, [sp, #4]
 800f214:	ed9d 0a00 	vldr	s0, [sp]
 800f218:	2001      	movs	r0, #1
 800f21a:	f000 fcf3 	bl	800fc04 <__kernel_sinf>
 800f21e:	e7ea      	b.n	800f1f6 <sinf+0x2a>
 800f220:	eddd 0a01 	vldr	s1, [sp, #4]
 800f224:	ed9d 0a00 	vldr	s0, [sp]
 800f228:	f000 fa16 	bl	800f658 <__kernel_cosf>
 800f22c:	e7e3      	b.n	800f1f6 <sinf+0x2a>
 800f22e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f232:	ed9d 0a00 	vldr	s0, [sp]
 800f236:	2001      	movs	r0, #1
 800f238:	f000 fce4 	bl	800fc04 <__kernel_sinf>
 800f23c:	eeb1 0a40 	vneg.f32	s0, s0
 800f240:	e7d9      	b.n	800f1f6 <sinf+0x2a>
 800f242:	eddd 0a01 	vldr	s1, [sp, #4]
 800f246:	ed9d 0a00 	vldr	s0, [sp]
 800f24a:	f000 fa05 	bl	800f658 <__kernel_cosf>
 800f24e:	e7f5      	b.n	800f23c <sinf+0x70>
 800f250:	3f490fd8 	.word	0x3f490fd8
 800f254:	00000000 	.word	0x00000000

0800f258 <fmodf>:
 800f258:	b508      	push	{r3, lr}
 800f25a:	ed2d 8b02 	vpush	{d8}
 800f25e:	eef0 8a40 	vmov.f32	s17, s0
 800f262:	eeb0 8a60 	vmov.f32	s16, s1
 800f266:	f000 f835 	bl	800f2d4 <__ieee754_fmodf>
 800f26a:	eef4 8a48 	vcmp.f32	s17, s16
 800f26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f272:	d60c      	bvs.n	800f28e <fmodf+0x36>
 800f274:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f294 <fmodf+0x3c>
 800f278:	eeb4 8a68 	vcmp.f32	s16, s17
 800f27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f280:	d105      	bne.n	800f28e <fmodf+0x36>
 800f282:	f7fc fff9 	bl	800c278 <__errno>
 800f286:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f28a:	2321      	movs	r3, #33	; 0x21
 800f28c:	6003      	str	r3, [r0, #0]
 800f28e:	ecbd 8b02 	vpop	{d8}
 800f292:	bd08      	pop	{r3, pc}
 800f294:	00000000 	.word	0x00000000

0800f298 <sqrtf>:
 800f298:	b508      	push	{r3, lr}
 800f29a:	ed2d 8b02 	vpush	{d8}
 800f29e:	eeb0 8a40 	vmov.f32	s16, s0
 800f2a2:	f000 f9d5 	bl	800f650 <__ieee754_sqrtf>
 800f2a6:	eeb4 8a48 	vcmp.f32	s16, s16
 800f2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2ae:	d60c      	bvs.n	800f2ca <sqrtf+0x32>
 800f2b0:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f2d0 <sqrtf+0x38>
 800f2b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2bc:	d505      	bpl.n	800f2ca <sqrtf+0x32>
 800f2be:	f7fc ffdb 	bl	800c278 <__errno>
 800f2c2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f2c6:	2321      	movs	r3, #33	; 0x21
 800f2c8:	6003      	str	r3, [r0, #0]
 800f2ca:	ecbd 8b02 	vpop	{d8}
 800f2ce:	bd08      	pop	{r3, pc}
 800f2d0:	00000000 	.word	0x00000000

0800f2d4 <__ieee754_fmodf>:
 800f2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2d6:	ee10 5a90 	vmov	r5, s1
 800f2da:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800f2de:	d009      	beq.n	800f2f4 <__ieee754_fmodf+0x20>
 800f2e0:	ee10 2a10 	vmov	r2, s0
 800f2e4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800f2e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f2ec:	da02      	bge.n	800f2f4 <__ieee754_fmodf+0x20>
 800f2ee:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800f2f2:	dd04      	ble.n	800f2fe <__ieee754_fmodf+0x2a>
 800f2f4:	ee60 0a20 	vmul.f32	s1, s0, s1
 800f2f8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800f2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2fe:	42a3      	cmp	r3, r4
 800f300:	dbfc      	blt.n	800f2fc <__ieee754_fmodf+0x28>
 800f302:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800f306:	d105      	bne.n	800f314 <__ieee754_fmodf+0x40>
 800f308:	4b32      	ldr	r3, [pc, #200]	; (800f3d4 <__ieee754_fmodf+0x100>)
 800f30a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800f30e:	ed93 0a00 	vldr	s0, [r3]
 800f312:	e7f3      	b.n	800f2fc <__ieee754_fmodf+0x28>
 800f314:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800f318:	d13f      	bne.n	800f39a <__ieee754_fmodf+0xc6>
 800f31a:	0219      	lsls	r1, r3, #8
 800f31c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800f320:	2900      	cmp	r1, #0
 800f322:	dc37      	bgt.n	800f394 <__ieee754_fmodf+0xc0>
 800f324:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800f328:	d13d      	bne.n	800f3a6 <__ieee754_fmodf+0xd2>
 800f32a:	0227      	lsls	r7, r4, #8
 800f32c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800f330:	2f00      	cmp	r7, #0
 800f332:	da35      	bge.n	800f3a0 <__ieee754_fmodf+0xcc>
 800f334:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800f338:	bfbb      	ittet	lt
 800f33a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800f33e:	1a12      	sublt	r2, r2, r0
 800f340:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800f344:	4093      	lsllt	r3, r2
 800f346:	bfa8      	it	ge
 800f348:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800f34c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800f350:	bfb5      	itete	lt
 800f352:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800f356:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800f35a:	1a52      	sublt	r2, r2, r1
 800f35c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800f360:	bfb8      	it	lt
 800f362:	4094      	lsllt	r4, r2
 800f364:	1a40      	subs	r0, r0, r1
 800f366:	1b1a      	subs	r2, r3, r4
 800f368:	bb00      	cbnz	r0, 800f3ac <__ieee754_fmodf+0xd8>
 800f36a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800f36e:	bf38      	it	cc
 800f370:	4613      	movcc	r3, r2
 800f372:	2b00      	cmp	r3, #0
 800f374:	d0c8      	beq.n	800f308 <__ieee754_fmodf+0x34>
 800f376:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f37a:	db1f      	blt.n	800f3bc <__ieee754_fmodf+0xe8>
 800f37c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800f380:	db1f      	blt.n	800f3c2 <__ieee754_fmodf+0xee>
 800f382:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800f386:	317f      	adds	r1, #127	; 0x7f
 800f388:	4333      	orrs	r3, r6
 800f38a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800f38e:	ee00 3a10 	vmov	s0, r3
 800f392:	e7b3      	b.n	800f2fc <__ieee754_fmodf+0x28>
 800f394:	3801      	subs	r0, #1
 800f396:	0049      	lsls	r1, r1, #1
 800f398:	e7c2      	b.n	800f320 <__ieee754_fmodf+0x4c>
 800f39a:	15d8      	asrs	r0, r3, #23
 800f39c:	387f      	subs	r0, #127	; 0x7f
 800f39e:	e7c1      	b.n	800f324 <__ieee754_fmodf+0x50>
 800f3a0:	3901      	subs	r1, #1
 800f3a2:	007f      	lsls	r7, r7, #1
 800f3a4:	e7c4      	b.n	800f330 <__ieee754_fmodf+0x5c>
 800f3a6:	15e1      	asrs	r1, r4, #23
 800f3a8:	397f      	subs	r1, #127	; 0x7f
 800f3aa:	e7c3      	b.n	800f334 <__ieee754_fmodf+0x60>
 800f3ac:	2a00      	cmp	r2, #0
 800f3ae:	da02      	bge.n	800f3b6 <__ieee754_fmodf+0xe2>
 800f3b0:	005b      	lsls	r3, r3, #1
 800f3b2:	3801      	subs	r0, #1
 800f3b4:	e7d7      	b.n	800f366 <__ieee754_fmodf+0x92>
 800f3b6:	d0a7      	beq.n	800f308 <__ieee754_fmodf+0x34>
 800f3b8:	0053      	lsls	r3, r2, #1
 800f3ba:	e7fa      	b.n	800f3b2 <__ieee754_fmodf+0xde>
 800f3bc:	005b      	lsls	r3, r3, #1
 800f3be:	3901      	subs	r1, #1
 800f3c0:	e7d9      	b.n	800f376 <__ieee754_fmodf+0xa2>
 800f3c2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800f3c6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800f3ca:	3182      	adds	r1, #130	; 0x82
 800f3cc:	410b      	asrs	r3, r1
 800f3ce:	4333      	orrs	r3, r6
 800f3d0:	e7dd      	b.n	800f38e <__ieee754_fmodf+0xba>
 800f3d2:	bf00      	nop
 800f3d4:	08010324 	.word	0x08010324

0800f3d8 <__ieee754_rem_pio2f>:
 800f3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3da:	ee10 6a10 	vmov	r6, s0
 800f3de:	4b8e      	ldr	r3, [pc, #568]	; (800f618 <__ieee754_rem_pio2f+0x240>)
 800f3e0:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800f3e4:	429d      	cmp	r5, r3
 800f3e6:	b087      	sub	sp, #28
 800f3e8:	eef0 7a40 	vmov.f32	s15, s0
 800f3ec:	4604      	mov	r4, r0
 800f3ee:	dc05      	bgt.n	800f3fc <__ieee754_rem_pio2f+0x24>
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	ed80 0a00 	vstr	s0, [r0]
 800f3f6:	6043      	str	r3, [r0, #4]
 800f3f8:	2000      	movs	r0, #0
 800f3fa:	e01a      	b.n	800f432 <__ieee754_rem_pio2f+0x5a>
 800f3fc:	4b87      	ldr	r3, [pc, #540]	; (800f61c <__ieee754_rem_pio2f+0x244>)
 800f3fe:	429d      	cmp	r5, r3
 800f400:	dc46      	bgt.n	800f490 <__ieee754_rem_pio2f+0xb8>
 800f402:	2e00      	cmp	r6, #0
 800f404:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800f620 <__ieee754_rem_pio2f+0x248>
 800f408:	4b86      	ldr	r3, [pc, #536]	; (800f624 <__ieee754_rem_pio2f+0x24c>)
 800f40a:	f025 050f 	bic.w	r5, r5, #15
 800f40e:	dd1f      	ble.n	800f450 <__ieee754_rem_pio2f+0x78>
 800f410:	429d      	cmp	r5, r3
 800f412:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f416:	d00e      	beq.n	800f436 <__ieee754_rem_pio2f+0x5e>
 800f418:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800f628 <__ieee754_rem_pio2f+0x250>
 800f41c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800f420:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f424:	ed80 0a00 	vstr	s0, [r0]
 800f428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f42c:	2001      	movs	r0, #1
 800f42e:	edc4 7a01 	vstr	s15, [r4, #4]
 800f432:	b007      	add	sp, #28
 800f434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f436:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800f62c <__ieee754_rem_pio2f+0x254>
 800f43a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800f630 <__ieee754_rem_pio2f+0x258>
 800f43e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f442:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800f446:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f44a:	edc0 6a00 	vstr	s13, [r0]
 800f44e:	e7eb      	b.n	800f428 <__ieee754_rem_pio2f+0x50>
 800f450:	429d      	cmp	r5, r3
 800f452:	ee77 7a80 	vadd.f32	s15, s15, s0
 800f456:	d00e      	beq.n	800f476 <__ieee754_rem_pio2f+0x9e>
 800f458:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800f628 <__ieee754_rem_pio2f+0x250>
 800f45c:	ee37 0a87 	vadd.f32	s0, s15, s14
 800f460:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f464:	ed80 0a00 	vstr	s0, [r0]
 800f468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f46c:	f04f 30ff 	mov.w	r0, #4294967295
 800f470:	edc4 7a01 	vstr	s15, [r4, #4]
 800f474:	e7dd      	b.n	800f432 <__ieee754_rem_pio2f+0x5a>
 800f476:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800f62c <__ieee754_rem_pio2f+0x254>
 800f47a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800f630 <__ieee754_rem_pio2f+0x258>
 800f47e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800f482:	ee77 6a87 	vadd.f32	s13, s15, s14
 800f486:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f48a:	edc0 6a00 	vstr	s13, [r0]
 800f48e:	e7eb      	b.n	800f468 <__ieee754_rem_pio2f+0x90>
 800f490:	4b68      	ldr	r3, [pc, #416]	; (800f634 <__ieee754_rem_pio2f+0x25c>)
 800f492:	429d      	cmp	r5, r3
 800f494:	dc72      	bgt.n	800f57c <__ieee754_rem_pio2f+0x1a4>
 800f496:	f000 fbfd 	bl	800fc94 <fabsf>
 800f49a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800f638 <__ieee754_rem_pio2f+0x260>
 800f49e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f4a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f4a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f4aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f4ae:	ee17 0a90 	vmov	r0, s15
 800f4b2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800f620 <__ieee754_rem_pio2f+0x248>
 800f4b6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800f4ba:	281f      	cmp	r0, #31
 800f4bc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800f628 <__ieee754_rem_pio2f+0x250>
 800f4c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4c4:	eeb1 6a47 	vneg.f32	s12, s14
 800f4c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f4cc:	ee16 2a90 	vmov	r2, s13
 800f4d0:	dc1c      	bgt.n	800f50c <__ieee754_rem_pio2f+0x134>
 800f4d2:	495a      	ldr	r1, [pc, #360]	; (800f63c <__ieee754_rem_pio2f+0x264>)
 800f4d4:	1e47      	subs	r7, r0, #1
 800f4d6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800f4da:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800f4de:	428b      	cmp	r3, r1
 800f4e0:	d014      	beq.n	800f50c <__ieee754_rem_pio2f+0x134>
 800f4e2:	6022      	str	r2, [r4, #0]
 800f4e4:	ed94 7a00 	vldr	s14, [r4]
 800f4e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f4ec:	2e00      	cmp	r6, #0
 800f4ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f4f2:	ed84 0a01 	vstr	s0, [r4, #4]
 800f4f6:	da9c      	bge.n	800f432 <__ieee754_rem_pio2f+0x5a>
 800f4f8:	eeb1 7a47 	vneg.f32	s14, s14
 800f4fc:	eeb1 0a40 	vneg.f32	s0, s0
 800f500:	ed84 7a00 	vstr	s14, [r4]
 800f504:	ed84 0a01 	vstr	s0, [r4, #4]
 800f508:	4240      	negs	r0, r0
 800f50a:	e792      	b.n	800f432 <__ieee754_rem_pio2f+0x5a>
 800f50c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800f510:	15eb      	asrs	r3, r5, #23
 800f512:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800f516:	2d08      	cmp	r5, #8
 800f518:	dde3      	ble.n	800f4e2 <__ieee754_rem_pio2f+0x10a>
 800f51a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800f62c <__ieee754_rem_pio2f+0x254>
 800f51e:	eddf 5a44 	vldr	s11, [pc, #272]	; 800f630 <__ieee754_rem_pio2f+0x258>
 800f522:	eef0 6a40 	vmov.f32	s13, s0
 800f526:	eee6 6a27 	vfma.f32	s13, s12, s15
 800f52a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800f52e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800f532:	eef0 7a40 	vmov.f32	s15, s0
 800f536:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800f53a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800f53e:	ee15 2a90 	vmov	r2, s11
 800f542:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800f546:	1a5b      	subs	r3, r3, r1
 800f548:	2b19      	cmp	r3, #25
 800f54a:	dc04      	bgt.n	800f556 <__ieee754_rem_pio2f+0x17e>
 800f54c:	edc4 5a00 	vstr	s11, [r4]
 800f550:	eeb0 0a66 	vmov.f32	s0, s13
 800f554:	e7c6      	b.n	800f4e4 <__ieee754_rem_pio2f+0x10c>
 800f556:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800f640 <__ieee754_rem_pio2f+0x268>
 800f55a:	eeb0 0a66 	vmov.f32	s0, s13
 800f55e:	eea6 0a25 	vfma.f32	s0, s12, s11
 800f562:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800f566:	eddf 6a37 	vldr	s13, [pc, #220]	; 800f644 <__ieee754_rem_pio2f+0x26c>
 800f56a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f56e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800f572:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f576:	ed84 7a00 	vstr	s14, [r4]
 800f57a:	e7b3      	b.n	800f4e4 <__ieee754_rem_pio2f+0x10c>
 800f57c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800f580:	db06      	blt.n	800f590 <__ieee754_rem_pio2f+0x1b8>
 800f582:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f586:	edc0 7a01 	vstr	s15, [r0, #4]
 800f58a:	edc0 7a00 	vstr	s15, [r0]
 800f58e:	e733      	b.n	800f3f8 <__ieee754_rem_pio2f+0x20>
 800f590:	15ea      	asrs	r2, r5, #23
 800f592:	3a86      	subs	r2, #134	; 0x86
 800f594:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800f598:	ee07 3a90 	vmov	s15, r3
 800f59c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f5a0:	eddf 6a29 	vldr	s13, [pc, #164]	; 800f648 <__ieee754_rem_pio2f+0x270>
 800f5a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f5a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f5ac:	ed8d 7a03 	vstr	s14, [sp, #12]
 800f5b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f5b4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f5b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f5bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f5c0:	ed8d 7a04 	vstr	s14, [sp, #16]
 800f5c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f5c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d0:	edcd 7a05 	vstr	s15, [sp, #20]
 800f5d4:	d11e      	bne.n	800f614 <__ieee754_rem_pio2f+0x23c>
 800f5d6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800f5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5de:	bf14      	ite	ne
 800f5e0:	2302      	movne	r3, #2
 800f5e2:	2301      	moveq	r3, #1
 800f5e4:	4919      	ldr	r1, [pc, #100]	; (800f64c <__ieee754_rem_pio2f+0x274>)
 800f5e6:	9101      	str	r1, [sp, #4]
 800f5e8:	2102      	movs	r1, #2
 800f5ea:	9100      	str	r1, [sp, #0]
 800f5ec:	a803      	add	r0, sp, #12
 800f5ee:	4621      	mov	r1, r4
 800f5f0:	f000 f892 	bl	800f718 <__kernel_rem_pio2f>
 800f5f4:	2e00      	cmp	r6, #0
 800f5f6:	f6bf af1c 	bge.w	800f432 <__ieee754_rem_pio2f+0x5a>
 800f5fa:	edd4 7a00 	vldr	s15, [r4]
 800f5fe:	eef1 7a67 	vneg.f32	s15, s15
 800f602:	edc4 7a00 	vstr	s15, [r4]
 800f606:	edd4 7a01 	vldr	s15, [r4, #4]
 800f60a:	eef1 7a67 	vneg.f32	s15, s15
 800f60e:	edc4 7a01 	vstr	s15, [r4, #4]
 800f612:	e779      	b.n	800f508 <__ieee754_rem_pio2f+0x130>
 800f614:	2303      	movs	r3, #3
 800f616:	e7e5      	b.n	800f5e4 <__ieee754_rem_pio2f+0x20c>
 800f618:	3f490fd8 	.word	0x3f490fd8
 800f61c:	4016cbe3 	.word	0x4016cbe3
 800f620:	3fc90f80 	.word	0x3fc90f80
 800f624:	3fc90fd0 	.word	0x3fc90fd0
 800f628:	37354443 	.word	0x37354443
 800f62c:	37354400 	.word	0x37354400
 800f630:	2e85a308 	.word	0x2e85a308
 800f634:	43490f80 	.word	0x43490f80
 800f638:	3f22f984 	.word	0x3f22f984
 800f63c:	0801032c 	.word	0x0801032c
 800f640:	2e85a300 	.word	0x2e85a300
 800f644:	248d3132 	.word	0x248d3132
 800f648:	43800000 	.word	0x43800000
 800f64c:	080103ac 	.word	0x080103ac

0800f650 <__ieee754_sqrtf>:
 800f650:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f654:	4770      	bx	lr
	...

0800f658 <__kernel_cosf>:
 800f658:	ee10 3a10 	vmov	r3, s0
 800f65c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f660:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800f664:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800f668:	da05      	bge.n	800f676 <__kernel_cosf+0x1e>
 800f66a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800f66e:	ee17 2a90 	vmov	r2, s15
 800f672:	2a00      	cmp	r2, #0
 800f674:	d03d      	beq.n	800f6f2 <__kernel_cosf+0x9a>
 800f676:	ee60 5a00 	vmul.f32	s11, s0, s0
 800f67a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800f6f8 <__kernel_cosf+0xa0>
 800f67e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800f6fc <__kernel_cosf+0xa4>
 800f682:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800f700 <__kernel_cosf+0xa8>
 800f686:	4a1f      	ldr	r2, [pc, #124]	; (800f704 <__kernel_cosf+0xac>)
 800f688:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f68c:	4293      	cmp	r3, r2
 800f68e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800f708 <__kernel_cosf+0xb0>
 800f692:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f696:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800f70c <__kernel_cosf+0xb4>
 800f69a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800f69e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800f710 <__kernel_cosf+0xb8>
 800f6a2:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f6a6:	eeb0 7a66 	vmov.f32	s14, s13
 800f6aa:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800f6ae:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800f6b2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800f6b6:	ee67 6a25 	vmul.f32	s13, s14, s11
 800f6ba:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800f6be:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f6c2:	dc04      	bgt.n	800f6ce <__kernel_cosf+0x76>
 800f6c4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800f6c8:	ee36 0a47 	vsub.f32	s0, s12, s14
 800f6cc:	4770      	bx	lr
 800f6ce:	4a11      	ldr	r2, [pc, #68]	; (800f714 <__kernel_cosf+0xbc>)
 800f6d0:	4293      	cmp	r3, r2
 800f6d2:	bfda      	itte	le
 800f6d4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800f6d8:	ee06 3a90 	vmovle	s13, r3
 800f6dc:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800f6e0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f6e4:	ee36 0a66 	vsub.f32	s0, s12, s13
 800f6e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6ec:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f6f0:	4770      	bx	lr
 800f6f2:	eeb0 0a46 	vmov.f32	s0, s12
 800f6f6:	4770      	bx	lr
 800f6f8:	ad47d74e 	.word	0xad47d74e
 800f6fc:	310f74f6 	.word	0x310f74f6
 800f700:	3d2aaaab 	.word	0x3d2aaaab
 800f704:	3e999999 	.word	0x3e999999
 800f708:	b493f27c 	.word	0xb493f27c
 800f70c:	37d00d01 	.word	0x37d00d01
 800f710:	bab60b61 	.word	0xbab60b61
 800f714:	3f480000 	.word	0x3f480000

0800f718 <__kernel_rem_pio2f>:
 800f718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f71c:	ed2d 8b04 	vpush	{d8-d9}
 800f720:	b0d9      	sub	sp, #356	; 0x164
 800f722:	4688      	mov	r8, r1
 800f724:	9002      	str	r0, [sp, #8]
 800f726:	49bb      	ldr	r1, [pc, #748]	; (800fa14 <__kernel_rem_pio2f+0x2fc>)
 800f728:	9866      	ldr	r0, [sp, #408]	; 0x198
 800f72a:	9301      	str	r3, [sp, #4]
 800f72c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800f730:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800f734:	1e59      	subs	r1, r3, #1
 800f736:	1d13      	adds	r3, r2, #4
 800f738:	db27      	blt.n	800f78a <__kernel_rem_pio2f+0x72>
 800f73a:	f1b2 0b03 	subs.w	fp, r2, #3
 800f73e:	bf48      	it	mi
 800f740:	f102 0b04 	addmi.w	fp, r2, #4
 800f744:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800f748:	1c45      	adds	r5, r0, #1
 800f74a:	00ec      	lsls	r4, r5, #3
 800f74c:	1a47      	subs	r7, r0, r1
 800f74e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800f752:	9403      	str	r4, [sp, #12]
 800f754:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800f758:	eb0a 0c01 	add.w	ip, sl, r1
 800f75c:	ae1c      	add	r6, sp, #112	; 0x70
 800f75e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800f762:	2400      	movs	r4, #0
 800f764:	4564      	cmp	r4, ip
 800f766:	dd12      	ble.n	800f78e <__kernel_rem_pio2f+0x76>
 800f768:	9b01      	ldr	r3, [sp, #4]
 800f76a:	ac1c      	add	r4, sp, #112	; 0x70
 800f76c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800f770:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800f774:	f04f 0c00 	mov.w	ip, #0
 800f778:	45d4      	cmp	ip, sl
 800f77a:	dc27      	bgt.n	800f7cc <__kernel_rem_pio2f+0xb4>
 800f77c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800f780:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800f784:	4627      	mov	r7, r4
 800f786:	2600      	movs	r6, #0
 800f788:	e016      	b.n	800f7b8 <__kernel_rem_pio2f+0xa0>
 800f78a:	2000      	movs	r0, #0
 800f78c:	e7dc      	b.n	800f748 <__kernel_rem_pio2f+0x30>
 800f78e:	42e7      	cmn	r7, r4
 800f790:	bf5d      	ittte	pl
 800f792:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800f796:	ee07 3a90 	vmovpl	s15, r3
 800f79a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f79e:	eef0 7a47 	vmovmi.f32	s15, s14
 800f7a2:	ece6 7a01 	vstmia	r6!, {s15}
 800f7a6:	3401      	adds	r4, #1
 800f7a8:	e7dc      	b.n	800f764 <__kernel_rem_pio2f+0x4c>
 800f7aa:	ecf9 6a01 	vldmia	r9!, {s13}
 800f7ae:	ed97 7a00 	vldr	s14, [r7]
 800f7b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f7b6:	3601      	adds	r6, #1
 800f7b8:	428e      	cmp	r6, r1
 800f7ba:	f1a7 0704 	sub.w	r7, r7, #4
 800f7be:	ddf4      	ble.n	800f7aa <__kernel_rem_pio2f+0x92>
 800f7c0:	eceb 7a01 	vstmia	fp!, {s15}
 800f7c4:	f10c 0c01 	add.w	ip, ip, #1
 800f7c8:	3404      	adds	r4, #4
 800f7ca:	e7d5      	b.n	800f778 <__kernel_rem_pio2f+0x60>
 800f7cc:	ab08      	add	r3, sp, #32
 800f7ce:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800f7d2:	eddf 8a93 	vldr	s17, [pc, #588]	; 800fa20 <__kernel_rem_pio2f+0x308>
 800f7d6:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800fa1c <__kernel_rem_pio2f+0x304>
 800f7da:	9304      	str	r3, [sp, #16]
 800f7dc:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800f7e0:	4656      	mov	r6, sl
 800f7e2:	00b3      	lsls	r3, r6, #2
 800f7e4:	9305      	str	r3, [sp, #20]
 800f7e6:	ab58      	add	r3, sp, #352	; 0x160
 800f7e8:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800f7ec:	ac08      	add	r4, sp, #32
 800f7ee:	ab44      	add	r3, sp, #272	; 0x110
 800f7f0:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800f7f4:	46a4      	mov	ip, r4
 800f7f6:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800f7fa:	4637      	mov	r7, r6
 800f7fc:	2f00      	cmp	r7, #0
 800f7fe:	f1a0 0004 	sub.w	r0, r0, #4
 800f802:	dc4f      	bgt.n	800f8a4 <__kernel_rem_pio2f+0x18c>
 800f804:	4628      	mov	r0, r5
 800f806:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800f80a:	f000 fa8d 	bl	800fd28 <scalbnf>
 800f80e:	eeb0 8a40 	vmov.f32	s16, s0
 800f812:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800f816:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f81a:	f000 fa43 	bl	800fca4 <floorf>
 800f81e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800f822:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f826:	2d00      	cmp	r5, #0
 800f828:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800f82c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f830:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800f834:	ee17 9a90 	vmov	r9, s15
 800f838:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f83c:	dd44      	ble.n	800f8c8 <__kernel_rem_pio2f+0x1b0>
 800f83e:	f106 3cff 	add.w	ip, r6, #4294967295
 800f842:	ab08      	add	r3, sp, #32
 800f844:	f1c5 0e08 	rsb	lr, r5, #8
 800f848:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800f84c:	fa47 f00e 	asr.w	r0, r7, lr
 800f850:	4481      	add	r9, r0
 800f852:	fa00 f00e 	lsl.w	r0, r0, lr
 800f856:	1a3f      	subs	r7, r7, r0
 800f858:	f1c5 0007 	rsb	r0, r5, #7
 800f85c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800f860:	4107      	asrs	r7, r0
 800f862:	2f00      	cmp	r7, #0
 800f864:	dd3f      	ble.n	800f8e6 <__kernel_rem_pio2f+0x1ce>
 800f866:	f04f 0e00 	mov.w	lr, #0
 800f86a:	f109 0901 	add.w	r9, r9, #1
 800f86e:	4673      	mov	r3, lr
 800f870:	4576      	cmp	r6, lr
 800f872:	dc6b      	bgt.n	800f94c <__kernel_rem_pio2f+0x234>
 800f874:	2d00      	cmp	r5, #0
 800f876:	dd04      	ble.n	800f882 <__kernel_rem_pio2f+0x16a>
 800f878:	2d01      	cmp	r5, #1
 800f87a:	d078      	beq.n	800f96e <__kernel_rem_pio2f+0x256>
 800f87c:	2d02      	cmp	r5, #2
 800f87e:	f000 8081 	beq.w	800f984 <__kernel_rem_pio2f+0x26c>
 800f882:	2f02      	cmp	r7, #2
 800f884:	d12f      	bne.n	800f8e6 <__kernel_rem_pio2f+0x1ce>
 800f886:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f88a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f88e:	b353      	cbz	r3, 800f8e6 <__kernel_rem_pio2f+0x1ce>
 800f890:	4628      	mov	r0, r5
 800f892:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800f896:	f000 fa47 	bl	800fd28 <scalbnf>
 800f89a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800f89e:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f8a2:	e020      	b.n	800f8e6 <__kernel_rem_pio2f+0x1ce>
 800f8a4:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f8a8:	3f01      	subs	r7, #1
 800f8aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f8ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f8b2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f8b6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f8ba:	ecac 0a01 	vstmia	ip!, {s0}
 800f8be:	ed90 0a00 	vldr	s0, [r0]
 800f8c2:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f8c6:	e799      	b.n	800f7fc <__kernel_rem_pio2f+0xe4>
 800f8c8:	d105      	bne.n	800f8d6 <__kernel_rem_pio2f+0x1be>
 800f8ca:	1e70      	subs	r0, r6, #1
 800f8cc:	ab08      	add	r3, sp, #32
 800f8ce:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800f8d2:	11ff      	asrs	r7, r7, #7
 800f8d4:	e7c5      	b.n	800f862 <__kernel_rem_pio2f+0x14a>
 800f8d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f8da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f8de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8e2:	da31      	bge.n	800f948 <__kernel_rem_pio2f+0x230>
 800f8e4:	2700      	movs	r7, #0
 800f8e6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f8ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ee:	f040 809b 	bne.w	800fa28 <__kernel_rem_pio2f+0x310>
 800f8f2:	1e74      	subs	r4, r6, #1
 800f8f4:	46a4      	mov	ip, r4
 800f8f6:	2000      	movs	r0, #0
 800f8f8:	45d4      	cmp	ip, sl
 800f8fa:	da4a      	bge.n	800f992 <__kernel_rem_pio2f+0x27a>
 800f8fc:	2800      	cmp	r0, #0
 800f8fe:	d07a      	beq.n	800f9f6 <__kernel_rem_pio2f+0x2de>
 800f900:	ab08      	add	r3, sp, #32
 800f902:	3d08      	subs	r5, #8
 800f904:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	f000 8081 	beq.w	800fa10 <__kernel_rem_pio2f+0x2f8>
 800f90e:	4628      	mov	r0, r5
 800f910:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f914:	00a5      	lsls	r5, r4, #2
 800f916:	f000 fa07 	bl	800fd28 <scalbnf>
 800f91a:	aa44      	add	r2, sp, #272	; 0x110
 800f91c:	1d2b      	adds	r3, r5, #4
 800f91e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800fa20 <__kernel_rem_pio2f+0x308>
 800f922:	18d1      	adds	r1, r2, r3
 800f924:	4622      	mov	r2, r4
 800f926:	2a00      	cmp	r2, #0
 800f928:	f280 80ae 	bge.w	800fa88 <__kernel_rem_pio2f+0x370>
 800f92c:	4622      	mov	r2, r4
 800f92e:	2a00      	cmp	r2, #0
 800f930:	f2c0 80cc 	blt.w	800facc <__kernel_rem_pio2f+0x3b4>
 800f934:	a944      	add	r1, sp, #272	; 0x110
 800f936:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800f93a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800fa18 <__kernel_rem_pio2f+0x300>
 800f93e:	eddf 7a39 	vldr	s15, [pc, #228]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800f942:	2000      	movs	r0, #0
 800f944:	1aa1      	subs	r1, r4, r2
 800f946:	e0b6      	b.n	800fab6 <__kernel_rem_pio2f+0x39e>
 800f948:	2702      	movs	r7, #2
 800f94a:	e78c      	b.n	800f866 <__kernel_rem_pio2f+0x14e>
 800f94c:	6820      	ldr	r0, [r4, #0]
 800f94e:	b94b      	cbnz	r3, 800f964 <__kernel_rem_pio2f+0x24c>
 800f950:	b118      	cbz	r0, 800f95a <__kernel_rem_pio2f+0x242>
 800f952:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800f956:	6020      	str	r0, [r4, #0]
 800f958:	2001      	movs	r0, #1
 800f95a:	f10e 0e01 	add.w	lr, lr, #1
 800f95e:	3404      	adds	r4, #4
 800f960:	4603      	mov	r3, r0
 800f962:	e785      	b.n	800f870 <__kernel_rem_pio2f+0x158>
 800f964:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800f968:	6020      	str	r0, [r4, #0]
 800f96a:	4618      	mov	r0, r3
 800f96c:	e7f5      	b.n	800f95a <__kernel_rem_pio2f+0x242>
 800f96e:	1e74      	subs	r4, r6, #1
 800f970:	a808      	add	r0, sp, #32
 800f972:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800f976:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800f97a:	f10d 0c20 	add.w	ip, sp, #32
 800f97e:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800f982:	e77e      	b.n	800f882 <__kernel_rem_pio2f+0x16a>
 800f984:	1e74      	subs	r4, r6, #1
 800f986:	a808      	add	r0, sp, #32
 800f988:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800f98c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800f990:	e7f3      	b.n	800f97a <__kernel_rem_pio2f+0x262>
 800f992:	ab08      	add	r3, sp, #32
 800f994:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800f998:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f99c:	4318      	orrs	r0, r3
 800f99e:	e7ab      	b.n	800f8f8 <__kernel_rem_pio2f+0x1e0>
 800f9a0:	f10c 0c01 	add.w	ip, ip, #1
 800f9a4:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800f9a8:	2c00      	cmp	r4, #0
 800f9aa:	d0f9      	beq.n	800f9a0 <__kernel_rem_pio2f+0x288>
 800f9ac:	9b05      	ldr	r3, [sp, #20]
 800f9ae:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800f9b2:	eb0d 0003 	add.w	r0, sp, r3
 800f9b6:	9b01      	ldr	r3, [sp, #4]
 800f9b8:	18f4      	adds	r4, r6, r3
 800f9ba:	ab1c      	add	r3, sp, #112	; 0x70
 800f9bc:	1c77      	adds	r7, r6, #1
 800f9be:	384c      	subs	r0, #76	; 0x4c
 800f9c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f9c4:	4466      	add	r6, ip
 800f9c6:	42be      	cmp	r6, r7
 800f9c8:	f6ff af0b 	blt.w	800f7e2 <__kernel_rem_pio2f+0xca>
 800f9cc:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800f9d0:	f8dd e008 	ldr.w	lr, [sp, #8]
 800f9d4:	ee07 3a90 	vmov	s15, r3
 800f9d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9dc:	f04f 0c00 	mov.w	ip, #0
 800f9e0:	ece4 7a01 	vstmia	r4!, {s15}
 800f9e4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800f9e8:	46a1      	mov	r9, r4
 800f9ea:	458c      	cmp	ip, r1
 800f9ec:	dd07      	ble.n	800f9fe <__kernel_rem_pio2f+0x2e6>
 800f9ee:	ece0 7a01 	vstmia	r0!, {s15}
 800f9f2:	3701      	adds	r7, #1
 800f9f4:	e7e7      	b.n	800f9c6 <__kernel_rem_pio2f+0x2ae>
 800f9f6:	9804      	ldr	r0, [sp, #16]
 800f9f8:	f04f 0c01 	mov.w	ip, #1
 800f9fc:	e7d2      	b.n	800f9a4 <__kernel_rem_pio2f+0x28c>
 800f9fe:	ecfe 6a01 	vldmia	lr!, {s13}
 800fa02:	ed39 7a01 	vldmdb	r9!, {s14}
 800fa06:	f10c 0c01 	add.w	ip, ip, #1
 800fa0a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fa0e:	e7ec      	b.n	800f9ea <__kernel_rem_pio2f+0x2d2>
 800fa10:	3c01      	subs	r4, #1
 800fa12:	e775      	b.n	800f900 <__kernel_rem_pio2f+0x1e8>
 800fa14:	080106f0 	.word	0x080106f0
 800fa18:	080106c4 	.word	0x080106c4
 800fa1c:	43800000 	.word	0x43800000
 800fa20:	3b800000 	.word	0x3b800000
 800fa24:	00000000 	.word	0x00000000
 800fa28:	9b03      	ldr	r3, [sp, #12]
 800fa2a:	eeb0 0a48 	vmov.f32	s0, s16
 800fa2e:	1a98      	subs	r0, r3, r2
 800fa30:	f000 f97a 	bl	800fd28 <scalbnf>
 800fa34:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800fa1c <__kernel_rem_pio2f+0x304>
 800fa38:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800fa3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa40:	db19      	blt.n	800fa76 <__kernel_rem_pio2f+0x35e>
 800fa42:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800fa20 <__kernel_rem_pio2f+0x308>
 800fa46:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fa4a:	aa08      	add	r2, sp, #32
 800fa4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fa50:	1c74      	adds	r4, r6, #1
 800fa52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa56:	3508      	adds	r5, #8
 800fa58:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800fa5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fa60:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fa64:	ee10 3a10 	vmov	r3, s0
 800fa68:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800fa6c:	ee17 3a90 	vmov	r3, s15
 800fa70:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800fa74:	e74b      	b.n	800f90e <__kernel_rem_pio2f+0x1f6>
 800fa76:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fa7a:	aa08      	add	r2, sp, #32
 800fa7c:	ee10 3a10 	vmov	r3, s0
 800fa80:	4634      	mov	r4, r6
 800fa82:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800fa86:	e742      	b.n	800f90e <__kernel_rem_pio2f+0x1f6>
 800fa88:	a808      	add	r0, sp, #32
 800fa8a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800fa8e:	9001      	str	r0, [sp, #4]
 800fa90:	ee07 0a90 	vmov	s15, r0
 800fa94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa98:	3a01      	subs	r2, #1
 800fa9a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800fa9e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800faa2:	ed61 7a01 	vstmdb	r1!, {s15}
 800faa6:	e73e      	b.n	800f926 <__kernel_rem_pio2f+0x20e>
 800faa8:	ecfc 6a01 	vldmia	ip!, {s13}
 800faac:	ecb6 7a01 	vldmia	r6!, {s14}
 800fab0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fab4:	3001      	adds	r0, #1
 800fab6:	4550      	cmp	r0, sl
 800fab8:	dc01      	bgt.n	800fabe <__kernel_rem_pio2f+0x3a6>
 800faba:	4288      	cmp	r0, r1
 800fabc:	ddf4      	ble.n	800faa8 <__kernel_rem_pio2f+0x390>
 800fabe:	a858      	add	r0, sp, #352	; 0x160
 800fac0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fac4:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800fac8:	3a01      	subs	r2, #1
 800faca:	e730      	b.n	800f92e <__kernel_rem_pio2f+0x216>
 800facc:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800face:	2a02      	cmp	r2, #2
 800fad0:	dc09      	bgt.n	800fae6 <__kernel_rem_pio2f+0x3ce>
 800fad2:	2a00      	cmp	r2, #0
 800fad4:	dc2a      	bgt.n	800fb2c <__kernel_rem_pio2f+0x414>
 800fad6:	d043      	beq.n	800fb60 <__kernel_rem_pio2f+0x448>
 800fad8:	f009 0007 	and.w	r0, r9, #7
 800fadc:	b059      	add	sp, #356	; 0x164
 800fade:	ecbd 8b04 	vpop	{d8-d9}
 800fae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae6:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800fae8:	2b03      	cmp	r3, #3
 800faea:	d1f5      	bne.n	800fad8 <__kernel_rem_pio2f+0x3c0>
 800faec:	ab30      	add	r3, sp, #192	; 0xc0
 800faee:	442b      	add	r3, r5
 800faf0:	461a      	mov	r2, r3
 800faf2:	4619      	mov	r1, r3
 800faf4:	4620      	mov	r0, r4
 800faf6:	2800      	cmp	r0, #0
 800faf8:	f1a1 0104 	sub.w	r1, r1, #4
 800fafc:	dc51      	bgt.n	800fba2 <__kernel_rem_pio2f+0x48a>
 800fafe:	4621      	mov	r1, r4
 800fb00:	2901      	cmp	r1, #1
 800fb02:	f1a2 0204 	sub.w	r2, r2, #4
 800fb06:	dc5c      	bgt.n	800fbc2 <__kernel_rem_pio2f+0x4aa>
 800fb08:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800fb0c:	3304      	adds	r3, #4
 800fb0e:	2c01      	cmp	r4, #1
 800fb10:	dc67      	bgt.n	800fbe2 <__kernel_rem_pio2f+0x4ca>
 800fb12:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800fb16:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800fb1a:	2f00      	cmp	r7, #0
 800fb1c:	d167      	bne.n	800fbee <__kernel_rem_pio2f+0x4d6>
 800fb1e:	edc8 6a00 	vstr	s13, [r8]
 800fb22:	ed88 7a01 	vstr	s14, [r8, #4]
 800fb26:	edc8 7a02 	vstr	s15, [r8, #8]
 800fb2a:	e7d5      	b.n	800fad8 <__kernel_rem_pio2f+0x3c0>
 800fb2c:	aa30      	add	r2, sp, #192	; 0xc0
 800fb2e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800fb32:	4413      	add	r3, r2
 800fb34:	4622      	mov	r2, r4
 800fb36:	2a00      	cmp	r2, #0
 800fb38:	da24      	bge.n	800fb84 <__kernel_rem_pio2f+0x46c>
 800fb3a:	b34f      	cbz	r7, 800fb90 <__kernel_rem_pio2f+0x478>
 800fb3c:	eef1 7a47 	vneg.f32	s15, s14
 800fb40:	edc8 7a00 	vstr	s15, [r8]
 800fb44:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800fb48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb4c:	aa31      	add	r2, sp, #196	; 0xc4
 800fb4e:	2301      	movs	r3, #1
 800fb50:	429c      	cmp	r4, r3
 800fb52:	da20      	bge.n	800fb96 <__kernel_rem_pio2f+0x47e>
 800fb54:	b10f      	cbz	r7, 800fb5a <__kernel_rem_pio2f+0x442>
 800fb56:	eef1 7a67 	vneg.f32	s15, s15
 800fb5a:	edc8 7a01 	vstr	s15, [r8, #4]
 800fb5e:	e7bb      	b.n	800fad8 <__kernel_rem_pio2f+0x3c0>
 800fb60:	aa30      	add	r2, sp, #192	; 0xc0
 800fb62:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800fa24 <__kernel_rem_pio2f+0x30c>
 800fb66:	4413      	add	r3, r2
 800fb68:	2c00      	cmp	r4, #0
 800fb6a:	da05      	bge.n	800fb78 <__kernel_rem_pio2f+0x460>
 800fb6c:	b10f      	cbz	r7, 800fb72 <__kernel_rem_pio2f+0x45a>
 800fb6e:	eef1 7a67 	vneg.f32	s15, s15
 800fb72:	edc8 7a00 	vstr	s15, [r8]
 800fb76:	e7af      	b.n	800fad8 <__kernel_rem_pio2f+0x3c0>
 800fb78:	ed33 7a01 	vldmdb	r3!, {s14}
 800fb7c:	3c01      	subs	r4, #1
 800fb7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fb82:	e7f1      	b.n	800fb68 <__kernel_rem_pio2f+0x450>
 800fb84:	ed73 7a01 	vldmdb	r3!, {s15}
 800fb88:	3a01      	subs	r2, #1
 800fb8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fb8e:	e7d2      	b.n	800fb36 <__kernel_rem_pio2f+0x41e>
 800fb90:	eef0 7a47 	vmov.f32	s15, s14
 800fb94:	e7d4      	b.n	800fb40 <__kernel_rem_pio2f+0x428>
 800fb96:	ecb2 7a01 	vldmia	r2!, {s14}
 800fb9a:	3301      	adds	r3, #1
 800fb9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fba0:	e7d6      	b.n	800fb50 <__kernel_rem_pio2f+0x438>
 800fba2:	edd1 7a00 	vldr	s15, [r1]
 800fba6:	edd1 6a01 	vldr	s13, [r1, #4]
 800fbaa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fbae:	3801      	subs	r0, #1
 800fbb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbb4:	ed81 7a00 	vstr	s14, [r1]
 800fbb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fbbc:	edc1 7a01 	vstr	s15, [r1, #4]
 800fbc0:	e799      	b.n	800faf6 <__kernel_rem_pio2f+0x3de>
 800fbc2:	edd2 7a00 	vldr	s15, [r2]
 800fbc6:	edd2 6a01 	vldr	s13, [r2, #4]
 800fbca:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fbce:	3901      	subs	r1, #1
 800fbd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbd4:	ed82 7a00 	vstr	s14, [r2]
 800fbd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fbdc:	edc2 7a01 	vstr	s15, [r2, #4]
 800fbe0:	e78e      	b.n	800fb00 <__kernel_rem_pio2f+0x3e8>
 800fbe2:	ed33 7a01 	vldmdb	r3!, {s14}
 800fbe6:	3c01      	subs	r4, #1
 800fbe8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fbec:	e78f      	b.n	800fb0e <__kernel_rem_pio2f+0x3f6>
 800fbee:	eef1 6a66 	vneg.f32	s13, s13
 800fbf2:	eeb1 7a47 	vneg.f32	s14, s14
 800fbf6:	edc8 6a00 	vstr	s13, [r8]
 800fbfa:	ed88 7a01 	vstr	s14, [r8, #4]
 800fbfe:	eef1 7a67 	vneg.f32	s15, s15
 800fc02:	e790      	b.n	800fb26 <__kernel_rem_pio2f+0x40e>

0800fc04 <__kernel_sinf>:
 800fc04:	ee10 3a10 	vmov	r3, s0
 800fc08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fc0c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800fc10:	da04      	bge.n	800fc1c <__kernel_sinf+0x18>
 800fc12:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fc16:	ee17 3a90 	vmov	r3, s15
 800fc1a:	b35b      	cbz	r3, 800fc74 <__kernel_sinf+0x70>
 800fc1c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800fc20:	eddf 7a15 	vldr	s15, [pc, #84]	; 800fc78 <__kernel_sinf+0x74>
 800fc24:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800fc7c <__kernel_sinf+0x78>
 800fc28:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fc2c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800fc80 <__kernel_sinf+0x7c>
 800fc30:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fc34:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800fc84 <__kernel_sinf+0x80>
 800fc38:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fc3c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800fc88 <__kernel_sinf+0x84>
 800fc40:	ee60 6a07 	vmul.f32	s13, s0, s14
 800fc44:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fc48:	b930      	cbnz	r0, 800fc58 <__kernel_sinf+0x54>
 800fc4a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800fc8c <__kernel_sinf+0x88>
 800fc4e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fc52:	eea6 0a26 	vfma.f32	s0, s12, s13
 800fc56:	4770      	bx	lr
 800fc58:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800fc5c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800fc60:	eee0 7a86 	vfma.f32	s15, s1, s12
 800fc64:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800fc68:	eddf 7a09 	vldr	s15, [pc, #36]	; 800fc90 <__kernel_sinf+0x8c>
 800fc6c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800fc70:	ee30 0a60 	vsub.f32	s0, s0, s1
 800fc74:	4770      	bx	lr
 800fc76:	bf00      	nop
 800fc78:	2f2ec9d3 	.word	0x2f2ec9d3
 800fc7c:	b2d72f34 	.word	0xb2d72f34
 800fc80:	3638ef1b 	.word	0x3638ef1b
 800fc84:	b9500d01 	.word	0xb9500d01
 800fc88:	3c088889 	.word	0x3c088889
 800fc8c:	be2aaaab 	.word	0xbe2aaaab
 800fc90:	3e2aaaab 	.word	0x3e2aaaab

0800fc94 <fabsf>:
 800fc94:	ee10 3a10 	vmov	r3, s0
 800fc98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fc9c:	ee00 3a10 	vmov	s0, r3
 800fca0:	4770      	bx	lr
	...

0800fca4 <floorf>:
 800fca4:	ee10 3a10 	vmov	r3, s0
 800fca8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fcac:	3a7f      	subs	r2, #127	; 0x7f
 800fcae:	2a16      	cmp	r2, #22
 800fcb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fcb4:	dc2a      	bgt.n	800fd0c <floorf+0x68>
 800fcb6:	2a00      	cmp	r2, #0
 800fcb8:	da11      	bge.n	800fcde <floorf+0x3a>
 800fcba:	eddf 7a18 	vldr	s15, [pc, #96]	; 800fd1c <floorf+0x78>
 800fcbe:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fcc2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fcc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcca:	dd05      	ble.n	800fcd8 <floorf+0x34>
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	da23      	bge.n	800fd18 <floorf+0x74>
 800fcd0:	4a13      	ldr	r2, [pc, #76]	; (800fd20 <floorf+0x7c>)
 800fcd2:	2900      	cmp	r1, #0
 800fcd4:	bf18      	it	ne
 800fcd6:	4613      	movne	r3, r2
 800fcd8:	ee00 3a10 	vmov	s0, r3
 800fcdc:	4770      	bx	lr
 800fcde:	4911      	ldr	r1, [pc, #68]	; (800fd24 <floorf+0x80>)
 800fce0:	4111      	asrs	r1, r2
 800fce2:	420b      	tst	r3, r1
 800fce4:	d0fa      	beq.n	800fcdc <floorf+0x38>
 800fce6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800fd1c <floorf+0x78>
 800fcea:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fcee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf6:	ddef      	ble.n	800fcd8 <floorf+0x34>
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	bfbe      	ittt	lt
 800fcfc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800fd00:	fa40 f202 	asrlt.w	r2, r0, r2
 800fd04:	189b      	addlt	r3, r3, r2
 800fd06:	ea23 0301 	bic.w	r3, r3, r1
 800fd0a:	e7e5      	b.n	800fcd8 <floorf+0x34>
 800fd0c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800fd10:	d3e4      	bcc.n	800fcdc <floorf+0x38>
 800fd12:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fd16:	4770      	bx	lr
 800fd18:	2300      	movs	r3, #0
 800fd1a:	e7dd      	b.n	800fcd8 <floorf+0x34>
 800fd1c:	7149f2ca 	.word	0x7149f2ca
 800fd20:	bf800000 	.word	0xbf800000
 800fd24:	007fffff 	.word	0x007fffff

0800fd28 <scalbnf>:
 800fd28:	ee10 3a10 	vmov	r3, s0
 800fd2c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800fd30:	d025      	beq.n	800fd7e <scalbnf+0x56>
 800fd32:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fd36:	d302      	bcc.n	800fd3e <scalbnf+0x16>
 800fd38:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fd3c:	4770      	bx	lr
 800fd3e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800fd42:	d122      	bne.n	800fd8a <scalbnf+0x62>
 800fd44:	4b2a      	ldr	r3, [pc, #168]	; (800fdf0 <scalbnf+0xc8>)
 800fd46:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800fdf4 <scalbnf+0xcc>
 800fd4a:	4298      	cmp	r0, r3
 800fd4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fd50:	db16      	blt.n	800fd80 <scalbnf+0x58>
 800fd52:	ee10 3a10 	vmov	r3, s0
 800fd56:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fd5a:	3a19      	subs	r2, #25
 800fd5c:	4402      	add	r2, r0
 800fd5e:	2afe      	cmp	r2, #254	; 0xfe
 800fd60:	dd15      	ble.n	800fd8e <scalbnf+0x66>
 800fd62:	ee10 3a10 	vmov	r3, s0
 800fd66:	eddf 7a24 	vldr	s15, [pc, #144]	; 800fdf8 <scalbnf+0xd0>
 800fd6a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800fdfc <scalbnf+0xd4>
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	eeb0 7a67 	vmov.f32	s14, s15
 800fd74:	bfb8      	it	lt
 800fd76:	eef0 7a66 	vmovlt.f32	s15, s13
 800fd7a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800fd7e:	4770      	bx	lr
 800fd80:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800fe00 <scalbnf+0xd8>
 800fd84:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fd88:	4770      	bx	lr
 800fd8a:	0dd2      	lsrs	r2, r2, #23
 800fd8c:	e7e6      	b.n	800fd5c <scalbnf+0x34>
 800fd8e:	2a00      	cmp	r2, #0
 800fd90:	dd06      	ble.n	800fda0 <scalbnf+0x78>
 800fd92:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fd96:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800fd9a:	ee00 3a10 	vmov	s0, r3
 800fd9e:	4770      	bx	lr
 800fda0:	f112 0f16 	cmn.w	r2, #22
 800fda4:	da1a      	bge.n	800fddc <scalbnf+0xb4>
 800fda6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fdaa:	4298      	cmp	r0, r3
 800fdac:	ee10 3a10 	vmov	r3, s0
 800fdb0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fdb4:	dd0a      	ble.n	800fdcc <scalbnf+0xa4>
 800fdb6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800fdf8 <scalbnf+0xd0>
 800fdba:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800fdfc <scalbnf+0xd4>
 800fdbe:	eef0 7a40 	vmov.f32	s15, s0
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	bf18      	it	ne
 800fdc6:	eeb0 0a47 	vmovne.f32	s0, s14
 800fdca:	e7db      	b.n	800fd84 <scalbnf+0x5c>
 800fdcc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800fe00 <scalbnf+0xd8>
 800fdd0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800fe04 <scalbnf+0xdc>
 800fdd4:	eef0 7a40 	vmov.f32	s15, s0
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	e7f3      	b.n	800fdc4 <scalbnf+0x9c>
 800fddc:	3219      	adds	r2, #25
 800fdde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fde2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800fde6:	eddf 7a08 	vldr	s15, [pc, #32]	; 800fe08 <scalbnf+0xe0>
 800fdea:	ee07 3a10 	vmov	s14, r3
 800fdee:	e7c4      	b.n	800fd7a <scalbnf+0x52>
 800fdf0:	ffff3cb0 	.word	0xffff3cb0
 800fdf4:	4c000000 	.word	0x4c000000
 800fdf8:	7149f2ca 	.word	0x7149f2ca
 800fdfc:	f149f2ca 	.word	0xf149f2ca
 800fe00:	0da24260 	.word	0x0da24260
 800fe04:	8da24260 	.word	0x8da24260
 800fe08:	33000000 	.word	0x33000000

0800fe0c <_init>:
 800fe0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe0e:	bf00      	nop
 800fe10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe12:	bc08      	pop	{r3}
 800fe14:	469e      	mov	lr, r3
 800fe16:	4770      	bx	lr

0800fe18 <_fini>:
 800fe18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe1a:	bf00      	nop
 800fe1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe1e:	bc08      	pop	{r3}
 800fe20:	469e      	mov	lr, r3
 800fe22:	4770      	bx	lr
