

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Mon Sep  6 21:22:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |       14|      653|        15|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   12|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|    173|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|     522|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|     687|    524|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U124  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    |mul_8ns_8ns_16_1_1_U125    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U126    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U127    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   0|  165| 173|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U128  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U129  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U130  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mul_mul_10ns_8ns_17_4_1_U134         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_10ns_8ns_17_4_1_U135         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_10ns_8ns_17_4_1_U136         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U131        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U132        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U133        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U137        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U138        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U139        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_213_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln691_fu_241_p2        |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_247_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ret_15_fu_340_p2           |       xor|   0|  0|   8|           8|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 146|         142|         105|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |alpha_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                 |  65|         12|    1|         12|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14  |   9|          2|    1|          2|
    |dst_blk_n_AW              |   9|          2|    1|          2|
    |dst_blk_n_B               |   9|          2|    1|          2|
    |dst_blk_n_W               |   9|          2|    1|          2|
    |dstout_blk_n              |   9|          2|    1|          2|
    |frame_size_blk_n          |   9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n  |   9|          2|    1|          2|
    |trunc_ln69_blk_n          |   9|          2|    1|          2|
    |x_V_reg_183               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 173|         36|   44|         98|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |alpha_read_reg_568               |   8|   0|    8|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |dst_addr_reg_603                 |  64|   0|   64|          0|
    |dst_b_V_reg_747                  |   8|   0|    8|          0|
    |dst_g_V_3_reg_667                |   8|   0|    8|          0|
    |dst_g_V_reg_752                  |   8|   0|    8|          0|
    |dst_r_V_reg_742                  |   8|   0|    8|          0|
    |dstout_read_reg_583              |  64|   0|   64|          0|
    |frame_size_read_reg_578          |  32|   0|   32|          0|
    |icmp_ln878_reg_621               |   1|   0|    1|          0|
    |mapchip_draw_xsize_read_reg_562  |  32|   0|   32|          0|
    |r_1_reg_677                      |   8|   0|    8|          0|
    |ret_13_reg_598                   |  62|   0|   62|          0|
    |trunc_ln1345_2_reg_672           |   8|   0|    8|          0|
    |trunc_ln69_read_reg_573          |  32|   0|   32|          0|
    |trunc_ln_reg_645                 |   8|   0|    8|          0|
    |trunc_ln_reg_645_pp0_iter2_reg   |   8|   0|    8|          0|
    |x_V_reg_183                      |  32|   0|   32|          0|
    |zext_ln148_reg_609               |   8|   0|   17|          9|
    |zext_ln181_reg_625               |  32|   0|   64|         32|
    |icmp_ln878_reg_621               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 522|  32|  500|         41|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|mapchip_draw_xsize_dout     |   in|   32|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read     |  out|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|src_V1_address0             |  out|   10|   ap_memory|              src_V1|         array|
|src_V1_ce0                  |  out|    1|   ap_memory|              src_V1|         array|
|src_V1_q0                   |   in|   32|   ap_memory|              src_V1|         array|
|dst_V2_address0             |  out|   10|   ap_memory|              dst_V2|         array|
|dst_V2_ce0                  |  out|    1|   ap_memory|              dst_V2|         array|
|dst_V2_q0                   |   in|   24|   ap_memory|              dst_V2|         array|
|alpha_dout                  |   in|    8|     ap_fifo|               alpha|       pointer|
|alpha_empty_n               |   in|    1|     ap_fifo|               alpha|       pointer|
|alpha_read                  |  out|    1|     ap_fifo|               alpha|       pointer|
|trunc_ln69_dout             |   in|   32|     ap_fifo|          trunc_ln69|       pointer|
|trunc_ln69_empty_n          |   in|    1|     ap_fifo|          trunc_ln69|       pointer|
|trunc_ln69_read             |  out|    1|     ap_fifo|          trunc_ln69|       pointer|
|frame_size_dout             |   in|   32|     ap_fifo|          frame_size|       pointer|
|frame_size_empty_n          |   in|    1|     ap_fifo|          frame_size|       pointer|
|frame_size_read             |  out|    1|     ap_fifo|          frame_size|       pointer|
|dstout_dout                 |   in|   64|     ap_fifo|              dstout|       pointer|
|dstout_empty_n              |   in|    1|     ap_fifo|              dstout|       pointer|
|dstout_read                 |  out|    1|     ap_fifo|              dstout|       pointer|
|m_axi_dst_AWVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_AWID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_AWSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WVALID            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WREADY            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WDATA             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_WSTRB             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_WLAST             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WID               |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WUSER             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_ARID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_ARSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RDATA             |   in|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_RLAST             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RUSER             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BUSER             |   in|    1|       m_axi|                 dst|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 21 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 26 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha" [affine_scale/affine_scale.cpp:148]   --->   Operation 27 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%trunc_ln69_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %trunc_ln69" [affine_scale/affine_scale.cpp:148]   --->   Operation 28 'read' 'trunc_ln69_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 29 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 30 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i32 %trunc_ln69_read" [affine_scale/affine_scale.cpp:148]   --->   Operation 31 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 32 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%ret_13 = mul i62 %zext_ln148_1, i62 %frame_size_cast_i" [affine_scale/affine_scale.cpp:148]   --->   Operation 33 'mul' 'ret_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/2] (6.91ns)   --->   "%ret_13 = mul i62 %zext_ln148_1, i62 %frame_size_cast_i" [affine_scale/affine_scale.cpp:148]   --->   Operation 34 'mul' 'ret_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %ret_13, i2 0"   --->   Operation 35 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 36 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 37 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 38 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 39 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_17, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 32, void @empty_11, void @empty_11"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_17, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 32, void @empty_11, void @empty_11"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %alpha_read" [affine_scale/affine_scale.cpp:148]   --->   Operation 47 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 48 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split1407.i.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%x_V = phi i32 %add_ln691, void, i32 0, void %entry"   --->   Operation 50 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln691 = add i32 %x_V, i32 1"   --->   Operation 51 'add' 'add_ln691' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x_V, i32 %mapchip_draw_xsize_read"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln878, void, void %.exit" [affine_scale/affine_scale.cpp:181]   --->   Operation 53 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i32 %x_V" [affine_scale/affine_scale.cpp:181]   --->   Operation 54 'zext' 'zext_ln181' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln181" [affine_scale/affine_scale.cpp:183]   --->   Operation 55 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 56 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 57 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 57 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%src_g_V = trunc i32 %src_V" [affine_scale/affine_scale.cpp:183]   --->   Operation 58 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %src_g_V"   --->   Operation 59 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln181" [affine_scale/affine_scale.cpp:183]   --->   Operation 60 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 61 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 24, i32 31"   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %trunc_ln"   --->   Operation 63 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 64 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1345_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 16, i32 23"   --->   Operation 65 'partselect' 'trunc_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %trunc_ln1345_1"   --->   Operation 66 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 67 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 8, i32 15"   --->   Operation 68 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 69 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 70 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 71 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 71 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%dst_g_V_3 = trunc i24 %dst_V" [affine_scale/affine_scale.cpp:183]   --->   Operation 72 'trunc' 'dst_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 73 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 74 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 75 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1345_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 16, i32 23"   --->   Operation 76 'partselect' 'trunc_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%r_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 8, i32 15"   --->   Operation 77 'partselect' 'r_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.26>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %dst_g_V_3"   --->   Operation 78 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 79 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node ret_9)   --->   "%zext_ln1346 = zext i16 %ret_19"   --->   Operation 80 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 81 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346_1 = zext i16 %ret_14"   --->   Operation 82 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 83 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node ret_6)   --->   "%zext_ln1346_2 = zext i16 %ret_17"   --->   Operation 84 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %trunc_ln1345_2"   --->   Operation 85 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i8 %r_1"   --->   Operation 86 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.99ns)   --->   "%ret_15 = xor i8 %trunc_ln, i8 255"   --->   Operation 87 'xor' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i8 %ret_15"   --->   Operation 88 'zext' 'zext_ln1345_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (4.17ns)   --->   "%ret_20 = mul i16 %zext_ln1345_5, i16 %zext_ln1345_1"   --->   Operation 89 'mul' 'ret_20' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i16 %ret_20"   --->   Operation 90 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_9 = add i17 %zext_ln1346_3, i17 %zext_ln1346"   --->   Operation 91 'add' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (4.17ns)   --->   "%ret_18 = mul i16 %zext_ln1497_1, i16 %zext_ln1345_5"   --->   Operation 92 'mul' 'ret_18' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1346_4 = zext i16 %ret_18"   --->   Operation 93 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_6 = add i17 %zext_ln1346_4, i17 %zext_ln1346_2"   --->   Operation 94 'add' 'ret_6' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 95 [1/1] (4.17ns)   --->   "%ret_16 = mul i16 %zext_ln1345_4, i16 %zext_ln1345_5"   --->   Operation 95 'mul' 'ret_16' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i16 %ret_16"   --->   Operation 96 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_5, i17 %zext_ln1346_1"   --->   Operation 97 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_9 = add i17 %zext_ln1346_3, i17 %zext_ln1346"   --->   Operation 98 'add' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_6 = add i17 %zext_ln1346_4, i17 %zext_ln1346_2"   --->   Operation 99 'add' 'ret_6' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_5, i17 %zext_ln1346_1"   --->   Operation 100 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 101 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 102 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_6"   --->   Operation 103 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 104 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 104 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1364_4 = zext i17 %ret_9"   --->   Operation 105 'zext' 'zext_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 106 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 107 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 108 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 109 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 110 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 111 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 111 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 112 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 113 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 34"   --->   Operation 114 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%dst_r_V_2 = zext i10 %tmp"   --->   Operation 115 'zext' 'dst_r_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 116 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_4, i32 25, i32 34"   --->   Operation 117 'partselect' 'tmp_23' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%dst_b_V_3 = zext i10 %tmp_23"   --->   Operation 118 'zext' 'dst_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 119 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_5, i32 25, i32 34"   --->   Operation 120 'partselect' 'tmp_24' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%dst_g_V_4 = zext i10 %tmp_24"   --->   Operation 121 'zext' 'dst_g_V_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 122 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 123 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 124 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 125 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 126 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 127 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 128 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 128 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 129 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 129 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 130 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 130 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 131 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1364_6 = zext i17 %ret_10"   --->   Operation 132 'zext' 'zext_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 133 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 133 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 134 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1364_7 = zext i17 %ret_11"   --->   Operation 135 'zext' 'zext_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 136 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 136 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 137 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1364_8 = zext i17 %ret_12"   --->   Operation 138 'zext' 'zext_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 139 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 139 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 140 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 140 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 141 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 141 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 142 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 142 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 143 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 144 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 144 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 145 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 145 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 146 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 146 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_6, i32 25, i32 32"   --->   Operation 147 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 148 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 148 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_7, i32 25, i32 32"   --->   Operation 149 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 150 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_8, i32 25, i32 32"   --->   Operation 151 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [affine_scale/affine_scale.cpp:183]   --->   Operation 152 'specpipeline' 'specpipeline_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln183 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [affine_scale/affine_scale.cpp:183]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [affine_scale/affine_scale.cpp:183]   --->   Operation 154 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 155 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i24 %color_V" [affine_scale/affine_scale.cpp:87]   --->   Operation 156 'zext' 'zext_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %dst_addr, i32 %zext_ln87, i4 15"   --->   Operation 157 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln181 = br void %.split1407.i.i" [affine_scale/affine_scale.cpp:181]   --->   Operation 158 'br' 'br_ln181' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 7.30>
ST_21 : Operation 159 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 159 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 7> <Delay = 7.30>
ST_22 : Operation 160 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 160 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 7.30>
ST_23 : Operation 161 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 161 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 7.30>
ST_24 : Operation 162 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 162 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 7.30>
ST_25 : Operation 163 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 163 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ trunc_ln69]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mapchip_draw_xsize_read (read             ) [ 00111111111111111111100000]
alpha_read              (read             ) [ 00111100000000000000000000]
trunc_ln69_read         (read             ) [ 00100000000000000000000000]
frame_size_read         (read             ) [ 00100000000000000000000000]
dstout_read             (read             ) [ 00111000000000000000000000]
zext_ln148_1            (zext             ) [ 00010000000000000000000000]
frame_size_cast_i       (zext             ) [ 00010000000000000000000000]
ret_13                  (mul              ) [ 00001000000000000000000000]
shl_ln329_1             (bitconcatenate   ) [ 00000000000000000000000000]
add_ln329               (add              ) [ 00000000000000000000000000]
trunc_ln329_1           (partselect       ) [ 00000000000000000000000000]
sext_ln329              (sext             ) [ 00000000000000000000000000]
dst_addr                (getelementptr    ) [ 00000111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
zext_ln148              (zext             ) [ 00000011111111111111100000]
dst_addr_1_wr_req       (writereq         ) [ 00000000000000000000000000]
br_ln0                  (br               ) [ 00000111111111111111100000]
x_V                     (phi              ) [ 00000010000000000000000000]
add_ln691               (add              ) [ 00000111111111111111100000]
icmp_ln878              (icmp             ) [ 00000011111111111111100000]
br_ln181                (br               ) [ 00000000000000000000000000]
zext_ln181              (zext             ) [ 00000011000000000000000000]
src_V1_addr             (getelementptr    ) [ 00000011000000000000000000]
src_V                   (load             ) [ 00000000000000000000000000]
src_g_V                 (trunc            ) [ 00000000000000000000000000]
zext_ln1345             (zext             ) [ 00000010110000000000000000]
dst_V2_addr             (getelementptr    ) [ 00000010100000000000000000]
trunc_ln                (partselect       ) [ 00000010110000000000000000]
zext_ln1345_2           (zext             ) [ 00000010110000000000000000]
trunc_ln1345_1          (partselect       ) [ 00000000000000000000000000]
zext_ln1345_3           (zext             ) [ 00000010110000000000000000]
r                       (partselect       ) [ 00000000000000000000000000]
zext_ln1497             (zext             ) [ 00000010110000000000000000]
dst_V                   (load             ) [ 00000000000000000000000000]
dst_g_V_3               (trunc            ) [ 00000010010000000000000000]
trunc_ln1345_2          (partselect       ) [ 00000010010000000000000000]
r_1                     (partselect       ) [ 00000010010000000000000000]
zext_ln1345_1           (zext             ) [ 00000000000000000000000000]
ret_19                  (mul              ) [ 00000000000000000000000000]
zext_ln1346             (zext             ) [ 00000010001000000000000000]
ret_14                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_1           (zext             ) [ 00000010001000000000000000]
ret_17                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_2           (zext             ) [ 00000010001000000000000000]
zext_ln1345_4           (zext             ) [ 00000000000000000000000000]
zext_ln1497_1           (zext             ) [ 00000000000000000000000000]
ret_15                  (xor              ) [ 00000000000000000000000000]
zext_ln1345_5           (zext             ) [ 00000000000000000000000000]
ret_20                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_3           (zext             ) [ 00000010001000000000000000]
ret_18                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_4           (zext             ) [ 00000010001000000000000000]
ret_16                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_5           (zext             ) [ 00000010001000000000000000]
ret_9                   (add              ) [ 00000000000000000000000000]
ret_6                   (add              ) [ 00000000000000000000000000]
ret                     (add              ) [ 00000000000000000000000000]
zext_ln1364             (zext             ) [ 00000010000111000000000000]
zext_ln1364_2           (zext             ) [ 00000010000111000000000000]
zext_ln1364_4           (zext             ) [ 00000010000111000000000000]
mul_ln1364              (mul              ) [ 00000000000000000000000000]
tmp                     (partselect       ) [ 00000000000000000000000000]
dst_r_V_2               (zext             ) [ 00000010000000111000000000]
mul_ln1364_4            (mul              ) [ 00000000000000000000000000]
tmp_23                  (partselect       ) [ 00000000000000000000000000]
dst_b_V_3               (zext             ) [ 00000010000000111000000000]
mul_ln1364_5            (mul              ) [ 00000000000000000000000000]
tmp_24                  (partselect       ) [ 00000000000000000000000000]
dst_g_V_4               (zext             ) [ 00000010000000111000000000]
ret_10                  (mul              ) [ 00000000000000000000000000]
zext_ln1364_6           (zext             ) [ 00000010000000000111000000]
ret_11                  (mul              ) [ 00000000000000000000000000]
zext_ln1364_7           (zext             ) [ 00000010000000000111000000]
ret_12                  (mul              ) [ 00000000000000000000000000]
zext_ln1364_8           (zext             ) [ 00000010000000000111000000]
mul_ln1364_6            (mul              ) [ 00000000000000000000000000]
dst_r_V                 (partselect       ) [ 00000010000000000000100000]
mul_ln1364_7            (mul              ) [ 00000000000000000000000000]
dst_b_V                 (partselect       ) [ 00000010000000000000100000]
mul_ln1364_8            (mul              ) [ 00000000000000000000000000]
dst_g_V                 (partselect       ) [ 00000010000000000000100000]
specpipeline_ln183      (specpipeline     ) [ 00000000000000000000000000]
speclooptripcount_ln183 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln183      (specloopname     ) [ 00000000000000000000000000]
color_V                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln87               (zext             ) [ 00000000000000000000000000]
write_ln329             (write            ) [ 00000000000000000000000000]
br_ln181                (br               ) [ 00000111111111111111100000]
dst_addr_1_wr_resp      (writeresp        ) [ 00000000000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alpha">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln69">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dstout">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="mapchip_draw_xsize_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="alpha_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln69_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln69_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="frame_size_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dstout_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="32" slack="4"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dst_addr_1_wr_req/5 dst_addr_1_wr_resp/21 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln329_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="16"/>
<pin id="151" dir="0" index="2" bw="24" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/20 "/>
</bind>
</comp>

<comp id="157" class="1004" name="src_V1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V1_addr/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_V/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dst_V2_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_V2_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_V/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="x_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_V_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_V/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln148_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="frame_size_cast_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="frame_size_cast_i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_13/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln329_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="62" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln329_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="3"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln329_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="62" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln329_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="62" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="dst_addr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln148_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="4"/>
<pin id="240" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln691_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln878_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="5"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln181_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="src_g_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="src_g_V/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln1345_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln1345_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_2/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln1345_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1345_1/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln1345_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_3/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln1497_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="dst_g_V_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst_g_V_3/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln1345_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1345_2/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="24" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_1/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln1345_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_1/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1345_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_4/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln1497_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497_1/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="ret_15_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_15/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln1345_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_5/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="ret_20_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_20/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln1346_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_3/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_18_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_18/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln1346_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_4/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="ret_16_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_16/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln1346_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_5/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln1364_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="17" slack="0"/>
<pin id="381" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1364_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="17" slack="0"/>
<pin id="384" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_2/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln1364_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="17" slack="0"/>
<pin id="387" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_4/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="35" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="dst_r_V_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_r_V_2/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_23_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="35" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="dst_b_V_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_b_V_3/13 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_24_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="35" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="423" class="1004" name="dst_g_V_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_g_V_4/13 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln1364_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="17" slack="0"/>
<pin id="429" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_6/16 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln1364_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="17" slack="0"/>
<pin id="432" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_7/16 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln1364_8_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="17" slack="0"/>
<pin id="435" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_8/16 "/>
</bind>
</comp>

<comp id="436" class="1004" name="dst_r_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="35" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_r_V/19 "/>
</bind>
</comp>

<comp id="445" class="1004" name="dst_b_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="35" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="0" index="3" bw="7" slack="0"/>
<pin id="450" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_b_V/19 "/>
</bind>
</comp>

<comp id="454" class="1004" name="dst_g_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="35" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_g_V/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="color_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="1"/>
<pin id="466" dir="0" index="2" bw="8" slack="1"/>
<pin id="467" dir="0" index="3" bw="8" slack="1"/>
<pin id="468" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="color_V/20 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln87_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="24" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/20 "/>
</bind>
</comp>

<comp id="475" class="1007" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_19/7 zext_ln1346/9 ret_9/9 "/>
</bind>
</comp>

<comp id="484" class="1007" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="16" slack="0"/>
<pin id="488" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_14/7 zext_ln1346_1/9 ret/9 "/>
</bind>
</comp>

<comp id="493" class="1007" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="16" slack="0"/>
<pin id="497" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_17/7 zext_ln1346_2/9 ret_6/9 "/>
</bind>
</comp>

<comp id="502" class="1007" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="17" slack="0"/>
<pin id="504" dir="0" index="1" bw="35" slack="0"/>
<pin id="505" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364/10 "/>
</bind>
</comp>

<comp id="509" class="1007" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="0" index="1" bw="35" slack="0"/>
<pin id="512" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_4/10 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="17" slack="0"/>
<pin id="518" dir="0" index="1" bw="35" slack="0"/>
<pin id="519" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_5/10 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="8"/>
<pin id="526" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_10/13 "/>
</bind>
</comp>

<comp id="529" class="1007" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="8"/>
<pin id="532" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_11/13 "/>
</bind>
</comp>

<comp id="535" class="1007" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="8"/>
<pin id="538" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_12/13 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="17" slack="0"/>
<pin id="543" dir="0" index="1" bw="35" slack="0"/>
<pin id="544" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_6/16 "/>
</bind>
</comp>

<comp id="548" class="1007" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="17" slack="0"/>
<pin id="550" dir="0" index="1" bw="35" slack="0"/>
<pin id="551" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_7/16 "/>
</bind>
</comp>

<comp id="555" class="1007" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="17" slack="0"/>
<pin id="557" dir="0" index="1" bw="35" slack="0"/>
<pin id="558" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_8/16 "/>
</bind>
</comp>

<comp id="562" class="1005" name="mapchip_draw_xsize_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="4"/>
<pin id="564" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="alpha_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="4"/>
<pin id="570" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln69_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="frame_size_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="dstout_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="3"/>
<pin id="585" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dstout_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="zext_ln148_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="62" slack="1"/>
<pin id="590" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln148_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="frame_size_cast_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="62" slack="1"/>
<pin id="595" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_cast_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="ret_13_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="62" slack="1"/>
<pin id="600" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="ret_13 "/>
</bind>
</comp>

<comp id="603" class="1005" name="dst_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln148_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="8"/>
<pin id="611" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln148 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln691_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln878_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln181_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln181 "/>
</bind>
</comp>

<comp id="630" class="1005" name="src_V1_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="1"/>
<pin id="632" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_V1_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln1345_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345 "/>
</bind>
</comp>

<comp id="640" class="1005" name="dst_V2_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="1"/>
<pin id="642" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dst_V2_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2"/>
<pin id="647" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="650" class="1005" name="zext_ln1345_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="1"/>
<pin id="652" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="zext_ln1345_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="1"/>
<pin id="659" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln1497_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="1"/>
<pin id="664" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="667" class="1005" name="dst_g_V_3_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V_3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln1345_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1345_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="r_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln1346_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="17" slack="1"/>
<pin id="684" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="zext_ln1346_4_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="17" slack="1"/>
<pin id="689" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln1346_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="1"/>
<pin id="694" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="zext_ln1364_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="35" slack="1"/>
<pin id="699" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364 "/>
</bind>
</comp>

<comp id="702" class="1005" name="zext_ln1364_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="35" slack="1"/>
<pin id="704" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="zext_ln1364_4_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="35" slack="1"/>
<pin id="709" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="dst_r_V_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="17" slack="1"/>
<pin id="714" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_r_V_2 "/>
</bind>
</comp>

<comp id="717" class="1005" name="dst_b_V_3_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="17" slack="1"/>
<pin id="719" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_b_V_3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="dst_g_V_4_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="17" slack="1"/>
<pin id="724" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V_4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln1364_6_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="35" slack="1"/>
<pin id="729" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_6 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln1364_7_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="35" slack="1"/>
<pin id="734" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_7 "/>
</bind>
</comp>

<comp id="737" class="1005" name="zext_ln1364_8_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="35" slack="1"/>
<pin id="739" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_8 "/>
</bind>
</comp>

<comp id="742" class="1005" name="dst_r_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_r_V "/>
</bind>
</comp>

<comp id="747" class="1005" name="dst_b_V_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="1"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_b_V "/>
</bind>
</comp>

<comp id="752" class="1005" name="dst_g_V_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="106" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="108" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="156"><net_src comp="110" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="187" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="187" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="187" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="260"><net_src comp="164" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="164" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="164" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="164" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="293" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="177" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="177" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="177" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="331" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="337" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="345" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="334" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="345" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="400"><net_src comp="388" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="413"><net_src comp="401" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="426"><net_src comp="414" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="442"><net_src comp="86" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="86" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="469"><net_src comp="104" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="480"><net_src comp="275" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="261" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="355" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="475" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="489"><net_src comp="289" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="275" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="375" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="484" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="498"><net_src comp="303" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="275" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="365" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="506"><net_src comp="379" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="78" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="513"><net_src comp="382" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="509" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="520"><net_src comp="385" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="527"><net_src comp="397" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="523" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="533"><net_src comp="410" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="529" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="539"><net_src comp="423" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="535" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="545"><net_src comp="427" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="541" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="552"><net_src comp="430" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="548" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="559"><net_src comp="433" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="555" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="565"><net_src comp="112" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="571"><net_src comp="118" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="576"><net_src comp="124" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="581"><net_src comp="130" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="586"><net_src comp="136" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="591"><net_src comp="194" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="596"><net_src comp="197" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="601"><net_src comp="200" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="606"><net_src comp="232" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="612"><net_src comp="238" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="619"><net_src comp="241" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="624"><net_src comp="247" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="252" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="633"><net_src comp="157" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="638"><net_src comp="261" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="643"><net_src comp="170" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="648"><net_src comp="265" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="653"><net_src comp="275" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="660"><net_src comp="289" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="665"><net_src comp="303" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="670"><net_src comp="307" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="675"><net_src comp="311" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="680"><net_src comp="321" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="685"><net_src comp="355" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="690"><net_src comp="365" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="695"><net_src comp="375" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="700"><net_src comp="379" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="705"><net_src comp="382" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="710"><net_src comp="385" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="715"><net_src comp="397" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="720"><net_src comp="410" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="725"><net_src comp="423" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="730"><net_src comp="427" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="735"><net_src comp="430" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="740"><net_src comp="433" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="745"><net_src comp="436" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="750"><net_src comp="445" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="755"><net_src comp="454" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="463" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {5 20 21 22 23 24 25 }
 - Input state : 
	Port: dstout_loop_proc : mapchip_draw_xsize | {1 }
	Port: dstout_loop_proc : src_V1 | {6 7 }
	Port: dstout_loop_proc : dst_V2 | {7 8 }
	Port: dstout_loop_proc : alpha | {1 }
	Port: dstout_loop_proc : trunc_ln69 | {1 }
	Port: dstout_loop_proc : frame_size | {1 }
	Port: dstout_loop_proc : dstout | {1 }
	Port: dstout_loop_proc : dst | {}
  - Chain level:
	State 1
	State 2
		ret_13 : 1
	State 3
	State 4
		add_ln329 : 1
		trunc_ln329_1 : 2
		sext_ln329 : 3
		dst_addr : 4
	State 5
	State 6
		add_ln691 : 1
		icmp_ln878 : 1
		br_ln181 : 2
		zext_ln181 : 1
		src_V1_addr : 2
		src_V : 3
	State 7
		src_g_V : 1
		zext_ln1345 : 2
		dst_V : 1
		trunc_ln : 1
		zext_ln1345_2 : 2
		ret_19 : 3
		trunc_ln1345_1 : 1
		zext_ln1345_3 : 2
		ret_14 : 3
		r : 1
		zext_ln1497 : 2
		ret_17 : 3
	State 8
		dst_g_V_3 : 1
		trunc_ln1345_2 : 1
		r_1 : 1
	State 9
		zext_ln1346 : 1
		zext_ln1346_1 : 1
		zext_ln1346_2 : 1
		ret_20 : 1
		zext_ln1346_3 : 2
		ret_9 : 3
		ret_18 : 1
		zext_ln1346_4 : 2
		ret_6 : 3
		ret_16 : 1
		zext_ln1346_5 : 2
		ret : 3
	State 10
		zext_ln1364 : 1
		mul_ln1364 : 2
		zext_ln1364_2 : 1
		mul_ln1364_4 : 2
		zext_ln1364_4 : 1
		mul_ln1364_5 : 2
	State 11
	State 12
	State 13
		tmp : 1
		dst_r_V_2 : 2
		tmp_23 : 1
		dst_b_V_3 : 2
		tmp_24 : 1
		dst_g_V_4 : 2
		ret_10 : 3
		ret_11 : 3
		ret_12 : 3
	State 14
	State 15
	State 16
		zext_ln1364_6 : 1
		mul_ln1364_6 : 2
		zext_ln1364_7 : 1
		mul_ln1364_7 : 2
		zext_ln1364_8 : 1
		mul_ln1364_8 : 2
	State 17
	State 18
	State 19
		dst_r_V : 1
		dst_b_V : 1
		dst_g_V : 1
	State 20
		zext_ln87 : 1
		write_ln329 : 2
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_200             |    0    |   165   |    50   |
|          |            ret_20_fu_349            |    0    |    0    |    41   |
|          |            ret_18_fu_359            |    0    |    0    |    41   |
|          |            ret_16_fu_369            |    0    |    0    |    41   |
|          |              grp_fu_502             |    1    |    0    |    0    |
|          |              grp_fu_509             |    1    |    0    |    0    |
|    mul   |              grp_fu_516             |    1    |    0    |    0    |
|          |              grp_fu_523             |    1    |    0    |    0    |
|          |              grp_fu_529             |    1    |    0    |    0    |
|          |              grp_fu_535             |    1    |    0    |    0    |
|          |              grp_fu_541             |    1    |    0    |    0    |
|          |              grp_fu_548             |    1    |    0    |    0    |
|          |              grp_fu_555             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|    add   |           add_ln329_fu_213          |    0    |    0    |    71   |
|          |           add_ln691_fu_241          |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln878_fu_247          |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |            ret_15_fu_340            |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_475             |    1    |    0    |    0    |
|  muladd  |              grp_fu_484             |    1    |    0    |    0    |
|          |              grp_fu_493             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          | mapchip_draw_xsize_read_read_fu_112 |    0    |    0    |    0    |
|          |        alpha_read_read_fu_118       |    0    |    0    |    0    |
|   read   |     trunc_ln69_read_read_fu_124     |    0    |    0    |    0    |
|          |     frame_size_read_read_fu_130     |    0    |    0    |    0    |
|          |       dstout_read_read_fu_136       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_142        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln329_write_fu_148      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         zext_ln148_1_fu_194         |    0    |    0    |    0    |
|          |       frame_size_cast_i_fu_197      |    0    |    0    |    0    |
|          |          zext_ln148_fu_238          |    0    |    0    |    0    |
|          |          zext_ln181_fu_252          |    0    |    0    |    0    |
|          |          zext_ln1345_fu_261         |    0    |    0    |    0    |
|          |         zext_ln1345_2_fu_275        |    0    |    0    |    0    |
|          |         zext_ln1345_3_fu_289        |    0    |    0    |    0    |
|          |          zext_ln1497_fu_303         |    0    |    0    |    0    |
|          |         zext_ln1345_1_fu_331        |    0    |    0    |    0    |
|          |         zext_ln1345_4_fu_334        |    0    |    0    |    0    |
|          |         zext_ln1497_1_fu_337        |    0    |    0    |    0    |
|          |         zext_ln1345_5_fu_345        |    0    |    0    |    0    |
|   zext   |         zext_ln1346_3_fu_355        |    0    |    0    |    0    |
|          |         zext_ln1346_4_fu_365        |    0    |    0    |    0    |
|          |         zext_ln1346_5_fu_375        |    0    |    0    |    0    |
|          |          zext_ln1364_fu_379         |    0    |    0    |    0    |
|          |         zext_ln1364_2_fu_382        |    0    |    0    |    0    |
|          |         zext_ln1364_4_fu_385        |    0    |    0    |    0    |
|          |           dst_r_V_2_fu_397          |    0    |    0    |    0    |
|          |           dst_b_V_3_fu_410          |    0    |    0    |    0    |
|          |           dst_g_V_4_fu_423          |    0    |    0    |    0    |
|          |         zext_ln1364_6_fu_427        |    0    |    0    |    0    |
|          |         zext_ln1364_7_fu_430        |    0    |    0    |    0    |
|          |         zext_ln1364_8_fu_433        |    0    |    0    |    0    |
|          |           zext_ln87_fu_470          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln329_1_fu_206         |    0    |    0    |    0    |
|          |            color_V_fu_463           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         trunc_ln329_1_fu_218        |    0    |    0    |    0    |
|          |           trunc_ln_fu_265           |    0    |    0    |    0    |
|          |        trunc_ln1345_1_fu_279        |    0    |    0    |    0    |
|          |               r_fu_293              |    0    |    0    |    0    |
|          |        trunc_ln1345_2_fu_311        |    0    |    0    |    0    |
|partselect|              r_1_fu_321             |    0    |    0    |    0    |
|          |              tmp_fu_388             |    0    |    0    |    0    |
|          |            tmp_23_fu_401            |    0    |    0    |    0    |
|          |            tmp_24_fu_414            |    0    |    0    |    0    |
|          |            dst_r_V_fu_436           |    0    |    0    |    0    |
|          |            dst_b_V_fu_445           |    0    |    0    |    0    |
|          |            dst_g_V_fu_454           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln329_fu_228          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |            src_g_V_fu_257           |    0    |    0    |    0    |
|          |           dst_g_V_3_fu_307          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    12   |   165   |   309   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln691_reg_616       |   32   |
|       alpha_read_reg_568      |    8   |
|      dst_V2_addr_reg_640      |   10   |
|        dst_addr_reg_603       |   32   |
|       dst_b_V_3_reg_717       |   17   |
|        dst_b_V_reg_747        |    8   |
|       dst_g_V_3_reg_667       |    8   |
|       dst_g_V_4_reg_722       |   17   |
|        dst_g_V_reg_752        |    8   |
|       dst_r_V_2_reg_712       |   17   |
|        dst_r_V_reg_742        |    8   |
|      dstout_read_reg_583      |   64   |
|   frame_size_cast_i_reg_593   |   62   |
|    frame_size_read_reg_578    |   32   |
|       icmp_ln878_reg_621      |    1   |
|mapchip_draw_xsize_read_reg_562|   32   |
|          r_1_reg_677          |    8   |
|         ret_13_reg_598        |   62   |
|      src_V1_addr_reg_630      |   10   |
|     trunc_ln1345_2_reg_672    |    8   |
|    trunc_ln69_read_reg_573    |   32   |
|        trunc_ln_reg_645       |    8   |
|          x_V_reg_183          |   32   |
|     zext_ln1345_2_reg_650     |   16   |
|     zext_ln1345_3_reg_657     |   16   |
|      zext_ln1345_reg_635      |   16   |
|     zext_ln1346_3_reg_682     |   17   |
|     zext_ln1346_4_reg_687     |   17   |
|     zext_ln1346_5_reg_692     |   17   |
|     zext_ln1364_2_reg_702     |   35   |
|     zext_ln1364_4_reg_707     |   35   |
|     zext_ln1364_6_reg_727     |   35   |
|     zext_ln1364_7_reg_732     |   35   |
|     zext_ln1364_8_reg_737     |   35   |
|      zext_ln1364_reg_697      |   35   |
|      zext_ln148_1_reg_588     |   62   |
|       zext_ln148_reg_609      |   17   |
|      zext_ln1497_reg_662      |   16   |
|       zext_ln181_reg_625      |   64   |
+-------------------------------+--------+
|             Total             |   984  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_164  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_177  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_200      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_200      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_475      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_475      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_484      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_484      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_493      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_493      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_502      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_509      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_516      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_523      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_529      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_535      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_541      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_548      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_555      |  p0  |   2  |  17  |   34   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   554  || 32.1179 ||   186   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   165  |   309  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   186  |
|  Register |    -   |    -   |   984  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   32   |  1149  |   495  |
+-----------+--------+--------+--------+--------+
