[13:05:54.946] <TB2>     INFO: *** Welcome to pxar ***
[13:05:54.946] <TB2>     INFO: *** Today: 2016/05/31
[13:05:54.953] <TB2>     INFO: *** Version: b2a7-dirty
[13:05:54.953] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:05:54.954] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:05:54.954] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//defaultMaskFile.dat
[13:05:54.955] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C15.dat
[13:05:55.032] <TB2>     INFO:         clk: 4
[13:05:55.032] <TB2>     INFO:         ctr: 4
[13:05:55.032] <TB2>     INFO:         sda: 19
[13:05:55.032] <TB2>     INFO:         tin: 9
[13:05:55.033] <TB2>     INFO:         level: 15
[13:05:55.033] <TB2>     INFO:         triggerdelay: 0
[13:05:55.033] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:05:55.033] <TB2>     INFO: Log level: DEBUG
[13:05:55.044] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:05:55.051] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:05:55.054] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:05:55.057] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:05:56.615] <TB2>     INFO: DUT info: 
[13:05:56.615] <TB2>     INFO: The DUT currently contains the following objects:
[13:05:56.615] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:05:56.615] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:05:56.615] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:05:56.615] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:05:56.615] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.615] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:56.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:05:56.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:56.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33181696
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x289cf90
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2811770
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb7c1d94010
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb7c7fff510
[13:05:56.620] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33247232 fPxarMemory = 0x7fb7c1d94010
[13:05:56.621] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:05:56.622] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:05:56.622] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.8 C
[13:05:56.622] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:05:57.022] <TB2>     INFO: enter 'restricted' command line mode
[13:05:57.022] <TB2>     INFO: enter test to run
[13:05:57.022] <TB2>     INFO:   test: FPIXTest no parameter change
[13:05:57.022] <TB2>     INFO:   running: fpixtest
[13:05:57.023] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:05:57.027] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:05:57.027] <TB2>     INFO: ######################################################################
[13:05:57.027] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:05:57.027] <TB2>     INFO: ######################################################################
[13:05:57.030] <TB2>     INFO: ######################################################################
[13:05:57.030] <TB2>     INFO: PixTestPretest::doTest()
[13:05:57.030] <TB2>     INFO: ######################################################################
[13:05:57.033] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:57.033] <TB2>     INFO:    PixTestPretest::programROC() 
[13:05:57.033] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:15.059] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:06:15.059] <TB2>     INFO: IA differences per ROC:  18.5 18.5 18.5 19.3 18.5 16.1 16.9 19.3 20.1 17.7 19.3 20.1 16.9 19.3 20.1 18.5
[13:06:15.132] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:15.132] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:06:15.132] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:15.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:06:15.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[13:06:15.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[13:06:15.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[13:06:15.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:06:15.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[13:06:15.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:06:15.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[13:06:16.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[13:06:16.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[13:06:16.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.7188 mA
[13:06:16.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  98 Ia 25.5188 mA
[13:06:16.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  90 Ia 23.9188 mA
[13:06:16.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 20.7188 mA
[13:06:16.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  98 Ia 25.5188 mA
[13:06:16.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  90 Ia 23.9188 mA
[13:06:16.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[13:06:16.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 25.5188 mA
[13:06:17.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  75 Ia 22.3188 mA
[13:06:17.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 25.5188 mA
[13:06:17.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  77 Ia 23.1188 mA
[13:06:17.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 24.7188 mA
[13:06:17.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  79 Ia 23.9188 mA
[13:06:17.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.7188 mA
[13:06:17.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.9188 mA
[13:06:17.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:06:17.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[13:06:17.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[13:06:18.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[13:06:18.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[13:06:18.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.1188 mA
[13:06:18.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.7188 mA
[13:06:18.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 23.9188 mA
[13:06:18.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.5188 mA
[13:06:18.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  93 Ia 24.7188 mA
[13:06:18.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  90 Ia 23.9188 mA
[13:06:18.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:06:18.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 25.5188 mA
[13:06:19.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  75 Ia 23.1188 mA
[13:06:19.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 24.7188 mA
[13:06:19.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  77 Ia 23.1188 mA
[13:06:19.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 24.7188 mA
[13:06:19.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  79 Ia 23.9188 mA
[13:06:19.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[13:06:19.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.1188 mA
[13:06:19.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.7188 mA
[13:06:19.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.9188 mA
[13:06:19.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:06:20.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 23.9188 mA
[13:06:20.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  90
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  90
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[13:06:20.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[13:06:20.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  90
[13:06:20.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[13:06:20.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[13:06:20.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[13:06:21.947] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:06:21.947] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  20.1  19.3  20.1  20.1  20.1  20.1  18.5  19.3  20.1  20.1  19.3  20.1
[13:06:21.982] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:21.982] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:06:21.982] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:22.118] <TB2>     INFO: Expecting 231680 events.
[13:06:30.355] <TB2>     INFO: 231680 events read in total (7518ms).
[13:06:30.502] <TB2>     INFO: Test took 8517ms.
[13:06:30.704] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:06:30.709] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 131 and Delta(CalDel) = 61
[13:06:30.713] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:06:30.716] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:06:30.720] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:06:30.724] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 58
[13:06:30.727] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:06:30.731] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 105 and Delta(CalDel) = 63
[13:06:30.734] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 126 and Delta(CalDel) = 63
[13:06:30.738] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:06:30.742] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 66
[13:06:30.746] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 126 and Delta(CalDel) = 61
[13:06:30.749] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:06:30.753] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 108 and Delta(CalDel) = 55
[13:06:30.757] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:06:30.760] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:06:30.803] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:06:30.838] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:30.838] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:06:30.838] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:30.975] <TB2>     INFO: Expecting 231680 events.
[13:06:39.203] <TB2>     INFO: 231680 events read in total (7513ms).
[13:06:39.209] <TB2>     INFO: Test took 8367ms.
[13:06:39.234] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:06:39.544] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:06:39.547] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[13:06:39.551] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:06:39.554] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:06:39.558] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 30
[13:06:39.561] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[13:06:39.571] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:06:39.574] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:06:39.578] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:06:39.586] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32.5
[13:06:39.590] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[13:06:39.593] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:06:39.597] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 28.5
[13:06:39.601] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32.5
[13:06:39.604] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[13:06:39.641] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:06:39.641] <TB2>     INFO: CalDel:      142   135   140   132   134   113   119   139   132   134   149   126   137   126   158   138
[13:06:39.641] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:06:39.645] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat
[13:06:39.645] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C1.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C2.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C3.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C4.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C5.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C6.dat
[13:06:39.646] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C7.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C8.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C9.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C10.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C11.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C12.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C13.dat
[13:06:39.647] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C14.dat
[13:06:39.648] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:06:39.648] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:06:39.648] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:39.648] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:06:39.648] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:06:39.735] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:06:39.735] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:06:39.735] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:06:39.735] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:06:39.737] <TB2>     INFO: ######################################################################
[13:06:39.737] <TB2>     INFO: PixTestTiming::doTest()
[13:06:39.737] <TB2>     INFO: ######################################################################
[13:06:39.738] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:39.738] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:06:39.738] <TB2>     INFO:    ----------------------------------------------------------------------
[13:06:39.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:06:41.636] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:06:43.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:06:46.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:06:48.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:06:50.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:06:53.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:06:55.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:06:57.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:06:59.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:07:02.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:07:04.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:07:06.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:07:08.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:07:11.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:07:13.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:07:15.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:07:17.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:07:19.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:07:21.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:07:24.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:07:26.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:07:28.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:07:30.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:07:33.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:07:34.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:07:36.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:07:37.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:07:39.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:07:40.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:07:42.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:07:43.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:07:45.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:07:46.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:07:48.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:07:50.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:07:51.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:07:53.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:07:54.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:07:56.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:07:57.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:08:00.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:08:02.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:08:04.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:08:07.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:08:09.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:08:11.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:08:13.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:08:16.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:08:18.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:08:20.675] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:08:22.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:08:25.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:08:27.493] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:08:29.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:08:32.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:08:34.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:08:36.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:08:38.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:08:41.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:08:43.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:08:45.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:08:47.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:08:50.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:08:52.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:08:54.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:08:57.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:08:59.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:09:01.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:09:03.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:09:06.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:09:08.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:09:10.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:09:12.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:09:14.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:09:16.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:09:19.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:09:21.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:09:23.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:09:25.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:09:28.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:09:29.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:09:31.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:09:32.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:09:34.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:09:35.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:09:37.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:09:38.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:09:40.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:09:52.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:10:05.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:10:18.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:10:30.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:10:43.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:10:57.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:11:09.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:11:22.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:11:24.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:11:25.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:11:27.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:11:28.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:11:30.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:11:31.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:11:33.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:11:34.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:11:37.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:11:39.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:11:41.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:11:43.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:11:46.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:11:48.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:11:50.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:11:53.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:11:55.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:11:57.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:11:59.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:12:02.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:12:04.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:12:06.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:12:09.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:12:11.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:12:13.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:12:15.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:12:18.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:12:20.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:12:22.675] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:12:24.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:12:27.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:12:29.892] <TB2>     INFO: TBM Phase Settings: 240
[13:12:29.892] <TB2>     INFO: 400MHz Phase: 4
[13:12:29.892] <TB2>     INFO: 160MHz Phase: 7
[13:12:29.892] <TB2>     INFO: Functional Phase Area: 5
[13:12:29.896] <TB2>     INFO: Test took 350158 ms.
[13:12:29.896] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:12:29.897] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:29.897] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:12:29.897] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:29.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:12:31.038] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:12:34.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:12:37.097] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:12:40.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:12:43.155] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:12:46.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:12:49.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:12:52.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:12:53.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:12:55.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:12:56.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:12:58.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:12:59.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:13:01.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:13:02.892] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:13:04.412] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:13:05.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:13:07.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:13:08.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:13:10.491] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:13:12.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:13:13.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:13:15.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:13:16.574] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:13:18.095] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:13:19.616] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:13:21.891] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:13:24.165] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:13:26.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:13:28.720] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:13:30.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:13:33.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:13:34.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:13:36.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:13:38.584] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:13:40.863] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:13:43.142] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:13:45.422] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:13:47.695] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:13:49.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:13:50.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:13:52.275] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:13:54.548] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:13:56.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:13:59.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:14:01.373] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:14:03.657] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:14:05.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:14:07.466] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:14:08.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:14:11.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:14:13.557] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:14:15.838] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:14:18.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:14:20.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:14:21.920] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:14:23.444] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:14:24.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:14:26.486] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:14:28.005] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:14:29.532] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:14:31.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:14:32.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:14:34.491] <TB2>     INFO: ROC Delay Settings: 228
[13:14:34.491] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:14:34.491] <TB2>     INFO: ROC Port 0 Delay: 4
[13:14:34.491] <TB2>     INFO: ROC Port 1 Delay: 4
[13:14:34.491] <TB2>     INFO: Functional ROC Area: 4
[13:14:34.494] <TB2>     INFO: Test took 124598 ms.
[13:14:34.494] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:14:34.494] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:34.494] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:14:34.494] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:35.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4208 4208 4209 4209 4208 4208 4208 4209 e062 c000 a101 8000 4209 4209 4209 4209 4209 4209 4209 4209 e062 c000 
[13:14:35.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4208 4209 4208 4209 4208 4208 4208 4209 e022 c000 a102 8040 4209 4209 4209 4209 4209 4209 4208 4209 e022 c000 
[13:14:35.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 a103 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[13:14:35.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:14:50.251] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:50.252] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:15:04.753] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:04.753] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:15:19.029] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:19.029] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:15:33.561] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:33.561] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:15:48.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:48.073] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:16:02.458] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:02.458] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:16:16.693] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:16.693] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:16:30.711] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:30.711] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:16:44.857] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:44.857] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:16:58.906] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:59.288] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:59.302] <TB2>     INFO: Decoding statistics:
[13:16:59.302] <TB2>     INFO:   General information:
[13:16:59.302] <TB2>     INFO: 	 16bit words read:         240000000
[13:16:59.302] <TB2>     INFO: 	 valid events total:       20000000
[13:16:59.302] <TB2>     INFO: 	 empty events:             20000000
[13:16:59.302] <TB2>     INFO: 	 valid events with pixels: 0
[13:16:59.302] <TB2>     INFO: 	 valid pixel hits:         0
[13:16:59.302] <TB2>     INFO:   Event errors: 	           0
[13:16:59.302] <TB2>     INFO: 	 start marker:             0
[13:16:59.302] <TB2>     INFO: 	 stop marker:              0
[13:16:59.302] <TB2>     INFO: 	 overflow:                 0
[13:16:59.302] <TB2>     INFO: 	 invalid 5bit words:       0
[13:16:59.302] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:16:59.303] <TB2>     INFO:   TBM errors: 		           0
[13:16:59.303] <TB2>     INFO: 	 flawed TBM headers:       0
[13:16:59.303] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:16:59.303] <TB2>     INFO: 	 event ID mismatches:      0
[13:16:59.303] <TB2>     INFO:   ROC errors: 		           0
[13:16:59.303] <TB2>     INFO: 	 missing ROC header(s):    0
[13:16:59.303] <TB2>     INFO: 	 misplaced readback start: 0
[13:16:59.303] <TB2>     INFO:   Pixel decoding errors:	   0
[13:16:59.303] <TB2>     INFO: 	 pixel data incomplete:    0
[13:16:59.303] <TB2>     INFO: 	 pixel address:            0
[13:16:59.303] <TB2>     INFO: 	 pulse height fill bit:    0
[13:16:59.303] <TB2>     INFO: 	 buffer corruption:        0
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO:    Read back bit status: 1
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO:    Timings are good!
[13:16:59.303] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.303] <TB2>     INFO: Test took 144809 ms.
[13:16:59.303] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:16:59.303] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:16:59.303] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:59.303] <TB2>     INFO: PixTestTiming::doTest took 619568 ms.
[13:16:59.303] <TB2>     INFO: PixTestTiming::doTest() done
[13:16:59.303] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:16:59.303] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:16:59.303] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:16:59.304] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:16:59.304] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:16:59.304] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:16:59.304] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:16:59.655] <TB2>     INFO: ######################################################################
[13:16:59.655] <TB2>     INFO: PixTestAlive::doTest()
[13:16:59.655] <TB2>     INFO: ######################################################################
[13:16:59.657] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.658] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:16:59.658] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:59.660] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:00.004] <TB2>     INFO: Expecting 41600 events.
[13:17:04.097] <TB2>     INFO: 41600 events read in total (3378ms).
[13:17:04.098] <TB2>     INFO: Test took 4438ms.
[13:17:04.106] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:04.106] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:17:04.106] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:17:04.482] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:17:04.482] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:17:04.482] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:17:04.486] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:04.487] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:17:04.487] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:04.488] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:04.837] <TB2>     INFO: Expecting 41600 events.
[13:17:07.796] <TB2>     INFO: 41600 events read in total (2244ms).
[13:17:07.796] <TB2>     INFO: Test took 3308ms.
[13:17:07.796] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:07.796] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:17:07.796] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:17:07.797] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:17:08.202] <TB2>     INFO: PixTestAlive::maskTest() done
[13:17:08.202] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:08.205] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:08.205] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:17:08.205] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:08.206] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:17:08.549] <TB2>     INFO: Expecting 41600 events.
[13:17:12.621] <TB2>     INFO: 41600 events read in total (3357ms).
[13:17:12.621] <TB2>     INFO: Test took 4415ms.
[13:17:12.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:12.629] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:17:12.629] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:17:13.006] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:17:13.006] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:13.006] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:17:13.006] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:17:13.015] <TB2>     INFO: ######################################################################
[13:17:13.015] <TB2>     INFO: PixTestTrim::doTest()
[13:17:13.015] <TB2>     INFO: ######################################################################
[13:17:13.018] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:13.018] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:17:13.018] <TB2>     INFO:    ----------------------------------------------------------------------
[13:17:13.099] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:17:13.099] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:17:13.186] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:17:13.186] <TB2>     INFO:     run 1 of 1
[13:17:13.186] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:13.538] <TB2>     INFO: Expecting 5025280 events.
[13:17:58.521] <TB2>     INFO: 1390544 events read in total (44268ms).
[13:18:42.569] <TB2>     INFO: 2764504 events read in total (88316ms).
[13:19:25.580] <TB2>     INFO: 4148496 events read in total (131327ms).
[13:19:53.787] <TB2>     INFO: 5025280 events read in total (159534ms).
[13:19:53.832] <TB2>     INFO: Test took 160646ms.
[13:19:53.891] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:54.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:55.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:56.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:58.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:59.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:00.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:02.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:03.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:04.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:06.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:07.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:09.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:10.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:11.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:13.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:14.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:15.922] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211030016
[13:20:15.925] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7955 minThrLimit = 93.782 minThrNLimit = 117.674 -> result = 93.7955 -> 93
[13:20:15.925] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4436 minThrLimit = 99.4009 minThrNLimit = 124.505 -> result = 99.4436 -> 99
[13:20:15.926] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4644 minThrLimit = 90.4435 minThrNLimit = 115.419 -> result = 90.4644 -> 90
[13:20:15.926] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.512 minThrLimit = 96.5052 minThrNLimit = 120.117 -> result = 96.512 -> 96
[13:20:15.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4869 minThrLimit = 91.469 minThrNLimit = 117.515 -> result = 91.4869 -> 91
[13:20:15.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5616 minThrLimit = 93.5513 minThrNLimit = 117.4 -> result = 93.5616 -> 93
[13:20:15.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7077 minThrLimit = 86.6595 minThrNLimit = 110.715 -> result = 86.7077 -> 86
[13:20:15.928] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4547 minThrLimit = 99.4369 minThrNLimit = 126.175 -> result = 99.4547 -> 99
[13:20:15.928] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.462 minThrLimit = 104.455 minThrNLimit = 130.919 -> result = 104.462 -> 104
[13:20:15.929] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1479 minThrLimit = 91.1068 minThrNLimit = 113.525 -> result = 91.1479 -> 91
[13:20:15.929] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2073 minThrLimit = 86.1593 minThrNLimit = 109.686 -> result = 86.2073 -> 86
[13:20:15.929] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.925 minThrLimit = 110.906 minThrNLimit = 142.275 -> result = 110.925 -> 110
[13:20:15.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0282 minThrLimit = 92.9657 minThrNLimit = 116.023 -> result = 93.0282 -> 93
[13:20:15.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3616 minThrLimit = 99.3597 minThrNLimit = 125.284 -> result = 99.3616 -> 99
[13:20:15.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7227 minThrLimit = 93.6903 minThrNLimit = 120.784 -> result = 93.7227 -> 93
[13:20:15.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4292 minThrLimit = 94.3853 minThrNLimit = 116.588 -> result = 94.4292 -> 94
[13:20:15.931] <TB2>     INFO: ROC 0 VthrComp = 93
[13:20:15.931] <TB2>     INFO: ROC 1 VthrComp = 99
[13:20:15.931] <TB2>     INFO: ROC 2 VthrComp = 90
[13:20:15.931] <TB2>     INFO: ROC 3 VthrComp = 96
[13:20:15.932] <TB2>     INFO: ROC 4 VthrComp = 91
[13:20:15.932] <TB2>     INFO: ROC 5 VthrComp = 93
[13:20:15.932] <TB2>     INFO: ROC 6 VthrComp = 86
[13:20:15.932] <TB2>     INFO: ROC 7 VthrComp = 99
[13:20:15.932] <TB2>     INFO: ROC 8 VthrComp = 104
[13:20:15.932] <TB2>     INFO: ROC 9 VthrComp = 91
[13:20:15.932] <TB2>     INFO: ROC 10 VthrComp = 86
[13:20:15.932] <TB2>     INFO: ROC 11 VthrComp = 110
[13:20:15.933] <TB2>     INFO: ROC 12 VthrComp = 93
[13:20:15.933] <TB2>     INFO: ROC 13 VthrComp = 99
[13:20:15.933] <TB2>     INFO: ROC 14 VthrComp = 93
[13:20:15.933] <TB2>     INFO: ROC 15 VthrComp = 94
[13:20:15.933] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:20:15.933] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:20:15.951] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:15.951] <TB2>     INFO:     run 1 of 1
[13:20:15.952] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:16.295] <TB2>     INFO: Expecting 5025280 events.
[13:20:52.779] <TB2>     INFO: 886432 events read in total (35769ms).
[13:21:28.705] <TB2>     INFO: 1770664 events read in total (71695ms).
[13:22:04.055] <TB2>     INFO: 2653872 events read in total (107045ms).
[13:22:38.790] <TB2>     INFO: 3528488 events read in total (141780ms).
[13:23:12.817] <TB2>     INFO: 4398856 events read in total (175807ms).
[13:23:38.387] <TB2>     INFO: 5025280 events read in total (201377ms).
[13:23:38.468] <TB2>     INFO: Test took 202516ms.
[13:23:38.655] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:39.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:40.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:42.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:43.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:45.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:46.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:48.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:49.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:51.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:53.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:54.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:56.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:57.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:59.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:00.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:02.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:03.987] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258146304
[13:24:03.990] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.472 for pixel 7/6 mean/min/max = 44.5953/34.4152/54.7754
[13:24:03.991] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.2923 for pixel 3/14 mean/min/max = 45.4425/32.4527/58.4323
[13:24:03.991] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4804 for pixel 0/35 mean/min/max = 45.6115/33.6579/57.5651
[13:24:03.992] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2841 for pixel 11/9 mean/min/max = 44.671/32.944/56.3981
[13:24:03.992] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.6761 for pixel 5/25 mean/min/max = 44.5426/33.2474/55.8378
[13:24:03.992] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8868 for pixel 0/79 mean/min/max = 44.7676/33.3049/56.2303
[13:24:03.993] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.2078 for pixel 0/60 mean/min/max = 45.2194/32.1751/58.2636
[13:24:03.993] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.617 for pixel 0/1 mean/min/max = 45.1252/31.618/58.6323
[13:24:03.993] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.5874 for pixel 14/77 mean/min/max = 46.6033/34.6024/58.6042
[13:24:03.994] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1999 for pixel 0/21 mean/min/max = 44.8137/33.3738/56.2537
[13:24:03.994] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5596 for pixel 5/0 mean/min/max = 43.6268/32.1395/55.1141
[13:24:03.994] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.6683 for pixel 0/6 mean/min/max = 47.5972/34.4412/60.7531
[13:24:03.995] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4027 for pixel 18/39 mean/min/max = 44.2853/33.0511/55.5195
[13:24:03.995] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.5598 for pixel 14/19 mean/min/max = 44.2297/31.6306/56.8287
[13:24:03.995] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.1242 for pixel 39/1 mean/min/max = 44.1867/33.1236/55.2499
[13:24:03.996] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.2334 for pixel 6/69 mean/min/max = 46.0106/32.7764/59.2448
[13:24:03.996] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:24:04.128] <TB2>     INFO: Expecting 411648 events.
[13:24:11.864] <TB2>     INFO: 411648 events read in total (7021ms).
[13:24:11.871] <TB2>     INFO: Expecting 411648 events.
[13:24:19.519] <TB2>     INFO: 411648 events read in total (6985ms).
[13:24:19.527] <TB2>     INFO: Expecting 411648 events.
[13:24:27.145] <TB2>     INFO: 411648 events read in total (6952ms).
[13:24:27.160] <TB2>     INFO: Expecting 411648 events.
[13:24:34.771] <TB2>     INFO: 411648 events read in total (6949ms).
[13:24:34.784] <TB2>     INFO: Expecting 411648 events.
[13:24:42.517] <TB2>     INFO: 411648 events read in total (7072ms).
[13:24:42.533] <TB2>     INFO: Expecting 411648 events.
[13:24:50.171] <TB2>     INFO: 411648 events read in total (6986ms).
[13:24:50.189] <TB2>     INFO: Expecting 411648 events.
[13:24:57.842] <TB2>     INFO: 411648 events read in total (6996ms).
[13:24:57.863] <TB2>     INFO: Expecting 411648 events.
[13:25:05.430] <TB2>     INFO: 411648 events read in total (6913ms).
[13:25:05.454] <TB2>     INFO: Expecting 411648 events.
[13:25:13.147] <TB2>     INFO: 411648 events read in total (7042ms).
[13:25:13.173] <TB2>     INFO: Expecting 411648 events.
[13:25:20.746] <TB2>     INFO: 411648 events read in total (6931ms).
[13:25:20.779] <TB2>     INFO: Expecting 411648 events.
[13:25:28.372] <TB2>     INFO: 411648 events read in total (6950ms).
[13:25:28.402] <TB2>     INFO: Expecting 411648 events.
[13:25:36.023] <TB2>     INFO: 411648 events read in total (6974ms).
[13:25:36.056] <TB2>     INFO: Expecting 411648 events.
[13:25:43.520] <TB2>     INFO: 411648 events read in total (6820ms).
[13:25:43.556] <TB2>     INFO: Expecting 411648 events.
[13:25:51.250] <TB2>     INFO: 411648 events read in total (7057ms).
[13:25:51.294] <TB2>     INFO: Expecting 411648 events.
[13:25:58.911] <TB2>     INFO: 411648 events read in total (6999ms).
[13:25:58.953] <TB2>     INFO: Expecting 411648 events.
[13:26:06.502] <TB2>     INFO: 411648 events read in total (6919ms).
[13:26:06.548] <TB2>     INFO: Test took 122552ms.
[13:26:07.057] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0458 < 35 for itrim = 103; old thr = 34.2965 ... break
[13:26:07.091] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0324 < 35 for itrim = 98; old thr = 34.3635 ... break
[13:26:07.125] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0764 < 35 for itrim = 102; old thr = 34.5255 ... break
[13:26:07.161] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0083 < 35 for itrim = 99; old thr = 34.9309 ... break
[13:26:07.205] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0868 < 35 for itrim = 108; old thr = 33.5501 ... break
[13:26:07.235] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 97; old thr = 34.6541 ... break
[13:26:07.266] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1028 < 35 for itrim = 97; old thr = 34.7035 ... break
[13:26:07.296] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0254 < 35 for itrim = 97; old thr = 34.7907 ... break
[13:26:07.339] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1143 < 35 for itrim = 119; old thr = 33.8543 ... break
[13:26:07.367] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0679 < 35 for itrim = 99; old thr = 34.0826 ... break
[13:26:07.409] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9258 < 35 for itrim = 96; old thr = 34.0368 ... break
[13:26:07.440] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6517 < 35 for itrim = 104; old thr = 33.7053 ... break
[13:26:07.480] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1323 < 35 for itrim = 102; old thr = 34.8268 ... break
[13:26:07.524] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5249 < 35 for itrim = 114; old thr = 34.2547 ... break
[13:26:07.570] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4555 < 35 for itrim = 99; old thr = 34.4189 ... break
[13:26:07.605] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0439 < 35 for itrim = 105; old thr = 33.7841 ... break
[13:26:07.682] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:26:07.694] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:07.694] <TB2>     INFO:     run 1 of 1
[13:26:07.694] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:08.042] <TB2>     INFO: Expecting 5025280 events.
[13:26:44.052] <TB2>     INFO: 872200 events read in total (35295ms).
[13:27:19.297] <TB2>     INFO: 1743496 events read in total (70540ms).
[13:27:54.719] <TB2>     INFO: 2613480 events read in total (105962ms).
[13:28:29.275] <TB2>     INFO: 3473144 events read in total (140518ms).
[13:29:03.292] <TB2>     INFO: 4327744 events read in total (174535ms).
[13:29:32.094] <TB2>     INFO: 5025280 events read in total (203337ms).
[13:29:32.181] <TB2>     INFO: Test took 204487ms.
[13:29:32.372] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:32.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:34.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:35.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:37.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:39.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:40.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:42.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:43.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:45.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:46.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:48.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:49.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:51.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:52.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:54.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:55.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:57.283] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262201344
[13:29:57.284] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.421579 .. 49.285314
[13:29:57.358] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:29:57.368] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:57.368] <TB2>     INFO:     run 1 of 1
[13:29:57.369] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:57.712] <TB2>     INFO: Expecting 1930240 events.
[13:30:38.486] <TB2>     INFO: 1157176 events read in total (40059ms).
[13:31:06.350] <TB2>     INFO: 1930240 events read in total (67923ms).
[13:31:06.375] <TB2>     INFO: Test took 69007ms.
[13:31:06.421] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:06.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:07.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:08.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:09.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:10.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:11.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:12.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:13.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:14.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:15.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:16.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:17.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:18.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:19.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:20.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:21.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:22.924] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303403008
[13:31:23.005] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.354784 .. 44.354539
[13:31:23.080] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:31:23.090] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:23.090] <TB2>     INFO:     run 1 of 1
[13:31:23.090] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:23.435] <TB2>     INFO: Expecting 1497600 events.
[13:32:08.140] <TB2>     INFO: 1136728 events read in total (43989ms).
[13:32:20.991] <TB2>     INFO: 1497600 events read in total (56842ms).
[13:32:21.014] <TB2>     INFO: Test took 57926ms.
[13:32:21.052] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:21.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:22.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:23.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:24.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:24.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:25.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:26.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:27.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:28.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:29.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:30.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:31.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:32.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:33.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:34.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:35.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:36.435] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278958080
[13:32:36.520] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.689280 .. 42.300749
[13:32:36.595] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:32:36.605] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:36.605] <TB2>     INFO:     run 1 of 1
[13:32:36.605] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:36.948] <TB2>     INFO: Expecting 1297920 events.
[13:33:18.651] <TB2>     INFO: 1122560 events read in total (40988ms).
[13:33:25.196] <TB2>     INFO: 1297920 events read in total (47534ms).
[13:33:25.209] <TB2>     INFO: Test took 48604ms.
[13:33:25.239] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:25.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:26.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:27.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:28.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:29.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:30.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:30.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:31.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:32.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:33.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:34.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:35.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:36.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:37.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:38.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:39.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:40.425] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308441088
[13:33:40.509] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.995387 .. 41.366897
[13:33:40.583] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:33:40.593] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:40.594] <TB2>     INFO:     run 1 of 1
[13:33:40.594] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:40.937] <TB2>     INFO: Expecting 1231360 events.
[13:34:21.734] <TB2>     INFO: 1128728 events read in total (40082ms).
[13:34:25.906] <TB2>     INFO: 1231360 events read in total (44254ms).
[13:34:25.924] <TB2>     INFO: Test took 45331ms.
[13:34:25.958] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:26.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:27.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:27.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:28.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:29.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:30.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:31.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:32.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:33.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:34.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:35.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:36.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:37.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:38.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:39.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:40.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:41.718] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271532032
[13:34:41.803] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:34:41.804] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:34:41.820] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:41.820] <TB2>     INFO:     run 1 of 1
[13:34:41.820] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:42.174] <TB2>     INFO: Expecting 1364480 events.
[13:35:22.645] <TB2>     INFO: 1075504 events read in total (39756ms).
[13:35:33.752] <TB2>     INFO: 1364480 events read in total (50863ms).
[13:35:33.766] <TB2>     INFO: Test took 51946ms.
[13:35:33.799] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:33.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:34.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:35.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:36.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:37.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:38.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:39.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:40.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:41.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:42.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:43.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:44.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:45.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:46.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:47.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:48.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:49.533] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254504960
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[13:35:49.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[13:35:49.575] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[13:35:49.575] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C0.dat
[13:35:49.583] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C1.dat
[13:35:49.590] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C2.dat
[13:35:49.597] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C3.dat
[13:35:49.604] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C4.dat
[13:35:49.611] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C5.dat
[13:35:49.618] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C6.dat
[13:35:49.625] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C7.dat
[13:35:49.632] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C8.dat
[13:35:49.639] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C9.dat
[13:35:49.646] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C10.dat
[13:35:49.653] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C11.dat
[13:35:49.660] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C12.dat
[13:35:49.667] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C13.dat
[13:35:49.674] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C14.dat
[13:35:49.681] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C15.dat
[13:35:49.688] <TB2>     INFO: PixTestTrim::trimTest() done
[13:35:49.688] <TB2>     INFO: vtrim:     103  98 102  99 108  97  97  97 119  99  96 104 102 114  99 105 
[13:35:49.688] <TB2>     INFO: vthrcomp:   93  99  90  96  91  93  86  99 104  91  86 110  93  99  93  94 
[13:35:49.688] <TB2>     INFO: vcal mean:  35.01  35.02  34.97  34.95  34.98  34.98  34.96  34.95  34.95  34.97  35.00  35.04  34.98  34.97  34.97  34.96 
[13:35:49.688] <TB2>     INFO: vcal RMS:    0.79   0.83   0.74   0.77   0.78   0.80   0.82   0.81   0.98   0.77   0.78   0.80   0.81   0.86   0.75   0.81 
[13:35:49.688] <TB2>     INFO: bits mean:   9.63   9.49   8.68   9.69   9.89   9.26   9.43   9.19   8.91   9.64  10.13   8.05   9.85  10.29   9.71   8.99 
[13:35:49.688] <TB2>     INFO: bits RMS:    2.40   2.73   2.88   2.64   2.49   2.76   2.77   2.96   2.57   2.54   2.50   2.77   2.47   2.46   2.56   2.86 
[13:35:49.705] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:49.705] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:35:49.706] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:49.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:35:49.709] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:35:49.720] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:49.720] <TB2>     INFO:     run 1 of 1
[13:35:49.720] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:50.067] <TB2>     INFO: Expecting 4160000 events.
[13:36:37.652] <TB2>     INFO: 1133695 events read in total (46870ms).
[13:37:23.001] <TB2>     INFO: 2255430 events read in total (93219ms).
[13:38:10.509] <TB2>     INFO: 3363730 events read in total (139727ms).
[13:38:43.911] <TB2>     INFO: 4160000 events read in total (173129ms).
[13:38:43.987] <TB2>     INFO: Test took 174268ms.
[13:38:44.122] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:44.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:46.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:48.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:49.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:51.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:53.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:55.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:57.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:59.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:01.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:02.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:04.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:06.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:08.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:10.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:12.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:14.182] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253435904
[13:39:14.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:39:14.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:39:14.259] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[13:39:14.270] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:39:14.270] <TB2>     INFO:     run 1 of 1
[13:39:14.270] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:14.622] <TB2>     INFO: Expecting 3577600 events.
[13:40:03.051] <TB2>     INFO: 1175385 events read in total (47714ms).
[13:40:49.717] <TB2>     INFO: 2331605 events read in total (94380ms).
[13:41:37.888] <TB2>     INFO: 3477650 events read in total (142552ms).
[13:41:42.355] <TB2>     INFO: 3577600 events read in total (147018ms).
[13:41:42.405] <TB2>     INFO: Test took 148135ms.
[13:41:42.511] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:42.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:44.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:46.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:47.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:49.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:51.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:53.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:54.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:56.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:58.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:59.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:01.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:03.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:05.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:06.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:08.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:10.239] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291270656
[13:42:10.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:42:10.314] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:42:10.314] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[13:42:10.325] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:42:10.325] <TB2>     INFO:     run 1 of 1
[13:42:10.325] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:10.668] <TB2>     INFO: Expecting 3307200 events.
[13:42:59.645] <TB2>     INFO: 1228865 events read in total (48262ms).
[13:43:48.076] <TB2>     INFO: 2432660 events read in total (96693ms).
[13:44:22.442] <TB2>     INFO: 3307200 events read in total (131060ms).
[13:44:22.502] <TB2>     INFO: Test took 132178ms.
[13:44:22.602] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:22.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:24.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:26.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:27.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:29.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:31.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:33.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:34.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:36.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:38.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:39.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:41.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:43.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:44.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:46.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:48.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:49.786] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284393472
[13:44:49.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:44:49.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:44:49.861] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:44:49.871] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:49.871] <TB2>     INFO:     run 1 of 1
[13:44:49.871] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:50.214] <TB2>     INFO: Expecting 3328000 events.
[13:45:39.053] <TB2>     INFO: 1223705 events read in total (48124ms).
[13:46:27.413] <TB2>     INFO: 2423410 events read in total (96484ms).
[13:47:04.142] <TB2>     INFO: 3328000 events read in total (133214ms).
[13:47:04.205] <TB2>     INFO: Test took 134335ms.
[13:47:04.308] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:04.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:06.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:07.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:09.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:11.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:12.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:14.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:16.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:17.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:19.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:20.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:22.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:24.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:25.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:27.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:29.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:30.895] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284393472
[13:47:30.896] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:47:30.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:47:30.970] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[13:47:30.981] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:47:30.981] <TB2>     INFO:     run 1 of 1
[13:47:30.981] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:31.323] <TB2>     INFO: Expecting 3369600 events.
[13:48:19.878] <TB2>     INFO: 1214075 events read in total (47840ms).
[13:49:07.748] <TB2>     INFO: 2405580 events read in total (95710ms).
[13:49:45.968] <TB2>     INFO: 3369600 events read in total (133932ms).
[13:49:46.031] <TB2>     INFO: Test took 135050ms.
[13:49:46.124] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:46.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:48.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:49.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:51.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:52.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:54.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:56.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:58.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:59.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:01.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:03.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:04.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:06.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:07.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:09.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:11.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:12.963] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284393472
[13:50:12.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5508, thr difference RMS: 1.62258
[13:50:12.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.19931, thr difference RMS: 1.56856
[13:50:12.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.35906, thr difference RMS: 1.45869
[13:50:12.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.28256, thr difference RMS: 1.71745
[13:50:12.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.83747, thr difference RMS: 1.35865
[13:50:12.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.34206, thr difference RMS: 1.64955
[13:50:12.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.14805, thr difference RMS: 1.38562
[13:50:12.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.78992, thr difference RMS: 1.60599
[13:50:12.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.00412, thr difference RMS: 1.33551
[13:50:12.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.81743, thr difference RMS: 1.38786
[13:50:12.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.80562, thr difference RMS: 1.21955
[13:50:12.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.4126, thr difference RMS: 1.25334
[13:50:12.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.17105, thr difference RMS: 1.66189
[13:50:12.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.68777, thr difference RMS: 1.77909
[13:50:12.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.07957, thr difference RMS: 1.21589
[13:50:12.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.27752, thr difference RMS: 1.73744
[13:50:12.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.5269, thr difference RMS: 1.61975
[13:50:12.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.24024, thr difference RMS: 1.55766
[13:50:12.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.29964, thr difference RMS: 1.44427
[13:50:12.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.25292, thr difference RMS: 1.72756
[13:50:12.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.8451, thr difference RMS: 1.37907
[13:50:12.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.35335, thr difference RMS: 1.63571
[13:50:12.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.20848, thr difference RMS: 1.39082
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.78038, thr difference RMS: 1.60589
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.92565, thr difference RMS: 1.3163
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.82064, thr difference RMS: 1.37265
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.76088, thr difference RMS: 1.21225
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.4377, thr difference RMS: 1.23643
[13:50:12.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.20201, thr difference RMS: 1.65925
[13:50:12.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.66914, thr difference RMS: 1.80597
[13:50:12.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.11202, thr difference RMS: 1.19909
[13:50:12.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.32469, thr difference RMS: 1.75726
[13:50:12.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.57891, thr difference RMS: 1.58687
[13:50:12.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.32107, thr difference RMS: 1.56821
[13:50:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.27908, thr difference RMS: 1.42007
[13:50:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.26016, thr difference RMS: 1.71687
[13:50:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.89219, thr difference RMS: 1.36121
[13:50:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.30449, thr difference RMS: 1.61909
[13:50:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.33648, thr difference RMS: 1.35093
[13:50:12.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.87691, thr difference RMS: 1.60656
[13:50:12.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.07567, thr difference RMS: 1.33927
[13:50:12.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.83463, thr difference RMS: 1.36173
[13:50:12.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.80836, thr difference RMS: 1.22021
[13:50:12.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.5741, thr difference RMS: 1.23739
[13:50:12.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.25185, thr difference RMS: 1.64211
[13:50:12.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.74383, thr difference RMS: 1.80063
[13:50:12.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.19996, thr difference RMS: 1.20763
[13:50:12.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.42985, thr difference RMS: 1.75499
[13:50:12.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.64553, thr difference RMS: 1.60149
[13:50:12.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.37006, thr difference RMS: 1.57769
[13:50:12.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.35925, thr difference RMS: 1.42698
[13:50:12.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.30246, thr difference RMS: 1.71508
[13:50:12.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.97248, thr difference RMS: 1.34203
[13:50:12.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.35972, thr difference RMS: 1.62162
[13:50:12.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.52124, thr difference RMS: 1.34393
[13:50:12.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.96158, thr difference RMS: 1.62217
[13:50:12.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.07169, thr difference RMS: 1.31259
[13:50:12.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.89389, thr difference RMS: 1.3654
[13:50:12.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.89846, thr difference RMS: 1.21364
[13:50:12.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.7306, thr difference RMS: 1.24454
[13:50:12.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.48172, thr difference RMS: 1.65096
[13:50:12.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.89502, thr difference RMS: 1.8032
[13:50:12.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.38056, thr difference RMS: 1.20107
[13:50:12.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.53058, thr difference RMS: 1.75131
[13:50:13.090] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:50:13.093] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1980 seconds
[13:50:13.093] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:50:13.795] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:50:13.795] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:50:13.798] <TB2>     INFO: ######################################################################
[13:50:13.798] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:50:13.798] <TB2>     INFO: ######################################################################
[13:50:13.798] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:13.798] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:50:13.798] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:13.798] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:50:13.809] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:50:13.809] <TB2>     INFO:     run 1 of 1
[13:50:13.809] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:14.151] <TB2>     INFO: Expecting 59072000 events.
[13:50:43.506] <TB2>     INFO: 1071600 events read in total (28640ms).
[13:51:11.921] <TB2>     INFO: 2139800 events read in total (57055ms).
[13:51:40.501] <TB2>     INFO: 3208200 events read in total (85635ms).
[13:52:09.217] <TB2>     INFO: 4278400 events read in total (114351ms).
[13:52:38.112] <TB2>     INFO: 5348200 events read in total (143246ms).
[13:53:06.701] <TB2>     INFO: 6416000 events read in total (171835ms).
[13:53:35.456] <TB2>     INFO: 7484200 events read in total (200590ms).
[13:54:04.110] <TB2>     INFO: 8555400 events read in total (229244ms).
[13:54:32.499] <TB2>     INFO: 9623000 events read in total (257633ms).
[13:55:01.182] <TB2>     INFO: 10690800 events read in total (286316ms).
[13:55:29.996] <TB2>     INFO: 11760000 events read in total (315130ms).
[13:55:58.747] <TB2>     INFO: 12830400 events read in total (343881ms).
[13:56:27.498] <TB2>     INFO: 13898400 events read in total (372632ms).
[13:56:56.188] <TB2>     INFO: 14966400 events read in total (401322ms).
[13:57:24.874] <TB2>     INFO: 16037600 events read in total (430008ms).
[13:57:53.602] <TB2>     INFO: 17106000 events read in total (458736ms).
[13:58:22.373] <TB2>     INFO: 18174000 events read in total (487507ms).
[13:58:51.144] <TB2>     INFO: 19242800 events read in total (516278ms).
[13:59:20.015] <TB2>     INFO: 20313600 events read in total (545149ms).
[13:59:48.706] <TB2>     INFO: 21381800 events read in total (573840ms).
[14:00:17.412] <TB2>     INFO: 22450000 events read in total (602546ms).
[14:00:46.196] <TB2>     INFO: 23522200 events read in total (631330ms).
[14:01:14.840] <TB2>     INFO: 24590400 events read in total (659974ms).
[14:01:43.588] <TB2>     INFO: 25658400 events read in total (688722ms).
[14:02:12.261] <TB2>     INFO: 26728600 events read in total (717395ms).
[14:02:40.956] <TB2>     INFO: 27798000 events read in total (746090ms).
[14:03:09.706] <TB2>     INFO: 28866000 events read in total (774840ms).
[14:03:38.535] <TB2>     INFO: 29933600 events read in total (803669ms).
[14:04:07.325] <TB2>     INFO: 31006000 events read in total (832459ms).
[14:04:35.945] <TB2>     INFO: 32073800 events read in total (861079ms).
[14:05:04.603] <TB2>     INFO: 33141800 events read in total (889737ms).
[14:05:33.333] <TB2>     INFO: 34211200 events read in total (918467ms).
[14:06:02.067] <TB2>     INFO: 35281200 events read in total (947201ms).
[14:06:30.642] <TB2>     INFO: 36349000 events read in total (975776ms).
[14:06:59.396] <TB2>     INFO: 37417000 events read in total (1004530ms).
[14:07:28.169] <TB2>     INFO: 38488200 events read in total (1033303ms).
[14:07:56.848] <TB2>     INFO: 39555800 events read in total (1061982ms).
[14:08:25.782] <TB2>     INFO: 40623200 events read in total (1090916ms).
[14:08:54.545] <TB2>     INFO: 41690800 events read in total (1119679ms).
[14:09:23.320] <TB2>     INFO: 42761800 events read in total (1148454ms).
[14:09:52.094] <TB2>     INFO: 43830000 events read in total (1177228ms).
[14:10:20.868] <TB2>     INFO: 44897400 events read in total (1206002ms).
[14:10:49.943] <TB2>     INFO: 45964400 events read in total (1235077ms).
[14:11:18.669] <TB2>     INFO: 47033000 events read in total (1263803ms).
[14:11:47.521] <TB2>     INFO: 48103200 events read in total (1292655ms).
[14:12:16.239] <TB2>     INFO: 49170400 events read in total (1321373ms).
[14:12:45.110] <TB2>     INFO: 50237800 events read in total (1350244ms).
[14:13:13.806] <TB2>     INFO: 51305000 events read in total (1378940ms).
[14:13:42.620] <TB2>     INFO: 52376000 events read in total (1407754ms).
[14:14:11.377] <TB2>     INFO: 53444000 events read in total (1436511ms).
[14:14:39.792] <TB2>     INFO: 54511400 events read in total (1464926ms).
[14:15:08.543] <TB2>     INFO: 55579000 events read in total (1493677ms).
[14:15:37.199] <TB2>     INFO: 56650000 events read in total (1522333ms).
[14:16:05.870] <TB2>     INFO: 57717400 events read in total (1551004ms).
[14:16:34.252] <TB2>     INFO: 58785200 events read in total (1579386ms).
[14:16:42.226] <TB2>     INFO: 59072000 events read in total (1587360ms).
[14:16:42.248] <TB2>     INFO: Test took 1588439ms.
[14:16:42.306] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:42.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:42.438] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:43.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:43.629] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:44.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:44.800] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:45.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:45.948] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:47.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:47.106] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:48.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:48.256] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:49.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:49.391] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:50.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:50.557] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:51.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:51.709] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:52.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:52.857] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:54.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:54.026] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:55.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:55.186] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:56.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:56.347] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:57.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:57.519] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:58.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:58.694] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:59.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:59.874] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:17:01.031] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499470336
[14:17:01.061] <TB2>     INFO: PixTestScurves::scurves() done 
[14:17:01.061] <TB2>     INFO: Vcal mean:  35.07  35.05  34.97  34.99  34.93  34.98  34.98  34.99  35.03  35.01  35.10  35.57  35.13  35.13  35.01  34.99 
[14:17:01.061] <TB2>     INFO: Vcal RMS:    0.66   0.70   0.61   0.66   0.65   0.64   0.69   0.68   0.87   0.65   0.67   0.71   0.69   0.75   0.62   0.68 
[14:17:01.061] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:17:01.136] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:17:01.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:17:01.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:17:01.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:17:01.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:17:01.136] <TB2>     INFO: ######################################################################
[14:17:01.136] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:17:01.136] <TB2>     INFO: ######################################################################
[14:17:01.140] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:01.482] <TB2>     INFO: Expecting 41600 events.
[14:17:05.571] <TB2>     INFO: 41600 events read in total (3356ms).
[14:17:05.571] <TB2>     INFO: Test took 4431ms.
[14:17:05.579] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:05.579] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:17:05.579] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:17:05.584] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 44] has eff 0/10
[14:17:05.584] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 44]
[14:17:05.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:17:05.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:17:05.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:17:05.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:17:05.927] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:17:06.275] <TB2>     INFO: Expecting 41600 events.
[14:17:10.421] <TB2>     INFO: 41600 events read in total (3431ms).
[14:17:10.421] <TB2>     INFO: Test took 4494ms.
[14:17:10.429] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:10.429] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:17:10.429] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.181
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.184
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.135
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.378
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.045
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.579
[14:17:10.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.716
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.594
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 191
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.74
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 173
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.061
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 175
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.258
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.015
[14:17:10.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.008
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.971
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 169
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.084
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.491
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:17:10.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:17:10.527] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:17:10.870] <TB2>     INFO: Expecting 41600 events.
[14:17:15.005] <TB2>     INFO: 41600 events read in total (3420ms).
[14:17:15.006] <TB2>     INFO: Test took 4478ms.
[14:17:15.014] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:15.014] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:17:15.014] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:17:15.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 1
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4116
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 77
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.9864
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 55
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2053
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 66
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4463
[14:17:15.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 74
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4744
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.289
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 74
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2061
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.3683
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 93
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8656
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2273
[14:17:15.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1702
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.411
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1714
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9685
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3193
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 77
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5136
[14:17:15.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 75
[14:17:15.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 0 0
[14:17:15.429] <TB2>     INFO: Expecting 2560 events.
[14:17:16.389] <TB2>     INFO: 2560 events read in total (245ms).
[14:17:16.389] <TB2>     INFO: Test took 1366ms.
[14:17:16.390] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:16.390] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 1 1
[14:17:16.897] <TB2>     INFO: Expecting 2560 events.
[14:17:17.854] <TB2>     INFO: 2560 events read in total (242ms).
[14:17:17.854] <TB2>     INFO: Test took 1464ms.
[14:17:17.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:17.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 2 2
[14:17:18.362] <TB2>     INFO: Expecting 2560 events.
[14:17:19.321] <TB2>     INFO: 2560 events read in total (244ms).
[14:17:19.321] <TB2>     INFO: Test took 1466ms.
[14:17:19.322] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:19.322] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 3 3
[14:17:19.829] <TB2>     INFO: Expecting 2560 events.
[14:17:20.788] <TB2>     INFO: 2560 events read in total (244ms).
[14:17:20.788] <TB2>     INFO: Test took 1466ms.
[14:17:20.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:20.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[14:17:21.296] <TB2>     INFO: Expecting 2560 events.
[14:17:22.254] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:22.254] <TB2>     INFO: Test took 1466ms.
[14:17:22.254] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:22.255] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 5 5
[14:17:22.762] <TB2>     INFO: Expecting 2560 events.
[14:17:23.719] <TB2>     INFO: 2560 events read in total (242ms).
[14:17:23.719] <TB2>     INFO: Test took 1464ms.
[14:17:23.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:23.720] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[14:17:24.227] <TB2>     INFO: Expecting 2560 events.
[14:17:25.185] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:25.186] <TB2>     INFO: Test took 1466ms.
[14:17:25.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:25.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[14:17:25.693] <TB2>     INFO: Expecting 2560 events.
[14:17:26.652] <TB2>     INFO: 2560 events read in total (244ms).
[14:17:26.652] <TB2>     INFO: Test took 1464ms.
[14:17:26.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:26.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[14:17:27.163] <TB2>     INFO: Expecting 2560 events.
[14:17:28.121] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:28.122] <TB2>     INFO: Test took 1469ms.
[14:17:28.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:28.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[14:17:28.630] <TB2>     INFO: Expecting 2560 events.
[14:17:29.587] <TB2>     INFO: 2560 events read in total (242ms).
[14:17:29.587] <TB2>     INFO: Test took 1465ms.
[14:17:29.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:29.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[14:17:30.097] <TB2>     INFO: Expecting 2560 events.
[14:17:31.055] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:31.056] <TB2>     INFO: Test took 1469ms.
[14:17:31.056] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:31.056] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:17:31.563] <TB2>     INFO: Expecting 2560 events.
[14:17:32.521] <TB2>     INFO: 2560 events read in total (242ms).
[14:17:32.522] <TB2>     INFO: Test took 1466ms.
[14:17:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[14:17:33.029] <TB2>     INFO: Expecting 2560 events.
[14:17:33.987] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:33.987] <TB2>     INFO: Test took 1463ms.
[14:17:33.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:33.988] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[14:17:34.495] <TB2>     INFO: Expecting 2560 events.
[14:17:35.453] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:35.453] <TB2>     INFO: Test took 1465ms.
[14:17:35.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:35.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 14 14
[14:17:35.961] <TB2>     INFO: Expecting 2560 events.
[14:17:36.920] <TB2>     INFO: 2560 events read in total (243ms).
[14:17:36.921] <TB2>     INFO: Test took 1467ms.
[14:17:36.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:36.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 15 15
[14:17:37.428] <TB2>     INFO: Expecting 2560 events.
[14:17:38.385] <TB2>     INFO: 2560 events read in total (242ms).
[14:17:38.385] <TB2>     INFO: Test took 1464ms.
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:17:38.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:17:38.388] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:38.895] <TB2>     INFO: Expecting 655360 events.
[14:17:50.732] <TB2>     INFO: 655360 events read in total (11122ms).
[14:17:50.744] <TB2>     INFO: Expecting 655360 events.
[14:18:02.336] <TB2>     INFO: 655360 events read in total (11026ms).
[14:18:02.351] <TB2>     INFO: Expecting 655360 events.
[14:18:13.981] <TB2>     INFO: 655360 events read in total (11065ms).
[14:18:13.000] <TB2>     INFO: Expecting 655360 events.
[14:18:25.618] <TB2>     INFO: 655360 events read in total (11063ms).
[14:18:25.641] <TB2>     INFO: Expecting 655360 events.
[14:18:37.249] <TB2>     INFO: 655360 events read in total (11051ms).
[14:18:37.277] <TB2>     INFO: Expecting 655360 events.
[14:18:48.952] <TB2>     INFO: 655360 events read in total (11122ms).
[14:18:48.983] <TB2>     INFO: Expecting 655360 events.
[14:19:00.585] <TB2>     INFO: 655360 events read in total (11053ms).
[14:19:00.623] <TB2>     INFO: Expecting 655360 events.
[14:19:12.277] <TB2>     INFO: 655360 events read in total (11111ms).
[14:19:12.319] <TB2>     INFO: Expecting 655360 events.
[14:19:23.924] <TB2>     INFO: 655360 events read in total (11076ms).
[14:19:23.970] <TB2>     INFO: Expecting 655360 events.
[14:19:35.570] <TB2>     INFO: 655360 events read in total (11073ms).
[14:19:35.620] <TB2>     INFO: Expecting 655360 events.
[14:19:47.306] <TB2>     INFO: 655360 events read in total (11159ms).
[14:19:47.360] <TB2>     INFO: Expecting 655360 events.
[14:19:58.980] <TB2>     INFO: 655360 events read in total (11093ms).
[14:19:59.041] <TB2>     INFO: Expecting 655360 events.
[14:20:10.711] <TB2>     INFO: 655360 events read in total (11144ms).
[14:20:10.774] <TB2>     INFO: Expecting 655360 events.
[14:20:22.388] <TB2>     INFO: 655360 events read in total (11088ms).
[14:20:22.454] <TB2>     INFO: Expecting 655360 events.
[14:20:34.071] <TB2>     INFO: 655360 events read in total (11091ms).
[14:20:34.144] <TB2>     INFO: Expecting 655360 events.
[14:20:45.659] <TB2>     INFO: 655360 events read in total (10988ms).
[14:20:45.741] <TB2>     INFO: Test took 187353ms.
[14:20:45.836] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:46.141] <TB2>     INFO: Expecting 655360 events.
[14:20:57.721] <TB2>     INFO: 655360 events read in total (10865ms).
[14:20:57.731] <TB2>     INFO: Expecting 655360 events.
[14:21:09.456] <TB2>     INFO: 655360 events read in total (11151ms).
[14:21:09.472] <TB2>     INFO: Expecting 655360 events.
[14:21:21.146] <TB2>     INFO: 655360 events read in total (11115ms).
[14:21:21.167] <TB2>     INFO: Expecting 655360 events.
[14:21:32.880] <TB2>     INFO: 655360 events read in total (11152ms).
[14:21:32.904] <TB2>     INFO: Expecting 655360 events.
[14:21:44.643] <TB2>     INFO: 655360 events read in total (11181ms).
[14:21:44.670] <TB2>     INFO: Expecting 655360 events.
[14:21:56.451] <TB2>     INFO: 655360 events read in total (11233ms).
[14:21:56.483] <TB2>     INFO: Expecting 655360 events.
[14:22:08.235] <TB2>     INFO: 655360 events read in total (11203ms).
[14:22:08.272] <TB2>     INFO: Expecting 655360 events.
[14:22:20.014] <TB2>     INFO: 655360 events read in total (11200ms).
[14:22:20.079] <TB2>     INFO: Expecting 655360 events.
[14:22:31.863] <TB2>     INFO: 655360 events read in total (11257ms).
[14:22:31.909] <TB2>     INFO: Expecting 655360 events.
[14:22:43.663] <TB2>     INFO: 655360 events read in total (11223ms).
[14:22:43.711] <TB2>     INFO: Expecting 655360 events.
[14:22:55.478] <TB2>     INFO: 655360 events read in total (11235ms).
[14:22:55.531] <TB2>     INFO: Expecting 655360 events.
[14:23:07.266] <TB2>     INFO: 655360 events read in total (11208ms).
[14:23:07.323] <TB2>     INFO: Expecting 655360 events.
[14:23:19.034] <TB2>     INFO: 655360 events read in total (11184ms).
[14:23:19.095] <TB2>     INFO: Expecting 655360 events.
[14:23:30.914] <TB2>     INFO: 655360 events read in total (11292ms).
[14:23:30.983] <TB2>     INFO: Expecting 655360 events.
[14:23:42.753] <TB2>     INFO: 655360 events read in total (11243ms).
[14:23:42.831] <TB2>     INFO: Expecting 655360 events.
[14:23:54.598] <TB2>     INFO: 655360 events read in total (11241ms).
[14:23:54.672] <TB2>     INFO: Test took 188836ms.
[14:23:54.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:23:54.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:23:54.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:23:54.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:23:54.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:23:54.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:23:54.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:23:54.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:23:54.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:23:54.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:23:54.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:23:54.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:54.866] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:23:54.866] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.873] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.881] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.888] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.895] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.909] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.917] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.923] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:23:54.930] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.938] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.945] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:23:54.952] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:23:54.959] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:23:54.966] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:23:54.973] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:23:54.980] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.987] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.994] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:54.002] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:55.009] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:55.016] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:55.023] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:23:55.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:55.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:55.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:55.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:55.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:55.409] <TB2>     INFO: Expecting 41600 events.
[14:23:59.257] <TB2>     INFO: 41600 events read in total (3134ms).
[14:23:59.257] <TB2>     INFO: Test took 4192ms.
[14:23:59.910] <TB2>     INFO: Expecting 41600 events.
[14:24:03.759] <TB2>     INFO: 41600 events read in total (3134ms).
[14:24:03.760] <TB2>     INFO: Test took 4203ms.
[14:24:04.421] <TB2>     INFO: Expecting 41600 events.
[14:24:08.255] <TB2>     INFO: 41600 events read in total (3119ms).
[14:24:08.256] <TB2>     INFO: Test took 4185ms.
[14:24:08.560] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:08.692] <TB2>     INFO: Expecting 2560 events.
[14:24:09.650] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:09.652] <TB2>     INFO: Test took 1092ms.
[14:24:09.654] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:10.161] <TB2>     INFO: Expecting 2560 events.
[14:24:11.119] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:11.120] <TB2>     INFO: Test took 1466ms.
[14:24:11.122] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:11.628] <TB2>     INFO: Expecting 2560 events.
[14:24:12.588] <TB2>     INFO: 2560 events read in total (245ms).
[14:24:12.588] <TB2>     INFO: Test took 1466ms.
[14:24:12.590] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:13.097] <TB2>     INFO: Expecting 2560 events.
[14:24:14.057] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:14.058] <TB2>     INFO: Test took 1468ms.
[14:24:14.060] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:14.566] <TB2>     INFO: Expecting 2560 events.
[14:24:15.523] <TB2>     INFO: 2560 events read in total (242ms).
[14:24:15.523] <TB2>     INFO: Test took 1463ms.
[14:24:15.525] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:16.033] <TB2>     INFO: Expecting 2560 events.
[14:24:16.991] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:16.991] <TB2>     INFO: Test took 1466ms.
[14:24:16.994] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:17.500] <TB2>     INFO: Expecting 2560 events.
[14:24:18.458] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:18.458] <TB2>     INFO: Test took 1464ms.
[14:24:18.460] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:18.969] <TB2>     INFO: Expecting 2560 events.
[14:24:19.928] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:19.928] <TB2>     INFO: Test took 1468ms.
[14:24:19.931] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:20.439] <TB2>     INFO: Expecting 2560 events.
[14:24:21.399] <TB2>     INFO: 2560 events read in total (245ms).
[14:24:21.400] <TB2>     INFO: Test took 1469ms.
[14:24:21.402] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:21.908] <TB2>     INFO: Expecting 2560 events.
[14:24:22.868] <TB2>     INFO: 2560 events read in total (245ms).
[14:24:22.868] <TB2>     INFO: Test took 1466ms.
[14:24:22.872] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:23.377] <TB2>     INFO: Expecting 2560 events.
[14:24:24.336] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:24.336] <TB2>     INFO: Test took 1464ms.
[14:24:24.338] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:24.844] <TB2>     INFO: Expecting 2560 events.
[14:24:25.802] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:25.802] <TB2>     INFO: Test took 1464ms.
[14:24:25.804] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:26.311] <TB2>     INFO: Expecting 2560 events.
[14:24:27.272] <TB2>     INFO: 2560 events read in total (246ms).
[14:24:27.273] <TB2>     INFO: Test took 1469ms.
[14:24:27.275] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:27.781] <TB2>     INFO: Expecting 2560 events.
[14:24:28.740] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:28.740] <TB2>     INFO: Test took 1465ms.
[14:24:28.742] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:29.252] <TB2>     INFO: Expecting 2560 events.
[14:24:30.211] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:30.211] <TB2>     INFO: Test took 1469ms.
[14:24:30.213] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:30.719] <TB2>     INFO: Expecting 2560 events.
[14:24:31.679] <TB2>     INFO: 2560 events read in total (245ms).
[14:24:31.679] <TB2>     INFO: Test took 1466ms.
[14:24:31.682] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:32.188] <TB2>     INFO: Expecting 2560 events.
[14:24:33.150] <TB2>     INFO: 2560 events read in total (246ms).
[14:24:33.151] <TB2>     INFO: Test took 1469ms.
[14:24:33.153] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:33.661] <TB2>     INFO: Expecting 2560 events.
[14:24:34.618] <TB2>     INFO: 2560 events read in total (242ms).
[14:24:34.618] <TB2>     INFO: Test took 1465ms.
[14:24:34.620] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:35.129] <TB2>     INFO: Expecting 2560 events.
[14:24:36.096] <TB2>     INFO: 2560 events read in total (250ms).
[14:24:36.097] <TB2>     INFO: Test took 1477ms.
[14:24:36.099] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:36.605] <TB2>     INFO: Expecting 2560 events.
[14:24:37.566] <TB2>     INFO: 2560 events read in total (246ms).
[14:24:37.567] <TB2>     INFO: Test took 1468ms.
[14:24:37.569] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:38.077] <TB2>     INFO: Expecting 2560 events.
[14:24:39.034] <TB2>     INFO: 2560 events read in total (242ms).
[14:24:39.035] <TB2>     INFO: Test took 1466ms.
[14:24:39.037] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:39.543] <TB2>     INFO: Expecting 2560 events.
[14:24:40.506] <TB2>     INFO: 2560 events read in total (249ms).
[14:24:40.506] <TB2>     INFO: Test took 1469ms.
[14:24:40.508] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:41.015] <TB2>     INFO: Expecting 2560 events.
[14:24:41.971] <TB2>     INFO: 2560 events read in total (241ms).
[14:24:41.972] <TB2>     INFO: Test took 1464ms.
[14:24:41.975] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:42.481] <TB2>     INFO: Expecting 2560 events.
[14:24:43.443] <TB2>     INFO: 2560 events read in total (247ms).
[14:24:43.443] <TB2>     INFO: Test took 1468ms.
[14:24:43.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:43.953] <TB2>     INFO: Expecting 2560 events.
[14:24:44.913] <TB2>     INFO: 2560 events read in total (245ms).
[14:24:44.913] <TB2>     INFO: Test took 1468ms.
[14:24:44.915] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:45.422] <TB2>     INFO: Expecting 2560 events.
[14:24:46.381] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:46.382] <TB2>     INFO: Test took 1467ms.
[14:24:46.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:46.890] <TB2>     INFO: Expecting 2560 events.
[14:24:47.848] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:47.848] <TB2>     INFO: Test took 1464ms.
[14:24:47.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:48.356] <TB2>     INFO: Expecting 2560 events.
[14:24:49.315] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:49.316] <TB2>     INFO: Test took 1466ms.
[14:24:49.318] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:49.827] <TB2>     INFO: Expecting 2560 events.
[14:24:50.784] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:50.785] <TB2>     INFO: Test took 1467ms.
[14:24:50.788] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:51.293] <TB2>     INFO: Expecting 2560 events.
[14:24:52.252] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:52.252] <TB2>     INFO: Test took 1465ms.
[14:24:52.254] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:52.762] <TB2>     INFO: Expecting 2560 events.
[14:24:53.721] <TB2>     INFO: 2560 events read in total (243ms).
[14:24:53.721] <TB2>     INFO: Test took 1467ms.
[14:24:53.724] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:54.230] <TB2>     INFO: Expecting 2560 events.
[14:24:55.189] <TB2>     INFO: 2560 events read in total (244ms).
[14:24:55.189] <TB2>     INFO: Test took 1466ms.
[14:24:56.217] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:24:56.218] <TB2>     INFO: PH scale (per ROC):    81  82  82  78  81  81  77  80  74  80  83  81  80  78  85  81
[14:24:56.218] <TB2>     INFO: PH offset (per ROC):  170 188 176 175 175 173 169 159 182 176 165 172 181 184 167 173
[14:24:56.389] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:24:56.392] <TB2>     INFO: ######################################################################
[14:24:56.392] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:24:56.393] <TB2>     INFO: ######################################################################
[14:24:56.393] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:24:56.404] <TB2>     INFO: scanning low vcal = 10
[14:24:56.750] <TB2>     INFO: Expecting 41600 events.
[14:25:00.451] <TB2>     INFO: 41600 events read in total (2985ms).
[14:25:00.452] <TB2>     INFO: Test took 4048ms.
[14:25:00.455] <TB2>     INFO: scanning low vcal = 20
[14:25:00.960] <TB2>     INFO: Expecting 41600 events.
[14:25:04.665] <TB2>     INFO: 41600 events read in total (2990ms).
[14:25:04.665] <TB2>     INFO: Test took 4210ms.
[14:25:04.668] <TB2>     INFO: scanning low vcal = 30
[14:25:05.174] <TB2>     INFO: Expecting 41600 events.
[14:25:08.888] <TB2>     INFO: 41600 events read in total (2999ms).
[14:25:08.889] <TB2>     INFO: Test took 4221ms.
[14:25:08.891] <TB2>     INFO: scanning low vcal = 40
[14:25:09.395] <TB2>     INFO: Expecting 41600 events.
[14:25:13.598] <TB2>     INFO: 41600 events read in total (3488ms).
[14:25:13.599] <TB2>     INFO: Test took 4708ms.
[14:25:13.602] <TB2>     INFO: scanning low vcal = 50
[14:25:14.025] <TB2>     INFO: Expecting 41600 events.
[14:25:18.255] <TB2>     INFO: 41600 events read in total (3515ms).
[14:25:18.256] <TB2>     INFO: Test took 4654ms.
[14:25:18.260] <TB2>     INFO: scanning low vcal = 60
[14:25:18.686] <TB2>     INFO: Expecting 41600 events.
[14:25:22.947] <TB2>     INFO: 41600 events read in total (3546ms).
[14:25:22.948] <TB2>     INFO: Test took 4689ms.
[14:25:22.953] <TB2>     INFO: scanning low vcal = 70
[14:25:23.377] <TB2>     INFO: Expecting 41600 events.
[14:25:27.607] <TB2>     INFO: 41600 events read in total (3515ms).
[14:25:27.607] <TB2>     INFO: Test took 4653ms.
[14:25:27.611] <TB2>     INFO: scanning low vcal = 80
[14:25:28.032] <TB2>     INFO: Expecting 41600 events.
[14:25:32.276] <TB2>     INFO: 41600 events read in total (3530ms).
[14:25:32.277] <TB2>     INFO: Test took 4666ms.
[14:25:32.280] <TB2>     INFO: scanning low vcal = 90
[14:25:32.707] <TB2>     INFO: Expecting 41600 events.
[14:25:36.969] <TB2>     INFO: 41600 events read in total (3546ms).
[14:25:36.970] <TB2>     INFO: Test took 4690ms.
[14:25:36.974] <TB2>     INFO: scanning low vcal = 100
[14:25:37.396] <TB2>     INFO: Expecting 41600 events.
[14:25:41.796] <TB2>     INFO: 41600 events read in total (3685ms).
[14:25:41.796] <TB2>     INFO: Test took 4822ms.
[14:25:41.799] <TB2>     INFO: scanning low vcal = 110
[14:25:42.222] <TB2>     INFO: Expecting 41600 events.
[14:25:46.500] <TB2>     INFO: 41600 events read in total (3563ms).
[14:25:46.501] <TB2>     INFO: Test took 4702ms.
[14:25:46.504] <TB2>     INFO: scanning low vcal = 120
[14:25:46.925] <TB2>     INFO: Expecting 41600 events.
[14:25:51.210] <TB2>     INFO: 41600 events read in total (3570ms).
[14:25:51.210] <TB2>     INFO: Test took 4706ms.
[14:25:51.213] <TB2>     INFO: scanning low vcal = 130
[14:25:51.641] <TB2>     INFO: Expecting 41600 events.
[14:25:55.900] <TB2>     INFO: 41600 events read in total (3544ms).
[14:25:55.901] <TB2>     INFO: Test took 4688ms.
[14:25:55.904] <TB2>     INFO: scanning low vcal = 140
[14:25:56.330] <TB2>     INFO: Expecting 41600 events.
[14:26:00.615] <TB2>     INFO: 41600 events read in total (3570ms).
[14:26:00.616] <TB2>     INFO: Test took 4712ms.
[14:26:00.619] <TB2>     INFO: scanning low vcal = 150
[14:26:01.042] <TB2>     INFO: Expecting 41600 events.
[14:26:05.300] <TB2>     INFO: 41600 events read in total (3543ms).
[14:26:05.301] <TB2>     INFO: Test took 4682ms.
[14:26:05.304] <TB2>     INFO: scanning low vcal = 160
[14:26:05.729] <TB2>     INFO: Expecting 41600 events.
[14:26:09.988] <TB2>     INFO: 41600 events read in total (3544ms).
[14:26:09.989] <TB2>     INFO: Test took 4685ms.
[14:26:09.992] <TB2>     INFO: scanning low vcal = 170
[14:26:10.411] <TB2>     INFO: Expecting 41600 events.
[14:26:14.658] <TB2>     INFO: 41600 events read in total (3532ms).
[14:26:14.659] <TB2>     INFO: Test took 4667ms.
[14:26:14.663] <TB2>     INFO: scanning low vcal = 180
[14:26:15.085] <TB2>     INFO: Expecting 41600 events.
[14:26:19.338] <TB2>     INFO: 41600 events read in total (3539ms).
[14:26:19.339] <TB2>     INFO: Test took 4676ms.
[14:26:19.342] <TB2>     INFO: scanning low vcal = 190
[14:26:19.765] <TB2>     INFO: Expecting 41600 events.
[14:26:24.020] <TB2>     INFO: 41600 events read in total (3540ms).
[14:26:24.020] <TB2>     INFO: Test took 4678ms.
[14:26:24.024] <TB2>     INFO: scanning low vcal = 200
[14:26:24.445] <TB2>     INFO: Expecting 41600 events.
[14:26:28.714] <TB2>     INFO: 41600 events read in total (3554ms).
[14:26:28.714] <TB2>     INFO: Test took 4690ms.
[14:26:28.717] <TB2>     INFO: scanning low vcal = 210
[14:26:29.141] <TB2>     INFO: Expecting 41600 events.
[14:26:33.426] <TB2>     INFO: 41600 events read in total (3570ms).
[14:26:33.427] <TB2>     INFO: Test took 4709ms.
[14:26:33.430] <TB2>     INFO: scanning low vcal = 220
[14:26:33.853] <TB2>     INFO: Expecting 41600 events.
[14:26:38.101] <TB2>     INFO: 41600 events read in total (3533ms).
[14:26:38.102] <TB2>     INFO: Test took 4672ms.
[14:26:38.106] <TB2>     INFO: scanning low vcal = 230
[14:26:38.531] <TB2>     INFO: Expecting 41600 events.
[14:26:42.765] <TB2>     INFO: 41600 events read in total (3519ms).
[14:26:42.765] <TB2>     INFO: Test took 4659ms.
[14:26:42.768] <TB2>     INFO: scanning low vcal = 240
[14:26:43.195] <TB2>     INFO: Expecting 41600 events.
[14:26:47.420] <TB2>     INFO: 41600 events read in total (3510ms).
[14:26:47.421] <TB2>     INFO: Test took 4653ms.
[14:26:47.425] <TB2>     INFO: scanning low vcal = 250
[14:26:47.850] <TB2>     INFO: Expecting 41600 events.
[14:26:52.088] <TB2>     INFO: 41600 events read in total (3524ms).
[14:26:52.089] <TB2>     INFO: Test took 4664ms.
[14:26:52.093] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:26:52.523] <TB2>     INFO: Expecting 41600 events.
[14:26:56.755] <TB2>     INFO: 41600 events read in total (3517ms).
[14:26:56.756] <TB2>     INFO: Test took 4663ms.
[14:26:56.761] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:26:57.180] <TB2>     INFO: Expecting 41600 events.
[14:27:01.419] <TB2>     INFO: 41600 events read in total (3524ms).
[14:27:01.420] <TB2>     INFO: Test took 4659ms.
[14:27:01.423] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:27:01.845] <TB2>     INFO: Expecting 41600 events.
[14:27:06.101] <TB2>     INFO: 41600 events read in total (3541ms).
[14:27:06.102] <TB2>     INFO: Test took 4679ms.
[14:27:06.107] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:27:06.532] <TB2>     INFO: Expecting 41600 events.
[14:27:10.770] <TB2>     INFO: 41600 events read in total (3523ms).
[14:27:10.771] <TB2>     INFO: Test took 4664ms.
[14:27:10.774] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:27:11.199] <TB2>     INFO: Expecting 41600 events.
[14:27:15.519] <TB2>     INFO: 41600 events read in total (3605ms).
[14:27:15.520] <TB2>     INFO: Test took 4746ms.
[14:27:16.072] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:27:16.076] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:27:16.076] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:27:16.076] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:27:16.076] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:27:16.076] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:27:16.077] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:27:16.077] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:27:16.077] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:27:16.077] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:27:16.078] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:27:55.191] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:27:55.191] <TB2>     INFO: non-linearity mean:  0.960 0.964 0.958 0.964 0.961 0.960 0.952 0.967 0.956 0.971 0.965 0.966 0.966 0.957 0.957 0.965
[14:27:55.192] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.005 0.005 0.006 0.004 0.006 0.003 0.004 0.004 0.005 0.007 0.006 0.005
[14:27:55.192] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:27:55.215] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:27:55.237] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:27:55.260] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:27:55.282] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:27:55.304] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:27:55.328] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:27:55.351] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:27:55.373] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:27:55.396] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:27:55.418] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:27:55.440] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:27:55.463] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:27:55.485] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:27:55.507] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:27:55.532] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NG_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:27:55.554] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:27:55.554] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:27:55.562] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:27:55.562] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:27:55.565] <TB2>     INFO: ######################################################################
[14:27:55.565] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:27:55.565] <TB2>     INFO: ######################################################################
[14:27:55.570] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:27:55.581] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:55.581] <TB2>     INFO:     run 1 of 1
[14:27:55.582] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:55.925] <TB2>     INFO: Expecting 3120000 events.
[14:28:46.924] <TB2>     INFO: 1280135 events read in total (50285ms).
[14:29:35.522] <TB2>     INFO: 2555640 events read in total (98883ms).
[14:29:58.054] <TB2>     INFO: 3120000 events read in total (121416ms).
[14:29:58.098] <TB2>     INFO: Test took 122517ms.
[14:29:58.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:58.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:59.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:01.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:02.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:04.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:05.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:07.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:08.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:10.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:11.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:13.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:14.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:15.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:17.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:18.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:20.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:21.823] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397885440
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8674, RMS = 1.27925
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7227, RMS = 1.39901
[14:30:21.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:30:21.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:30:21.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7606, RMS = 1.33675
[14:30:21.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:30:21.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:30:21.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5219, RMS = 1.59671
[14:30:21.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2848, RMS = 0.928337
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5142, RMS = 1.00243
[14:30:21.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.151, RMS = 1.89186
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5141, RMS = 2.02936
[14:30:21.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1133, RMS = 1.2198
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9586, RMS = 1.42587
[14:30:21.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2197, RMS = 1.06969
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5643, RMS = 1.44589
[14:30:21.863] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4454, RMS = 1.84891
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9702, RMS = 1.64433
[14:30:21.864] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.174, RMS = 1.49234
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2154, RMS = 1.62128
[14:30:21.866] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5511, RMS = 2.02145
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.3707, RMS = 2.24114
[14:30:21.867] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6511, RMS = 1.32438
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8889, RMS = 1.22706
[14:30:21.868] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:30:21.869] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:30:21.870] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3327, RMS = 0.89839
[14:30:21.870] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:30:21.870] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:30:21.870] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3593, RMS = 1.15636
[14:30:21.870] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.9141, RMS = 1.8343
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.2359, RMS = 1.77707
[14:30:21.871] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2226, RMS = 1.23965
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4612, RMS = 1.1163
[14:30:21.872] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0377, RMS = 1.7791
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4374, RMS = 1.69104
[14:30:21.873] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2147, RMS = 1.56234
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.786, RMS = 1.53204
[14:30:21.874] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:30:21.875] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:30:21.875] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9446, RMS = 1.11826
[14:30:21.875] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:30:21.876] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:30:21.876] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4435, RMS = 1.2236
[14:30:21.876] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:30:21.882] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:30:21.882] <TB2>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    0    1    0    4    0    0    1
[14:30:21.882] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:30:21.982] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:30:21.982] <TB2>     INFO: enter test to run
[14:30:21.982] <TB2>     INFO:   test:  no parameter change
[14:30:21.982] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:30:21.983] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[14:30:21.983] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 21.7 C
[14:30:21.983] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:30:22.492] <TB2>    QUIET: Connection to board 141 closed.
[14:30:22.493] <TB2>     INFO: pXar: this is the end, my friend
[14:30:22.493] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
