so tb.do
# ambiguous command name "so": socket source source_examine_popup source_highlight_errors
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:21:24 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:21:24 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:21:24 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(105): (vcom-1035) Formal port "CLOCK" has OPEN or no actual associated with it.
# ** Error: tb_sevenSeg.vhd(105): (vcom-1272) Length of formal "Q" is 8; length of actual is 7.
# ** Error: tb_sevenSeg.vhd(121): VHDL Compiler exiting
# End time: 13:21:24 on May 19,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:23:42 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:23:42 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:23:42 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(103): (vcom-1136) Unknown identifier "sevenSeg_clock_logic".
# ** Error: tb_sevenSeg.vhd(116): Illegal target for signal assignment.
# ** Error: tb_sevenSeg.vhd(116): (vcom-1136) Unknown identifier "sevenSeg_clock_logic".
# ** Error: tb_sevenSeg.vhd(106): (vcom-1272) Length of formal "Q" is 8; length of actual is 7.
# ** Error: tb_sevenSeg.vhd(124): VHDL Compiler exiting
# End time: 13:23:42 on May 19,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:24:08 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:24:08 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:24:08 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(103): (vcom-1136) Unknown identifier "sevenSeg_clock_logic".
# ** Error: tb_sevenSeg.vhd(116): Illegal target for signal assignment.
# ** Error: tb_sevenSeg.vhd(116): (vcom-1136) Unknown identifier "sevenSeg_clock_logic".
# ** Error: tb_sevenSeg.vhd(106): (vcom-1272) Length of formal "Q" is 8; length of actual is 7.
# ** Error: tb_sevenSeg.vhd(124): VHDL Compiler exiting
# End time: 13:24:08 on May 19,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:24:33 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:24:33 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:24:33 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(106): (vcom-1272) Length of formal "Q" is 8; length of actual is 7.
# ** Error: tb_sevenSeg.vhd(124): VHDL Compiler exiting
# End time: 13:24:34 on May 19,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:25:20 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:25:21 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:25:21 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(95): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error: tb_sevenSeg.vhd(112): (vcom-1272) Length of expected is 7; length of actual is 8.
# ** Error: tb_sevenSeg.vhd(124): VHDL Compiler exiting
# End time: 13:25:21 on May 19,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:26:03 on May 19,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 13:26:04 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 13:26:04 on May 19,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 13:26:04 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:26:04 on May 19,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sevenseg(waveform)
# Loading work.sevenseg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_sevenseg/sevenSeg_vhd
# 0 ns
# 1050 ns
# printing wave to file wave.ps
# End time: 16:13:16 on May 19,2019, Elapsed time: 2:47:12
# Errors: 0, Warnings: 5
