// Seed: 1759712720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_8;
  parameter id_9 = -1;
  wire id_10, id_11, id_12;
  wire id_13;
  assign id_12 = id_1;
  id_14(
      .id_0(-1'h0), .id_1(id_7), .id_2(1)
  );
  assign id_5 = id_10;
  assign id_7 = -1;
  wire id_15, id_16;
  assign id_8 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4
);
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7
  );
endmodule
