# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jun 12 2021 20:10:08

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
			6.1.2::Path details for port: usb_rx
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_tx
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
			6.4.2::Path details for port: usb_rx
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_tx
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 181.17 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            4480        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         -10          clk_0:R                
usb_rx     clk         -355         clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
usb_tx     clk         8635          clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         692         clk_0:R                
usb_rx     clk         846         clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
usb_tx     clk         8279                  clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 181.17 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/sr
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/sr
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : -10


Data Path Delay                2435
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  -10

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                 cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                 IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__114/I                              Odrv4                      0      1207               RISE  1       
I__114/O                              Odrv4                      351    1558               RISE  1       
I__115/I                              IoSpan4Mux                 0      1558               RISE  1       
I__115/O                              IoSpan4Mux                 288    1845               RISE  1       
I__116/I                              LocalMux                   0      1845               RISE  1       
I__116/O                              LocalMux                   330    2175               RISE  1       
I__118/I                              InMux                      0      2175               RISE  1       
I__118/O                              InMux                      259    2435               RISE  1       
reset_cond.M_stage_q_1_LC_20_2_0/in0  LogicCell40_SEQ_MODE_1000  0      2435               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__516/I                                          ClkMux                     0      2607               RISE  1       
I__516/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: usb_rx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_rx
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : -355


Data Path Delay                2287
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -355

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_rx                           cu_top_0                   0      0                  RISE  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
usb_rx_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
usb_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
usb_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__543/I                         Odrv12                     0      1207               RISE  1       
I__543/O                         Odrv12                     491    1698               RISE  1       
I__544/I                         LocalMux                   0      1698               RISE  1       
I__544/O                         LocalMux                   330    2028               RISE  1       
I__545/I                         InMux                      0      2028               RISE  1       
I__545/O                         InMux                      259    2287               RISE  1       
uart_rx.M_rxd_q_LC_26_1_2/in3    LogicCell40_SEQ_MODE_1000  0      2287               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__530/I                                          ClkMux                     0      2607               RISE  1       
I__530/O                                          ClkMux                     309    2915               RISE  1       
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 8635


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8635

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__518/I                                          ClkMux                     0      2607               RISE  1       
I__518/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_22_1_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               RISE  1       
I__166/I                           LocalMux                   0      3455               RISE  1       
I__166/O                           LocalMux                   330    3785               RISE  1       
I__167/I                           IoInMux                    0      3785               RISE  1       
I__167/O                           IoInMux                    259    4044               RISE  1       
usb_tx_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4044               RISE  1       
usb_tx_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6282               FALL  1       
usb_tx_obuf_iopad/DIN              IO_PAD                     0      6282               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2353   8635               FALL  1       
usb_tx                             cu_top_0                   0      8635               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : 692


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2223
---------------------------- ------
Hold Time                       692

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                 cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                 IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__114/I                              Odrv4                      0      1003               FALL  1       
I__114/O                              Odrv4                      372    1375               FALL  1       
I__115/I                              IoSpan4Mux                 0      1375               FALL  1       
I__115/O                              IoSpan4Mux                 323    1697               FALL  1       
I__116/I                              LocalMux                   0      1697               FALL  1       
I__116/O                              LocalMux                   309    2006               FALL  1       
I__117/I                              InMux                      0      2006               FALL  1       
I__117/O                              InMux                      217    2223               FALL  1       
reset_cond.M_stage_q_0_LC_20_2_7/in3  LogicCell40_SEQ_MODE_1000  0      2223               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__516/I                                          ClkMux                     0      2607               RISE  1       
I__516/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_20_2_7/clk              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: usb_rx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_rx
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : 846


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       846

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_rx                           cu_top_0                   0      0                  FALL  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
usb_rx_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
usb_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
usb_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__543/I                         Odrv12                     0      1003               FALL  1       
I__543/O                         Odrv12                     540    1543               FALL  1       
I__544/I                         LocalMux                   0      1543               FALL  1       
I__544/O                         LocalMux                   309    1852               FALL  1       
I__545/I                         InMux                      0      1852               FALL  1       
I__545/O                         InMux                      217    2069               FALL  1       
uart_rx.M_rxd_q_LC_26_1_2/in3    LogicCell40_SEQ_MODE_1000  0      2069               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__530/I                                          ClkMux                     0      2607               RISE  1       
I__530/O                                          ClkMux                     309    2915               RISE  1       
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__514/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__514/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__515/I                                          GlobalMux                  0      2452               RISE  1       
I__515/O                                          GlobalMux                  154    2607               RISE  1       
I__518/I                                          ClkMux                     0      2607               RISE  1       
I__518/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_22_1_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               FALL  1       
I__166/I                           LocalMux                   0      3455               FALL  1       
I__166/O                           LocalMux                   309    3764               FALL  1       
I__167/I                           IoInMux                    0      3764               FALL  1       
I__167/O                           IoInMux                    217    3981               FALL  1       
usb_tx_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3981               FALL  1       
usb_tx_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5987               RISE  1       
usb_tx_obuf_iopad/DIN              IO_PAD                     0      5987               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2292   8279               RISE  1       
usb_tx                             cu_top_0                   0      8279               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/sr
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/sr
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/sr
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/sr
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/sr
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/sr
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/sr
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Setup Constraint : 10000p
Path slack       : 4481p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__399/I                                            LocalMux                       0              5678   4480  RISE       1
I__399/O                                            LocalMux                     330              6008   4480  RISE       1
I__403/I                                            InMux                          0              6008   4480  RISE       1
I__403/O                                            InMux                        259              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in3        LogicCell40_SEQ_MODE_0000      0              6268   4480  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout      LogicCell40_SEQ_MODE_0000    316              6583   4480  RISE       7
I__191/I                                            Odrv4                          0              6583   4480  RISE       1
I__191/O                                            Odrv4                        351              6934   4480  RISE       1
I__192/I                                            Span4Mux_s1_v                  0              6934   4480  RISE       1
I__192/O                                            Span4Mux_s1_v                203              7137   4480  RISE       1
I__193/I                                            Span4Mux_h                     0              7137   4480  RISE       1
I__193/O                                            Span4Mux_h                   302              7439   4480  RISE       1
I__194/I                                            LocalMux                       0              7439   4480  RISE       1
I__194/O                                            LocalMux                     330              7768   4480  RISE       1
I__195/I                                            SRMux                          0              7768   4480  RISE       1
I__195/O                                            SRMux                        463              8231   4480  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/sr                      LogicCell40_SEQ_MODE_1000      0              8231   4480  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_3_LC_24_2_7/ce
Capture Clock    : uart_rx.M_savedData_q_3_LC_24_2_7/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_4_LC_24_2_6/ce
Capture Clock    : uart_rx.M_savedData_q_4_LC_24_2_6/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_1_LC_24_2_5/ce
Capture Clock    : uart_rx.M_savedData_q_1_LC_24_2_5/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_0_LC_24_2_4/ce
Capture Clock    : uart_rx.M_savedData_q_0_LC_24_2_4/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_5_LC_24_2_3/ce
Capture Clock    : uart_rx.M_savedData_q_5_LC_24_2_3/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_2_LC_24_2_2/ce
Capture Clock    : uart_rx.M_savedData_q_2_LC_24_2_2/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_7_LC_24_2_1/ce
Capture Clock    : uart_rx.M_savedData_q_7_LC_24_2_1/clk
Setup Constraint : 10000p
Path slack       : 5055p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__683/I                                      Span4Mux_v                     0              6576   5056  RISE       1
I__683/O                                      Span4Mux_v                   351              6927   5056  RISE       1
I__685/I                                      LocalMux                       0              6927   5056  RISE       1
I__685/O                                      LocalMux                     330              7257   5056  RISE       1
I__686/I                                      CEMux                          0              7257   5056  RISE       1
I__686/O                                      CEMux                        603              7860   5056  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/ce          LogicCell40_SEQ_MODE_1000      0              7860   5056  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in0
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Setup Constraint : 10000p
Path slack       : 5188p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__129/I                                            InMux                          0              6997   5189  RISE       1
I__129/O                                            InMux                        259              7257   5189  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/in0                     LogicCell40_SEQ_MODE_1000      0              7257   5189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in0
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 5188p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__130/I                                            InMux                          0              6997   5189  RISE       1
I__130/O                                            InMux                        259              7257   5189  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/in0                     LogicCell40_SEQ_MODE_1000      0              7257   5189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in0
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Setup Constraint : 10000p
Path slack       : 5188p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__131/I                                            InMux                          0              6997   5189  RISE       1
I__131/O                                            InMux                        259              7257   5189  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/in0                     LogicCell40_SEQ_MODE_1000      0              7257   5189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in1
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Setup Constraint : 10000p
Path slack       : 5258p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__132/I                                            InMux                          0              6997   5259  RISE       1
I__132/O                                            InMux                        259              7257   5259  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/in1                     LogicCell40_SEQ_MODE_1000      0              7257   5259  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/in3
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Setup Constraint : 10000p
Path slack       : 5385p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__128/I                                            InMux                          0              6997   5385  RISE       1
I__128/O                                            InMux                        259              7257   5385  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/in3                     LogicCell40_SEQ_MODE_1000      0              7257   5385  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in3
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Setup Constraint : 10000p
Path slack       : 5385p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout        LogicCell40_SEQ_MODE_0000    400              6667   5189  RISE       6
I__127/I                                            LocalMux                       0              6667   5189  RISE       1
I__127/O                                            LocalMux                     330              6997   5189  RISE       1
I__133/I                                            InMux                          0              6997   5385  RISE       1
I__133/O                                            InMux                        259              7257   5385  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/in3                     LogicCell40_SEQ_MODE_1000      0              7257   5385  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_savedData_q_6_LC_24_1_0/ce
Capture Clock    : uart_rx.M_savedData_q_6_LC_24_1_0/clk
Setup Constraint : 10000p
Path slack       : 5406p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                      Odrv4                          0              3455   4480  RISE       1
I__229/O                                      Odrv4                        351              3806   4480  RISE       1
I__232/I                                      LocalMux                       0              3806   4480  RISE       1
I__232/O                                      LocalMux                     330              4136   4480  RISE       1
I__236/I                                      InMux                          0              4136   4480  RISE       1
I__236/O                                      InMux                        259              4395   4480  RISE       1
I__237/I                                      CascadeMux                     0              4395   4480  RISE       1
I__237/O                                      CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2      LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout    LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                      CascadeMux                     0              4739   5056  FALL       1
I__204/O                                      CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2      LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout    LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__451/I                                      LocalMux                       0              5117   5056  RISE       1
I__451/O                                      LocalMux                     330              5447   5056  RISE       1
I__455/I                                      InMux                          0              5447   5056  RISE       1
I__455/O                                      InMux                        259              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in3    LogicCell40_SEQ_MODE_0000      0              5707   5056  RISE       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5056  RISE       8
I__680/I                                      Odrv4                          0              6022   5056  RISE       1
I__680/O                                      Odrv4                        351              6373   5056  RISE       1
I__681/I                                      Span4Mux_s0_v                  0              6373   5056  RISE       1
I__681/O                                      Span4Mux_s0_v                203              6576   5056  RISE       1
I__682/I                                      LocalMux                       0              6576   5406  RISE       1
I__682/O                                      LocalMux                     330              6906   5406  RISE       1
I__684/I                                      CEMux                          0              6906   5406  RISE       1
I__684/O                                      CEMux                        603              7509   5406  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/ce          LogicCell40_SEQ_MODE_1000      0              7509   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in3
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Setup Constraint : 10000p
Path slack       : 5694p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                              Odrv4                          0              3455   4480  RISE       1
I__229/O                                              Odrv4                        351              3806   4480  RISE       1
I__232/I                                              LocalMux                       0              3806   4480  RISE       1
I__232/O                                              LocalMux                     330              4136   4480  RISE       1
I__236/I                                              InMux                          0              4136   4480  RISE       1
I__236/O                                              InMux                        259              4395   4480  RISE       1
I__237/I                                              CascadeMux                     0              4395   4480  RISE       1
I__237/O                                              CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2              LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout            LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                              CascadeMux                     0              4739   5056  FALL       1
I__204/O                                              CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2              LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout            LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__449/I                                              LocalMux                       0              5117   5694  RISE       1
I__449/O                                              LocalMux                     330              5447   5694  RISE       1
I__453/I                                              InMux                          0              5447   5694  RISE       1
I__453/O                                              InMux                        259              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in3           LogicCell40_SEQ_MODE_0000      0              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/ltout         LogicCell40_SEQ_MODE_0000    274              5980   5694  FALL       1
I__249/I                                              CascadeMux                     0              5980   5694  FALL       1
I__249/O                                              CascadeMux                     0              5980   5694  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_a2_1_LC_22_2_4/in2    LogicCell40_SEQ_MODE_0000      0              5980   5694  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_a2_1_LC_22_2_4/lcout  LogicCell40_SEQ_MODE_0000    379              6359   5694  RISE       1
I__380/I                                              LocalMux                       0              6359   5694  RISE       1
I__380/O                                              LocalMux                     330              6688   5694  RISE       1
I__381/I                                              InMux                          0              6688   5694  RISE       1
I__381/O                                              InMux                        259              6948   5694  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/in3                     LogicCell40_SEQ_MODE_1000      0              6948   5694  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Setup Constraint : 10000p
Path slack       : 5708p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
uart_tx.M_ctr_q_1_LC_21_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5708  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5708  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5708  RISE       2
uart_tx.M_ctr_q_3_LC_21_4_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5708  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5708  RISE       2
uart_tx.M_ctr_q_4_LC_21_4_4/carryin          LogicCell40_SEQ_MODE_1000      0              5643   5708  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/carryout         LogicCell40_SEQ_MODE_1000    126              5770   5708  RISE       2
I__175/I                                     InMux                          0              5770   5708  RISE       1
I__175/O                                     InMux                        259              6029   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/in3        LogicCell40_SEQ_MODE_0000      0              6029   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/lcout      LogicCell40_SEQ_MODE_0000    316              6345   5708  RISE       1
I__335/I                                     LocalMux                       0              6345   5708  RISE       1
I__335/O                                     LocalMux                     330              6674   5708  RISE       1
I__336/I                                     InMux                          0              6674   5708  RISE       1
I__336/O                                     InMux                        259              6934   5708  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/in3              LogicCell40_SEQ_MODE_1000      0              6934   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in0
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Setup Constraint : 10000p
Path slack       : 5834p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                       Odrv4                          0              3455   4480  RISE       1
I__229/O                                       Odrv4                        351              3806   4480  RISE       1
I__232/I                                       LocalMux                       0              3806   4480  RISE       1
I__232/O                                       LocalMux                     330              4136   4480  RISE       1
I__236/I                                       InMux                          0              4136   4480  RISE       1
I__236/O                                       InMux                        259              4395   4480  RISE       1
I__237/I                                       CascadeMux                     0              4395   4480  RISE       1
I__237/O                                       CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2       LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout     LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                       CascadeMux                     0              4739   5056  FALL       1
I__204/O                                       CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2       LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout     LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__449/I                                       LocalMux                       0              5117   5694  RISE       1
I__449/O                                       LocalMux                     330              5447   5694  RISE       1
I__453/I                                       InMux                          0              5447   5694  RISE       1
I__453/O                                       InMux                        259              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in3    LogicCell40_SEQ_MODE_0000      0              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5834  RISE       3
I__464/I                                       LocalMux                       0              6022   5834  RISE       1
I__464/O                                       LocalMux                     330              6352   5834  RISE       1
I__466/I                                       InMux                          0              6352   5834  RISE       1
I__466/O                                       InMux                        259              6611   5834  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in0             LogicCell40_SEQ_MODE_1000      0              6611   5834  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in2
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Setup Constraint : 10000p
Path slack       : 5947p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__396/I                                            LocalMux                       0              5678   5189  RISE       1
I__396/O                                            LocalMux                     330              6008   5189  RISE       1
I__400/I                                            InMux                          0              6008   5189  RISE       1
I__400/O                                            InMux                        259              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in1          LogicCell40_SEQ_MODE_0000      0              6268   5189  RISE       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/ltout        LogicCell40_SEQ_MODE_0000    379              6646   5946  FALL       1
I__138/I                                            CascadeMux                     0              6646   5946  FALL       1
I__138/O                                            CascadeMux                     0              6646   5946  FALL       1
uart_rx.M_ctr_q_1_LC_21_2_2/in2                     LogicCell40_SEQ_MODE_1000      0              6646   5946  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_state_q_1_LC_23_1_5/in2
Capture Clock    : uart_rx.M_state_q_1_LC_23_1_5/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__397/I                                            LocalMux                       0              5678   6009  RISE       1
I__397/O                                            LocalMux                     330              6008   6009  RISE       1
I__401/I                                            InMux                          0              6008   6009  RISE       1
I__401/O                                            InMux                        259              6268   6009  RISE       1
uart_rx.M_state_q_ns_1_0__m22_0_LC_23_1_4/in3       LogicCell40_SEQ_MODE_0000      0              6268   6009  RISE       1
uart_rx.M_state_q_ns_1_0__m22_0_LC_23_1_4/ltout     LogicCell40_SEQ_MODE_0000    267              6534   6009  RISE       1
I__328/I                                            CascadeMux                     0              6534   6009  RISE       1
I__328/O                                            CascadeMux                     0              6534   6009  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/in2                   LogicCell40_SEQ_MODE_1000      0              6534   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in2
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                            Odrv4                          0              3455   4480  RISE       1
I__229/O                                            Odrv4                        351              3806   4480  RISE       1
I__232/I                                            LocalMux                       0              3806   4480  RISE       1
I__232/O                                            LocalMux                     330              4136   4480  RISE       1
I__236/I                                            InMux                          0              4136   4480  RISE       1
I__236/O                                            InMux                        259              4395   4480  RISE       1
I__237/I                                            CascadeMux                     0              4395   4480  RISE       1
I__237/O                                            CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2            LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/lcout          LogicCell40_SEQ_MODE_0000    379              4774   4480  RISE       1
I__222/I                                            LocalMux                       0              4774   4480  RISE       1
I__222/O                                            LocalMux                     330              5103   4480  RISE       1
I__223/I                                            InMux                          0              5103   4480  RISE       1
I__223/O                                            InMux                        259              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/in3    LogicCell40_SEQ_MODE_0000      0              5363   4480  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_o2_LC_22_2_2/lcout  LogicCell40_SEQ_MODE_0000    316              5678   4480  RISE       4
I__398/I                                            LocalMux                       0              5678   6009  RISE       1
I__398/O                                            LocalMux                     330              6008   6009  RISE       1
I__402/I                                            InMux                          0              6008   6009  RISE       1
I__402/O                                            InMux                        259              6268   6009  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_0_LC_23_3_1/in3     LogicCell40_SEQ_MODE_0000      0              6268   6009  RISE       1
uart_rx.M_state_q_ns_1_0__m19_0_0_LC_23_3_1/ltout   LogicCell40_SEQ_MODE_0000    267              6534   6009  RISE       1
I__382/I                                            CascadeMux                     0              6534   6009  RISE       1
I__382/O                                            CascadeMux                     0              6534   6009  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/in2                   LogicCell40_SEQ_MODE_1000      0              6534   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in3
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Setup Constraint : 10000p
Path slack       : 6031p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                       Odrv4                          0              3455   4480  RISE       1
I__229/O                                       Odrv4                        351              3806   4480  RISE       1
I__232/I                                       LocalMux                       0              3806   4480  RISE       1
I__232/O                                       LocalMux                     330              4136   4480  RISE       1
I__236/I                                       InMux                          0              4136   4480  RISE       1
I__236/O                                       InMux                        259              4395   4480  RISE       1
I__237/I                                       CascadeMux                     0              4395   4480  RISE       1
I__237/O                                       CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2       LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout     LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                       CascadeMux                     0              4739   5056  FALL       1
I__204/O                                       CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2       LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout     LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__449/I                                       LocalMux                       0              5117   5694  RISE       1
I__449/O                                       LocalMux                     330              5447   5694  RISE       1
I__453/I                                       InMux                          0              5447   5694  RISE       1
I__453/O                                       InMux                        259              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in3    LogicCell40_SEQ_MODE_0000      0              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5834  RISE       3
I__464/I                                       LocalMux                       0              6022   5834  RISE       1
I__464/O                                       LocalMux                     330              6352   5834  RISE       1
I__465/I                                       InMux                          0              6352   6030  RISE       1
I__465/O                                       InMux                        259              6611   6030  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in3             LogicCell40_SEQ_MODE_1000      0              6611   6030  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in3
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Setup Constraint : 10000p
Path slack       : 6031p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout              LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                       Odrv4                          0              3455   4480  RISE       1
I__229/O                                       Odrv4                        351              3806   4480  RISE       1
I__232/I                                       LocalMux                       0              3806   4480  RISE       1
I__232/O                                       LocalMux                     330              4136   4480  RISE       1
I__236/I                                       InMux                          0              4136   4480  RISE       1
I__236/O                                       InMux                        259              4395   4480  RISE       1
I__237/I                                       CascadeMux                     0              4395   4480  RISE       1
I__237/O                                       CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2       LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout     LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                       CascadeMux                     0              4739   5056  FALL       1
I__204/O                                       CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2       LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout     LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__449/I                                       LocalMux                       0              5117   5694  RISE       1
I__449/O                                       LocalMux                     330              5447   5694  RISE       1
I__453/I                                       InMux                          0              5447   5694  RISE       1
I__453/O                                       InMux                        259              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in3    LogicCell40_SEQ_MODE_0000      0              5707   5694  RISE       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    316              6022   5834  RISE       3
I__464/I                                       LocalMux                       0              6022   5834  RISE       1
I__464/O                                       LocalMux                     330              6352   5834  RISE       1
I__467/I                                       InMux                          0              6352   6030  RISE       1
I__467/O                                       InMux                        259              6611   6030  RISE       1
uart_rx.M_newData_q_LC_23_2_1/in3              LogicCell40_SEQ_MODE_1000      0              6611   6030  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Setup Constraint : 10000p
Path slack       : 6087p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
uart_tx.M_ctr_q_1_LC_21_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5708  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5708  RISE       2
I__139/I                                     InMux                          0              5391   6086  RISE       1
I__139/O                                     InMux                        259              5650   6086  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/in3        LogicCell40_SEQ_MODE_0000      0              5650   6086  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/lcout      LogicCell40_SEQ_MODE_0000    316              5966   6086  RISE       1
I__254/I                                     LocalMux                       0              5966   6086  RISE       1
I__254/O                                     LocalMux                     330              6296   6086  RISE       1
I__255/I                                     InMux                          0              6296   6086  RISE       1
I__255/O                                     InMux                        259              6555   6086  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/in3              LogicCell40_SEQ_MODE_1000      0              6555   6086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
uart_tx.M_ctr_q_1_LC_21_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5708  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5708  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5708  RISE       2
uart_tx.M_ctr_q_3_LC_21_4_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5708  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5708  RISE       2
uart_tx.M_ctr_q_4_LC_21_4_4/carryin          LogicCell40_SEQ_MODE_1000      0              5643   5708  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/carryout         LogicCell40_SEQ_MODE_1000    126              5770   5708  RISE       2
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/carryin    LogicCell40_SEQ_MODE_0000      0              5770   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/carryout   LogicCell40_SEQ_MODE_0000    126              5896   6122  RISE       1
I__174/I                                     InMux                          0              5896   6122  RISE       1
I__174/O                                     InMux                        259              6155   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_21_4_6/in3        LogicCell40_SEQ_MODE_0000      0              6155   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_21_4_6/ltout      LogicCell40_SEQ_MODE_0000    267              6422   6122  RISE       1
I__173/I                                     CascadeMux                     0              6422   6122  RISE       1
I__173/O                                     CascadeMux                     0              6422   6122  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/in2              LogicCell40_SEQ_MODE_1000      0              6422   6122  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_0_LC_22_3_0/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in1
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Setup Constraint : 10000p
Path slack       : 6128p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_0_LC_22_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6129  RISE       2
I__318/I                                 LocalMux                       0              3455   6129  RISE       1
I__318/O                                 LocalMux                     330              3785   6129  RISE       1
I__319/I                                 InMux                          0              3785   6129  RISE       1
I__319/O                                 InMux                        259              4044   6129  RISE       1
uart_tx.M_txReg_q_RNO_5_LC_22_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4044   6129  RISE       1
uart_tx.M_txReg_q_RNO_5_LC_22_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4430   6129  FALL       1
I__317/I                                 CascadeMux                     0              4430   6129  FALL       1
I__317/O                                 CascadeMux                     0              4430   6129  FALL       1
uart_tx.M_txReg_q_RNO_4_LC_22_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4430   6129  FALL       1
uart_tx.M_txReg_q_RNO_4_LC_22_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              4809   6129  RISE       1
I__315/I                                 LocalMux                       0              4809   6129  RISE       1
I__315/O                                 LocalMux                     330              5138   6129  RISE       1
I__316/I                                 InMux                          0              5138   6129  RISE       1
I__316/O                                 InMux                        259              5398   6129  RISE       1
uart_tx.M_txReg_q_RNO_1_LC_22_2_0/in1    LogicCell40_SEQ_MODE_0000      0              5398   6129  RISE       1
uart_tx.M_txReg_q_RNO_1_LC_22_2_0/lcout  LogicCell40_SEQ_MODE_0000    400              5798   6129  RISE       1
I__164/I                                 LocalMux                       0              5798   6129  RISE       1
I__164/O                                 LocalMux                     330              6127   6129  RISE       1
I__165/I                                 InMux                          0              6127   6129  RISE       1
I__165/O                                 InMux                        259              6387   6129  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/in1          LogicCell40_SEQ_MODE_1001      0              6387   6129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in2
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Setup Constraint : 10000p
Path slack       : 6430p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__349/I                                    LocalMux                       0              5159   6430  RISE       1
I__349/O                                    LocalMux                     330              5489   6430  RISE       1
I__353/I                                    InMux                          0              5489   6430  RISE       1
I__353/O                                    InMux                        259              5749   6430  RISE       1
uart_tx.M_state_q_RNO_0_0_LC_21_3_6/in0     LogicCell40_SEQ_MODE_0000      0              5749   6430  RISE       1
uart_tx.M_state_q_RNO_0_0_LC_21_3_6/ltout   LogicCell40_SEQ_MODE_0000    365              6113   6430  RISE       1
I__154/I                                    CascadeMux                     0              6113   6430  RISE       1
I__154/O                                    CascadeMux                     0              6113   6430  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/in2           LogicCell40_SEQ_MODE_1000      0              6113   6430  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in1
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Setup Constraint : 10000p
Path slack       : 6444p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__197/I                                    LocalMux                       0              3455   5715  RISE       1
I__197/O                                    LocalMux                     330              3785   5715  RISE       1
I__200/I                                    InMux                          0              3785   6444  RISE       1
I__200/O                                    InMux                        259              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in0     LogicCell40_SEQ_MODE_0000      0              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout   LogicCell40_SEQ_MODE_0000    449              4493   6444  RISE       4
I__157/I                                    LocalMux                       0              4493   6444  RISE       1
I__157/O                                    LocalMux                     330              4823   6444  RISE       1
I__159/I                                    InMux                          0              4823   6444  RISE       1
I__159/O                                    InMux                        259              5082   6444  RISE       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/in1    LogicCell40_SEQ_MODE_0000      0              5082   6444  RISE       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/lcout  LogicCell40_SEQ_MODE_0000    400              5482   6444  RISE       2
I__134/I                                    LocalMux                       0              5482   6444  RISE       1
I__134/O                                    LocalMux                     330              5812   6444  RISE       1
I__136/I                                    InMux                          0              5812   6444  RISE       1
I__136/O                                    InMux                        259              6071   6444  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/in1             LogicCell40_SEQ_MODE_1000      0              6071   6444  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in2
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Setup Constraint : 10000p
Path slack       : 6472p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__197/I                                    LocalMux                       0              3455   5715  RISE       1
I__197/O                                    LocalMux                     330              3785   5715  RISE       1
I__200/I                                    InMux                          0              3785   6444  RISE       1
I__200/O                                    InMux                        259              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in0     LogicCell40_SEQ_MODE_0000      0              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout   LogicCell40_SEQ_MODE_0000    449              4493   6444  RISE       4
I__157/I                                    LocalMux                       0              4493   6444  RISE       1
I__157/O                                    LocalMux                     330              4823   6444  RISE       1
I__159/I                                    InMux                          0              4823   6444  RISE       1
I__159/O                                    InMux                        259              5082   6444  RISE       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/in1    LogicCell40_SEQ_MODE_0000      0              5082   6444  RISE       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/lcout  LogicCell40_SEQ_MODE_0000    400              5482   6444  RISE       2
I__134/I                                    LocalMux                       0              5482   6444  RISE       1
I__134/O                                    LocalMux                     330              5812   6444  RISE       1
I__135/I                                    InMux                          0              5812   6472  RISE       1
I__135/O                                    InMux                        259              6071   6472  RISE       1
I__137/I                                    CascadeMux                     0              6071   6472  RISE       1
I__137/O                                    CascadeMux                     0              6071   6472  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/in2             LogicCell40_SEQ_MODE_1000      0              6071   6472  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Setup Constraint : 10000p
Path slack       : 6550p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout              LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                       Odrv4                          0              3455   6430  RISE       1
I__330/O                                       Odrv4                        351              3806   6430  RISE       1
I__332/I                                       LocalMux                       0              3806   6430  RISE       1
I__332/O                                       LocalMux                     330              4136   6430  RISE       1
I__334/I                                       InMux                          0              4136   6430  RISE       1
I__334/O                                       InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0       LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout     LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                       CascadeMux                     0              4781   6430  FALL       1
I__156/O                                       CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2       LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/ltout     LogicCell40_SEQ_MODE_0000    344              5124   6549  FALL       1
I__155/I                                       CascadeMux                     0              5124   6549  FALL       1
I__155/O                                       CascadeMux                     0              5124   6549  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/in2    LogicCell40_SEQ_MODE_0000      0              5124   6549  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/lcout  LogicCell40_SEQ_MODE_0000    379              5503   6549  RISE       2
I__186/I                                       LocalMux                       0              5503   6549  RISE       1
I__186/O                                       LocalMux                     330              5833   6549  RISE       1
I__188/I                                       InMux                          0              5833   6549  RISE       1
I__188/O                                       InMux                        259              6092   6549  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in3             LogicCell40_SEQ_MODE_1000      0              6092   6549  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in3
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Setup Constraint : 10000p
Path slack       : 6550p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout              LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                       Odrv4                          0              3455   6430  RISE       1
I__330/O                                       Odrv4                        351              3806   6430  RISE       1
I__332/I                                       LocalMux                       0              3806   6430  RISE       1
I__332/O                                       LocalMux                     330              4136   6430  RISE       1
I__334/I                                       InMux                          0              4136   6430  RISE       1
I__334/O                                       InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0       LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout     LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                       CascadeMux                     0              4781   6430  FALL       1
I__156/O                                       CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2       LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/ltout     LogicCell40_SEQ_MODE_0000    344              5124   6549  FALL       1
I__155/I                                       CascadeMux                     0              5124   6549  FALL       1
I__155/O                                       CascadeMux                     0              5124   6549  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/in2    LogicCell40_SEQ_MODE_0000      0              5124   6549  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/lcout  LogicCell40_SEQ_MODE_0000    379              5503   6549  RISE       2
I__187/I                                       LocalMux                       0              5503   6549  RISE       1
I__187/O                                       LocalMux                     330              5833   6549  RISE       1
I__189/I                                       InMux                          0              5833   6549  RISE       1
I__189/O                                       InMux                        259              6092   6549  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/in3              LogicCell40_SEQ_MODE_1000      0              6092   6549  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/sr
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Setup Constraint : 10000p
Path slack       : 6620p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__610/I                                       Odrv4                          0              4444   6620  RISE       1
I__610/O                                       Odrv4                        351              4795   6620  RISE       1
I__619/I                                       Span4Mux_s0_v                  0              4795   6620  RISE       1
I__619/O                                       Span4Mux_s0_v                203              4998   6620  RISE       1
I__636/I                                       Span4Mux_h                     0              4998   6620  RISE       1
I__636/O                                       Span4Mux_h                   302              5300   6620  RISE       1
I__642/I                                       LocalMux                       0              5300   6620  RISE       1
I__642/O                                       LocalMux                     330              5629   6620  RISE       1
I__643/I                                       SRMux                          0              5629   6620  RISE       1
I__643/O                                       SRMux                        463              6092   6620  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/sr                 LogicCell40_SEQ_MODE_1001      0              6092   6620  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in0
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Setup Constraint : 10000p
Path slack       : 6696p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__349/I                                    LocalMux                       0              5159   6430  RISE       1
I__349/O                                    LocalMux                     330              5489   6430  RISE       1
I__354/I                                    InMux                          0              5489   6697  RISE       1
I__354/O                                    InMux                        259              5749   6697  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/in0           LogicCell40_SEQ_MODE_1000      0              5749   6697  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in0
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Setup Constraint : 10000p
Path slack       : 6703p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       4
I__292/I                                 LocalMux                       0              3455   6704  RISE       1
I__292/O                                 LocalMux                     330              3785   6704  RISE       1
I__296/I                                 InMux                          0              3785   6704  RISE       1
I__296/O                                 InMux                        259              4044   6704  RISE       1
uart_tx.M_txReg_q_RNO_2_LC_22_4_2/in1    LogicCell40_SEQ_MODE_0000      0              4044   6704  RISE       1
uart_tx.M_txReg_q_RNO_2_LC_22_4_2/ltout  LogicCell40_SEQ_MODE_0000    379              4423   6704  FALL       1
I__270/I                                 CascadeMux                     0              4423   6704  FALL       1
I__270/O                                 CascadeMux                     0              4423   6704  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_22_4_3/in2    LogicCell40_SEQ_MODE_0000      0              4423   6704  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_22_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              4802   6704  RISE       1
I__256/I                                 Odrv4                          0              4802   6704  RISE       1
I__256/O                                 Odrv4                        351              5152   6704  RISE       1
I__257/I                                 LocalMux                       0              5152   6704  RISE       1
I__257/O                                 LocalMux                     330              5482   6704  RISE       1
I__258/I                                 InMux                          0              5482   6704  RISE       1
I__258/O                                 InMux                        259              5742   6704  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/in0          LogicCell40_SEQ_MODE_1001      0              5742   6704  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Setup Constraint : 10000p
Path slack       : 6739p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
uart_tx.M_ctr_q_1_LC_21_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5708  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5708  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5708  RISE       2
uart_tx.M_ctr_q_3_LC_21_4_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5708  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5708  RISE       2
I__176/I                                     InMux                          0              5643   6739  RISE       1
I__176/O                                     InMux                        259              5903   6739  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/in3              LogicCell40_SEQ_MODE_1000      0              5903   6739  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Setup Constraint : 10000p
Path slack       : 6766p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__350/I                                    LocalMux                       0              5159   6767  RISE       1
I__350/O                                    LocalMux                     330              5489   6767  RISE       1
I__355/I                                    InMux                          0              5489   6767  RISE       1
I__355/O                                    InMux                        259              5749   6767  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in1          LogicCell40_SEQ_MODE_1000      0              5749   6767  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Setup Constraint : 10000p
Path slack       : 6766p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__352/I                                    LocalMux                       0              5159   6767  RISE       1
I__352/O                                    LocalMux                     330              5489   6767  RISE       1
I__358/I                                    InMux                          0              5489   6767  RISE       1
I__358/O                                    InMux                        259              5749   6767  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/in1             LogicCell40_SEQ_MODE_1000      0              5749   6767  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Setup Constraint : 10000p
Path slack       : 6766p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__350/I                                    LocalMux                       0              5159   6767  RISE       1
I__350/O                                    LocalMux                     330              5489   6767  RISE       1
I__356/I                                    InMux                          0              5489   6767  RISE       1
I__356/O                                    InMux                        259              5749   6767  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in1          LogicCell40_SEQ_MODE_1000      0              5749   6767  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Setup Constraint : 10000p
Path slack       : 6766p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__352/I                                    LocalMux                       0              5159   6767  RISE       1
I__352/O                                    LocalMux                     330              5489   6767  RISE       1
I__359/I                                    InMux                          0              5489   6767  RISE       1
I__359/O                                    InMux                        259              5749   6767  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/in1             LogicCell40_SEQ_MODE_1000      0              5749   6767  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in2
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Setup Constraint : 10000p
Path slack       : 6781p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout      LogicCell40_SEQ_MODE_1000    540              3455   6781  RISE       9
I__591/I                                 Odrv4                          0              3455   6781  RISE       1
I__591/O                                 Odrv4                        351              3806   6781  RISE       1
I__594/I                                 LocalMux                       0              3806   6781  RISE       1
I__594/O                                 LocalMux                     330              4136   6781  RISE       1
I__601/I                                 InMux                          0              4136   6781  RISE       1
I__601/O                                 InMux                        259              4395   6781  RISE       1
greeter.M_state_q_RNO_4_LC_24_3_6/in0    LogicCell40_SEQ_MODE_0000      0              4395   6781  RISE       1
greeter.M_state_q_RNO_4_LC_24_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              4844   6781  RISE       1
I__546/I                                 LocalMux                       0              4844   6781  RISE       1
I__546/O                                 LocalMux                     330              5174   6781  RISE       1
I__547/I                                 InMux                          0              5174   6781  RISE       1
I__547/O                                 InMux                        259              5433   6781  RISE       1
greeter.M_state_q_RNO_2_LC_23_2_5/in1    LogicCell40_SEQ_MODE_0000      0              5433   6781  RISE       1
greeter.M_state_q_RNO_2_LC_23_2_5/ltout  LogicCell40_SEQ_MODE_0000    379              5812   6781  FALL       1
I__444/I                                 CascadeMux                     0              5812   6781  FALL       1
I__444/O                                 CascadeMux                     0              5812   6781  FALL       1
greeter.M_state_q_LC_23_2_6/in2          LogicCell40_SEQ_MODE_1000      0              5812   6781  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in2
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Setup Constraint : 10000p
Path slack       : 6808p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__274/I                                       LocalMux                       0              3455   5792  RISE       1
I__274/O                                       LocalMux                     330              3785   5792  RISE       1
I__281/I                                       InMux                          0              3785   6809  RISE       1
I__281/O                                       InMux                        259              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6809  RISE       4
I__337/I                                       Odrv4                          0              4493   6809  RISE       1
I__337/O                                       Odrv4                        351              4844   6809  RISE       1
I__340/I                                       Span4Mux_h                     0              4844   6809  RISE       1
I__340/O                                       Span4Mux_h                   302              5145   6809  RISE       1
I__344/I                                       LocalMux                       0              5145   6809  RISE       1
I__344/O                                       LocalMux                     330              5475   6809  RISE       1
I__347/I                                       InMux                          0              5475   6809  RISE       1
I__347/O                                       InMux                        259              5735   6809  RISE       1
I__348/I                                       CascadeMux                     0              5735   6809  RISE       1
I__348/O                                       CascadeMux                     0              5735   6809  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/in2                LogicCell40_SEQ_MODE_1001      0              5735   6809  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in3
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Setup Constraint : 10000p
Path slack       : 6865p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__611/I                                       LocalMux                       0              4444   6865  RISE       1
I__611/O                                       LocalMux                     330              4774   6865  RISE       1
I__620/I                                       InMux                          0              4774   6865  RISE       1
I__620/O                                       InMux                        259              5033   6865  RISE       1
I__637/I                                       CascadeMux                     0              5033   6865  RISE       1
I__637/O                                       CascadeMux                     0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   6865  RISE       2
greeter.M_count_q_1_LC_23_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   6865  RISE       1
greeter.M_count_q_1_LC_23_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   6865  RISE       2
greeter.M_count_q_2_LC_23_4_2/carryin          LogicCell40_SEQ_MODE_1000      0              5391   6865  RISE       1
greeter.M_count_q_2_LC_23_4_2/carryout         LogicCell40_SEQ_MODE_1000    126              5517   6865  RISE       1
I__471/I                                       InMux                          0              5517   6865  RISE       1
I__471/O                                       InMux                        259              5777   6865  RISE       1
greeter.M_count_q_3_LC_23_4_3/in3              LogicCell40_SEQ_MODE_1000      0              5777   6865  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Setup Constraint : 10000p
Path slack       : 6865p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
uart_tx.M_ctr_q_1_LC_21_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5708  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5708  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5708  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5708  RISE       2
I__181/I                                     InMux                          0              5517   6865  RISE       1
I__181/O                                     InMux                        259              5777   6865  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/in3              LogicCell40_SEQ_MODE_1000      0              5777   6865  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_5_LC_24_2_3/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in3
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Setup Constraint : 10000p
Path slack       : 6893p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_5_LC_24_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6893  RISE       2
I__485/I                                 LocalMux                       0              3455   6893  RISE       1
I__485/O                                 LocalMux                     330              3785   6893  RISE       1
I__487/I                                 InMux                          0              3785   6893  RISE       1
I__487/O                                 InMux                        259              4044   6893  RISE       1
greeter.M_state_q_RNO_3_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6893  RISE       1
greeter.M_state_q_RNO_3_LC_23_1_1/ltout  LogicCell40_SEQ_MODE_0000    386              4430   6893  FALL       1
I__329/I                                 CascadeMux                     0              4430   6893  FALL       1
I__329/O                                 CascadeMux                     0              4430   6893  FALL       1
greeter.M_state_q_RNO_1_LC_23_1_2/in2    LogicCell40_SEQ_MODE_0000      0              4430   6893  FALL       1
greeter.M_state_q_RNO_1_LC_23_1_2/lcout  LogicCell40_SEQ_MODE_0000    379              4809   6893  RISE       1
I__441/I                                 Odrv4                          0              4809   6893  RISE       1
I__441/O                                 Odrv4                        351              5159   6893  RISE       1
I__442/I                                 LocalMux                       0              5159   6893  RISE       1
I__442/O                                 LocalMux                     330              5489   6893  RISE       1
I__443/I                                 InMux                          0              5489   6893  RISE       1
I__443/O                                 InMux                        259              5749   6893  RISE       1
greeter.M_state_q_LC_23_2_6/in3          LogicCell40_SEQ_MODE_1000      0              5749   6893  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Setup Constraint : 10000p
Path slack       : 6893p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6430  RISE       2
I__330/I                                    Odrv4                          0              3455   6430  RISE       1
I__330/O                                    Odrv4                        351              3806   6430  RISE       1
I__332/I                                    LocalMux                       0              3806   6430  RISE       1
I__332/O                                    LocalMux                     330              4136   6430  RISE       1
I__334/I                                    InMux                          0              4136   6430  RISE       1
I__334/O                                    InMux                        259              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4395   6430  RISE       1
uart_tx.M_ctr_q_RNIOOUF1_6_LC_21_3_3/ltout  LogicCell40_SEQ_MODE_0000    386              4781   6430  FALL       1
I__156/I                                    CascadeMux                     0              4781   6430  FALL       1
I__156/O                                    CascadeMux                     0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in2    LogicCell40_SEQ_MODE_0000      0              4781   6430  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              5159   6430  RISE       7
I__351/I                                    LocalMux                       0              5159   6893  RISE       1
I__351/O                                    LocalMux                     330              5489   6893  RISE       1
I__357/I                                    InMux                          0              5489   6893  RISE       1
I__357/O                                    InMux                        259              5749   6893  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/in3             LogicCell40_SEQ_MODE_1000      0              5749   6893  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in3
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Setup Constraint : 10000p
Path slack       : 6935p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__229/I                                    Odrv4                          0              3455   4480  RISE       1
I__229/O                                    Odrv4                        351              3806   4480  RISE       1
I__232/I                                    LocalMux                       0              3806   4480  RISE       1
I__232/O                                    LocalMux                     330              4136   4480  RISE       1
I__236/I                                    InMux                          0              4136   4480  RISE       1
I__236/O                                    InMux                        259              4395   4480  RISE       1
I__237/I                                    CascadeMux                     0              4395   4480  RISE       1
I__237/O                                    CascadeMux                     0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   4480  RISE       1
uart_rx.M_ctr_q_RNIBJBV1_1_LC_22_2_5/ltout  LogicCell40_SEQ_MODE_0000    344              4739   5056  FALL       1
I__204/I                                    CascadeMux                     0              4739   5056  FALL       1
I__204/O                                    CascadeMux                     0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in2    LogicCell40_SEQ_MODE_0000      0              4739   5056  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout  LogicCell40_SEQ_MODE_0000    379              5117   5056  RISE       4
I__452/I                                    LocalMux                       0              5117   6935  RISE       1
I__452/O                                    LocalMux                     330              5447   6935  RISE       1
I__456/I                                    InMux                          0              5447   6935  RISE       1
I__456/O                                    InMux                        259              5707   6935  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in3          LogicCell40_SEQ_MODE_1000      0              5707   6935  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in3
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Setup Constraint : 10000p
Path slack       : 6992p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__611/I                                       LocalMux                       0              4444   6865  RISE       1
I__611/O                                       LocalMux                     330              4774   6865  RISE       1
I__620/I                                       InMux                          0              4774   6865  RISE       1
I__620/O                                       InMux                        259              5033   6865  RISE       1
I__637/I                                       CascadeMux                     0              5033   6865  RISE       1
I__637/O                                       CascadeMux                     0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   6865  RISE       2
greeter.M_count_q_1_LC_23_4_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   6865  RISE       1
greeter.M_count_q_1_LC_23_4_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   6865  RISE       2
I__472/I                                       InMux                          0              5391   6991  RISE       1
I__472/O                                       InMux                        259              5650   6991  RISE       1
greeter.M_count_q_2_LC_23_4_2/in3              LogicCell40_SEQ_MODE_1000      0              5650   6991  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Setup Constraint : 10000p
Path slack       : 7012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__274/I                                       LocalMux                       0              3455   5792  RISE       1
I__274/O                                       LocalMux                     330              3785   5792  RISE       1
I__281/I                                       InMux                          0              3785   6809  RISE       1
I__281/O                                       InMux                        259              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6809  RISE       4
I__337/I                                       Odrv4                          0              4493   6809  RISE       1
I__337/O                                       Odrv4                        351              4844   6809  RISE       1
I__339/I                                       LocalMux                       0              4844   7012  RISE       1
I__339/O                                       LocalMux                     330              5174   7012  RISE       1
I__343/I                                       InMux                          0              5174   7012  RISE       1
I__343/O                                       InMux                        259              5433   7012  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/in0                LogicCell40_SEQ_MODE_1000      0              5433   7012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Setup Constraint : 10000p
Path slack       : 7118p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5708  RISE       2
I__140/I                                     InMux                          0              5265   7117  RISE       1
I__140/O                                     InMux                        259              5524   7117  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/in3              LogicCell40_SEQ_MODE_1000      0              5524   7117  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in3
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Setup Constraint : 10000p
Path slack       : 7118p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__611/I                                       LocalMux                       0              4444   6865  RISE       1
I__611/O                                       LocalMux                     330              4774   6865  RISE       1
I__620/I                                       InMux                          0              4774   6865  RISE       1
I__620/O                                       InMux                        259              5033   6865  RISE       1
I__637/I                                       CascadeMux                     0              5033   6865  RISE       1
I__637/O                                       CascadeMux                     0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   6865  RISE       2
I__473/I                                       InMux                          0              5265   7117  RISE       1
I__473/O                                       InMux                        259              5524   7117  RISE       1
greeter.M_count_q_1_LC_23_4_1/in3              LogicCell40_SEQ_MODE_1000      0              5524   7117  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Setup Constraint : 10000p
Path slack       : 7258p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__613/I                                       Odrv4                          0              4444   7258  RISE       1
I__613/O                                       Odrv4                        351              4795   7258  RISE       1
I__623/I                                       LocalMux                       0              4795   7258  RISE       1
I__623/O                                       LocalMux                     330              5124   7258  RISE       1
I__638/I                                       InMux                          0              5124   7258  RISE       1
I__638/O                                       InMux                        259              5384   7258  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/in3          LogicCell40_SEQ_MODE_1000      0              5384   7258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Setup Constraint : 10000p
Path slack       : 7258p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__613/I                                       Odrv4                          0              4444   7258  RISE       1
I__613/O                                       Odrv4                        351              4795   7258  RISE       1
I__624/I                                       LocalMux                       0              4795   7258  RISE       1
I__624/O                                       LocalMux                     330              5124   7258  RISE       1
I__640/I                                       InMux                          0              5124   7258  RISE       1
I__640/O                                       InMux                        259              5384   7258  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/in3          LogicCell40_SEQ_MODE_1000      0              5384   7258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in3
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Setup Constraint : 10000p
Path slack       : 7258p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__613/I                                       Odrv4                          0              4444   7258  RISE       1
I__613/O                                       Odrv4                        351              4795   7258  RISE       1
I__623/I                                       LocalMux                       0              4795   7258  RISE       1
I__623/O                                       LocalMux                     330              5124   7258  RISE       1
I__639/I                                       InMux                          0              5124   7258  RISE       1
I__639/O                                       InMux                        259              5384   7258  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/in3          LogicCell40_SEQ_MODE_1000      0              5384   7258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Setup Constraint : 10000p
Path slack       : 7258p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__613/I                                       Odrv4                          0              4444   7258  RISE       1
I__613/O                                       Odrv4                        351              4795   7258  RISE       1
I__624/I                                       LocalMux                       0              4795   7258  RISE       1
I__624/O                                       LocalMux                     330              5124   7258  RISE       1
I__641/I                                       InMux                          0              5124   7258  RISE       1
I__641/O                                       InMux                        259              5384   7258  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/in3          LogicCell40_SEQ_MODE_1000      0              5384   7258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_1_LC_23_4_1/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in0
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Setup Constraint : 10000p
Path slack       : 7363p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_1_LC_23_4_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   7181  RISE       9
I__579/I                                        LocalMux                       0              3455   7363  RISE       1
I__579/O                                        LocalMux                     330              3785   7363  RISE       1
I__584/I                                        InMux                          0              3785   7363  RISE       1
I__584/O                                        InMux                        259              4044   7363  RISE       1
greeter.rom.letter_1_6_0__m5_0_LC_23_3_3/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
greeter.rom.letter_1_6_0__m5_0_LC_23_3_3/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7363  RISE       1
I__360/I                                        LocalMux                       0              4493   7363  RISE       1
I__360/O                                        LocalMux                     330              4823   7363  RISE       1
I__361/I                                        InMux                          0              4823   7363  RISE       1
I__361/O                                        InMux                        259              5082   7363  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/in0           LogicCell40_SEQ_MODE_1000      0              5082   7363  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__614/I                                       LocalMux                       0              4444   7412  RISE       1
I__614/O                                       LocalMux                     330              4774   7412  RISE       1
I__625/I                                       InMux                          0              4774   7412  RISE       1
I__625/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__615/I                                       LocalMux                       0              4444   7412  RISE       1
I__615/O                                       LocalMux                     330              4774   7412  RISE       1
I__628/I                                       InMux                          0              4774   7412  RISE       1
I__628/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__616/I                                       LocalMux                       0              4444   7412  RISE       1
I__616/O                                       LocalMux                     330              4774   7412  RISE       1
I__630/I                                       InMux                          0              4774   7412  RISE       1
I__630/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in0             LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__617/I                                       LocalMux                       0              4444   7412  RISE       1
I__617/O                                       LocalMux                     330              4774   7412  RISE       1
I__632/I                                       InMux                          0              4774   7412  RISE       1
I__632/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__614/I                                       LocalMux                       0              4444   7412  RISE       1
I__614/O                                       LocalMux                     330              4774   7412  RISE       1
I__626/I                                       InMux                          0              4774   7412  RISE       1
I__626/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__615/I                                       LocalMux                       0              4444   7412  RISE       1
I__615/O                                       LocalMux                     330              4774   7412  RISE       1
I__629/I                                       InMux                          0              4774   7412  RISE       1
I__629/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__617/I                                       LocalMux                       0              4444   7412  RISE       1
I__617/O                                       LocalMux                     330              4774   7412  RISE       1
I__633/I                                       InMux                          0              4774   7412  RISE       1
I__633/O                                       InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in1
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__197/I                                   LocalMux                       0              3455   5715  RISE       1
I__197/O                                   LocalMux                     330              3785   5715  RISE       1
I__200/I                                   InMux                          0              3785   6444  RISE       1
I__200/O                                   InMux                        259              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6444  RISE       4
I__158/I                                   LocalMux                       0              4493   7433  RISE       1
I__158/O                                   LocalMux                     330              4823   7433  RISE       1
I__160/I                                   InMux                          0              4823   7433  RISE       1
I__160/O                                   InMux                        259              5082   7433  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/in1            LogicCell40_SEQ_MODE_1000      0              5082   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_6_LC_24_1_0/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in1
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_6_LC_24_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       2
I__499/I                                 LocalMux                       0              3455   7433  RISE       1
I__499/O                                 LocalMux                     330              3785   7433  RISE       1
I__501/I                                 InMux                          0              3785   7433  RISE       1
I__501/O                                 InMux                        259              4044   7433  RISE       1
greeter.M_state_q_RNO_0_LC_23_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4044   7433  RISE       1
greeter.M_state_q_RNO_0_LC_23_2_7/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7433  RISE       1
I__436/I                                 LocalMux                       0              4493   7433  RISE       1
I__436/O                                 LocalMux                     330              4823   7433  RISE       1
I__437/I                                 InMux                          0              4823   7433  RISE       1
I__437/O                                 InMux                        259              5082   7433  RISE       1
greeter.M_state_q_LC_23_2_6/in1          LogicCell40_SEQ_MODE_1000      0              5082   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in1
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__197/I                                   LocalMux                       0              3455   5715  RISE       1
I__197/O                                   LocalMux                     330              3785   5715  RISE       1
I__200/I                                   InMux                          0              3785   6444  RISE       1
I__200/O                                   InMux                        259              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6444  RISE       4
I__158/I                                   LocalMux                       0              4493   7433  RISE       1
I__158/O                                   LocalMux                     330              4823   7433  RISE       1
I__161/I                                   InMux                          0              4823   7433  RISE       1
I__161/O                                   InMux                        259              5082   7433  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/in1            LogicCell40_SEQ_MODE_1000      0              5082   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__274/I                                       LocalMux                       0              3455   5792  RISE       1
I__274/O                                       LocalMux                     330              3785   5792  RISE       1
I__281/I                                       InMux                          0              3785   6809  RISE       1
I__281/O                                       InMux                        259              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6809  RISE       4
I__338/I                                       LocalMux                       0              4493   7461  RISE       1
I__338/O                                       LocalMux                     330              4823   7461  RISE       1
I__341/I                                       InMux                          0              4823   7461  RISE       1
I__341/O                                       InMux                        259              5082   7461  RISE       1
I__345/I                                       CascadeMux                     0              5082   7461  RISE       1
I__345/O                                       CascadeMux                     0              5082   7461  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/in2                LogicCell40_SEQ_MODE_1000      0              5082   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in2
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__197/I                                   LocalMux                       0              3455   5715  RISE       1
I__197/O                                   LocalMux                     330              3785   5715  RISE       1
I__200/I                                   InMux                          0              3785   6444  RISE       1
I__200/O                                   InMux                        259              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6444  RISE       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6444  RISE       4
I__158/I                                   LocalMux                       0              4493   7433  RISE       1
I__158/O                                   LocalMux                     330              4823   7433  RISE       1
I__162/I                                   InMux                          0              4823   7461  RISE       1
I__162/O                                   InMux                        259              5082   7461  RISE       1
I__163/I                                   CascadeMux                     0              5082   7461  RISE       1
I__163/O                                   CascadeMux                     0              5082   7461  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/in2            LogicCell40_SEQ_MODE_1000      0              5082   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__274/I                                       LocalMux                       0              3455   5792  RISE       1
I__274/O                                       LocalMux                     330              3785   5792  RISE       1
I__281/I                                       InMux                          0              3785   6809  RISE       1
I__281/O                                       InMux                        259              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   6809  RISE       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   6809  RISE       4
I__338/I                                       LocalMux                       0              4493   7461  RISE       1
I__338/O                                       LocalMux                     330              4823   7461  RISE       1
I__342/I                                       InMux                          0              4823   7461  RISE       1
I__342/O                                       InMux                        259              5082   7461  RISE       1
I__346/I                                       CascadeMux                     0              5082   7461  RISE       1
I__346/O                                       CascadeMux                     0              5082   7461  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/in2                LogicCell40_SEQ_MODE_1000      0              5082   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in1
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       8
I__407/I                                     LocalMux                       0              3455   7482  RISE       1
I__407/O                                     LocalMux                     330              3785   7482  RISE       1
I__415/I                                     InMux                          0              3785   7482  RISE       1
I__415/O                                     InMux                        259              4044   7482  RISE       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/in1    LogicCell40_SEQ_MODE_0000      0              4044   7482  RISE       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/lcout  LogicCell40_SEQ_MODE_0000    400              4444   7482  RISE       1
I__321/I                                     LocalMux                       0              4444   7482  RISE       1
I__321/O                                     LocalMux                     330              4774   7482  RISE       1
I__322/I                                     InMux                          0              4774   7482  RISE       1
I__322/O                                     InMux                        259              5033   7482  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in1           LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in1
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__611/I                                       LocalMux                       0              4444   6865  RISE       1
I__611/O                                       LocalMux                     330              4774   6865  RISE       1
I__621/I                                       InMux                          0              4774   7482  RISE       1
I__621/O                                       InMux                        259              5033   7482  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/in1          LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__614/I                                       LocalMux                       0              4444   7412  RISE       1
I__614/O                                       LocalMux                     330              4774   7412  RISE       1
I__627/I                                       InMux                          0              4774   7482  RISE       1
I__627/O                                       InMux                        259              5033   7482  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/in1                LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in1
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__616/I                                       LocalMux                       0              4444   7412  RISE       1
I__616/O                                       LocalMux                     330              4774   7412  RISE       1
I__631/I                                       InMux                          0              4774   7482  RISE       1
I__631/O                                       InMux                        259              5033   7482  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/in1          LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in1
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__617/I                                       LocalMux                       0              4444   7412  RISE       1
I__617/O                                       LocalMux                     330              4774   7412  RISE       1
I__634/I                                       InMux                          0              4774   7482  RISE       1
I__634/O                                       InMux                        259              5033   7482  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/in1          LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in2
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Setup Constraint : 10000p
Path slack       : 7510p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__611/I                                       LocalMux                       0              4444   6865  RISE       1
I__611/O                                       LocalMux                     330              4774   6865  RISE       1
I__620/I                                       InMux                          0              4774   6865  RISE       1
I__620/O                                       InMux                        259              5033   6865  RISE       1
I__637/I                                       CascadeMux                     0              5033   6865  RISE       1
I__637/O                                       CascadeMux                     0              5033   6865  RISE       1
greeter.M_count_q_0_LC_23_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   7510  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Setup Constraint : 10000p
Path slack       : 7510p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__149/I                                     LocalMux                       0              4444   5708  RISE       1
I__149/O                                     LocalMux                     330              4774   5708  RISE       1
I__151/I                                     InMux                          0              4774   5708  RISE       1
I__151/O                                     InMux                        259              5033   5708  RISE       1
I__153/I                                     CascadeMux                     0              5033   5708  RISE       1
I__153/O                                     CascadeMux                     0              5033   5708  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   7510  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Setup Constraint : 10000p
Path slack       : 7560p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout              LogicCell40_SEQ_MODE_1000    540              3455   6781  RISE       9
I__593/I                                         LocalMux                       0              3455   7559  RISE       1
I__593/O                                         LocalMux                     330              3785   7559  RISE       1
I__598/I                                         InMux                          0              3785   7559  RISE       1
I__598/O                                         InMux                        259              4044   7559  RISE       1
greeter.rom.letter_1_6_0__m14_0_LC_23_4_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   7559  RISE       1
greeter.rom.letter_1_6_0__m14_0_LC_23_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7559  RISE       1
I__469/I                                         LocalMux                       0              4493   7559  RISE       1
I__469/O                                         LocalMux                     330              4823   7559  RISE       1
I__470/I                                         InMux                          0              4823   7559  RISE       1
I__470/O                                         InMux                        259              5082   7559  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/in3            LogicCell40_SEQ_MODE_1000      0              5082   7559  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_3_LC_21_2_6/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in3
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_3_LC_21_2_6/lcout          LogicCell40_SEQ_MODE_1000    540              3455   4761  RISE       3
I__244/I                                   LocalMux                       0              3455   7124  RISE       1
I__244/O                                   LocalMux                     330              3785   7124  RISE       1
I__247/I                                   InMux                          0              3785   7124  RISE       1
I__247/O                                   InMux                        259              4044   7124  RISE       1
uart_rx.M_ctr_q_RNI5PLV_3_LC_21_1_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   7124  RISE       1
uart_rx.M_ctr_q_RNI5PLV_3_LC_21_1_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   7608  RISE       1
I__125/I                                   LocalMux                       0              4444   7608  RISE       1
I__125/O                                   LocalMux                     330              4774   7608  RISE       1
I__126/I                                   InMux                          0              4774   7608  RISE       1
I__126/O                                   InMux                        259              5033   7608  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/in3            LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                                     LocalMux                       0              3455   5708  RISE       1
I__302/O                                     LocalMux                     330              3785   5708  RISE       1
I__305/I                                     InMux                          0              3785   5708  RISE       1
I__305/O                                     InMux                        259              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   5708  RISE       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5708  RISE       2
I__150/I                                     LocalMux                       0              4444   7608  RISE       1
I__150/O                                     LocalMux                     330              4774   7608  RISE       1
I__152/I                                     InMux                          0              4774   7608  RISE       1
I__152/O                                     InMux                        259              5033   7608  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in3              LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in3
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              4444   6620  RISE      19
I__618/I                                       LocalMux                       0              4444   7608  RISE       1
I__618/O                                       LocalMux                     330              4774   7608  RISE       1
I__635/I                                       InMux                          0              4774   7608  RISE       1
I__635/O                                       InMux                        259              5033   7608  RISE       1
greeter.M_count_q_0_LC_23_4_0/in3              LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in0
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Setup Constraint : 10000p
Path slack       : 7699p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7700  RISE       5
I__384/I                                Odrv4                          0              3455   7700  RISE       1
I__384/O                                Odrv4                        351              3806   7700  RISE       1
I__387/I                                Span4Mux_v                     0              3806   7700  RISE       1
I__387/O                                Span4Mux_v                   351              4157   7700  RISE       1
I__392/I                                LocalMux                       0              4157   7700  RISE       1
I__392/O                                LocalMux                     330              4486   7700  RISE       1
I__394/I                                InMux                          0              4486   7700  RISE       1
I__394/O                                InMux                        259              4746   7700  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/in0       LogicCell40_SEQ_MODE_1000      0              4746   7700  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in2
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Setup Constraint : 10000p
Path slack       : 7783p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout              LogicCell40_SEQ_MODE_1000    540              3455   6781  RISE       9
I__591/I                                         Odrv4                          0              3455   6781  RISE       1
I__591/O                                         Odrv4                        351              3806   6781  RISE       1
I__594/I                                         LocalMux                       0              3806   6781  RISE       1
I__594/O                                         LocalMux                     330              4136   6781  RISE       1
I__602/I                                         InMux                          0              4136   7784  RISE       1
I__602/O                                         InMux                        259              4395   7784  RISE       1
greeter.rom.letter_1_6_0__m20_i_LC_24_3_2/in0    LogicCell40_SEQ_MODE_0000      0              4395   7784  RISE       1
greeter.rom.letter_1_6_0__m20_i_LC_24_3_2/ltout  LogicCell40_SEQ_MODE_0000    365              4760   7784  RISE       1
I__679/I                                         CascadeMux                     0              4760   7784  RISE       1
I__679/O                                         CascadeMux                     0              4760   7784  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/in2            LogicCell40_SEQ_MODE_1000      0              4760   7784  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in2
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Setup Constraint : 10000p
Path slack       : 7783p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   6781  RISE       9
I__591/I                                        Odrv4                          0              3455   6781  RISE       1
I__591/O                                        Odrv4                        351              3806   6781  RISE       1
I__594/I                                        LocalMux                       0              3806   6781  RISE       1
I__594/O                                        LocalMux                     330              4136   6781  RISE       1
I__603/I                                        InMux                          0              4136   7784  RISE       1
I__603/O                                        InMux                        259              4395   7784  RISE       1
greeter.rom.letter_1_6_0__m9_0_LC_24_3_4/in0    LogicCell40_SEQ_MODE_0000      0              4395   7784  RISE       1
greeter.rom.letter_1_6_0__m9_0_LC_24_3_4/ltout  LogicCell40_SEQ_MODE_0000    365              4760   7784  RISE       1
I__644/I                                        CascadeMux                     0              4760   7784  RISE       1
I__644/O                                        CascadeMux                     0              4760   7784  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/in2           LogicCell40_SEQ_MODE_1000      0              4760   7784  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in2
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Setup Constraint : 10000p
Path slack       : 7797p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__647/I                               Odrv4                          0              3455   7538  RISE       1
I__647/O                               Odrv4                        351              3806   7538  RISE       1
I__655/I                               Span4Mux_v                     0              3806   7798  RISE       1
I__655/O                               Span4Mux_v                   351              4157   7798  RISE       1
I__664/I                               LocalMux                       0              4157   7798  RISE       1
I__664/O                               LocalMux                     330              4486   7798  RISE       1
I__672/I                               InMux                          0              4486   7798  RISE       1
I__672/O                               InMux                        259              4746   7798  RISE       1
I__674/I                               CascadeMux                     0              4746   7798  RISE       1
I__674/O                               CascadeMux                     0              4746   7798  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/in2  LogicCell40_SEQ_MODE_1000      0              4746   7798  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_rxd_q_LC_26_1_2/lcout
Path End         : uart_rx.M_savedData_q_7_LC_24_2_1/in3
Capture Clock    : uart_rx.M_savedData_q_7_LC_24_2_1/clk
Setup Constraint : 10000p
Path slack       : 7945p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__530/I                                          ClkMux                         0              2607  RISE       1
I__530/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_rxd_q_LC_26_1_2/lcout        LogicCell40_SEQ_MODE_1000    540              3455   7489  RISE       3
I__532/I                               Odrv4                          0              3455   7945  RISE       1
I__532/O                               Odrv4                        351              3806   7945  RISE       1
I__535/I                               Span4Mux_h                     0              3806   7945  RISE       1
I__535/O                               Span4Mux_h                   302              4107   7945  RISE       1
I__538/I                               LocalMux                       0              4107   7945  RISE       1
I__538/O                               LocalMux                     330              4437   7945  RISE       1
I__541/I                               InMux                          0              4437   7945  RISE       1
I__541/O                               InMux                        259              4697   7945  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/in3  LogicCell40_SEQ_MODE_1000      0              4697   7945  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_rx.M_state_q_1_LC_23_1_5/in3
Capture Clock    : uart_rx.M_state_q_1_LC_23_1_5/clk
Setup Constraint : 10000p
Path slack       : 8044p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7700  RISE       5
I__384/I                                Odrv4                          0              3455   7700  RISE       1
I__384/O                                Odrv4                        351              3806   7700  RISE       1
I__388/I                                Span4Mux_s1_v                  0              3806   8043  RISE       1
I__388/O                                Span4Mux_s1_v                203              4009   8043  RISE       1
I__393/I                                LocalMux                       0              4009   8043  RISE       1
I__393/O                                LocalMux                     330              4339   8043  RISE       1
I__395/I                                InMux                          0              4339   8043  RISE       1
I__395/O                                InMux                        259              4598   8043  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/in3       LogicCell40_SEQ_MODE_1000      0              4598   8043  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in0
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7700  RISE       5
I__383/I                                Odrv4                          0              3455   8050  RISE       1
I__383/O                                Odrv4                        351              3806   8050  RISE       1
I__385/I                                LocalMux                       0              3806   8050  RISE       1
I__385/O                                LocalMux                     330              4136   8050  RISE       1
I__389/I                                InMux                          0              4136   8050  RISE       1
I__389/O                                InMux                        259              4395   8050  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/in0       LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in0
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7700  RISE       5
I__384/I                                Odrv4                          0              3455   7700  RISE       1
I__384/O                                Odrv4                        351              3806   7700  RISE       1
I__386/I                                LocalMux                       0              3806   8050  RISE       1
I__386/O                                LocalMux                     330              4136   8050  RISE       1
I__391/I                                InMux                          0              4136   8050  RISE       1
I__391/O                                InMux                        259              4395   8050  RISE       1
greeter.M_state_q_LC_23_2_6/in0         LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in0
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__648/I                           Odrv4                          0              3455   8050  RISE       1
I__648/O                           Odrv4                        351              3806   8050  RISE       1
I__656/I                           LocalMux                       0              3806   8050  RISE       1
I__656/O                           LocalMux                     330              4136   8050  RISE       1
I__665/I                           InMux                          0              4136   8050  RISE       1
I__665/O                           InMux                        259              4395   8050  RISE       1
greeter.M_count_q_0_LC_23_4_0/in0  LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in0
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__648/I                           Odrv4                          0              3455   8050  RISE       1
I__648/O                           Odrv4                        351              3806   8050  RISE       1
I__657/I                           LocalMux                       0              3806   8050  RISE       1
I__657/O                           LocalMux                     330              4136   8050  RISE       1
I__668/I                           InMux                          0              4136   8050  RISE       1
I__668/O                           InMux                        259              4395   8050  RISE       1
greeter.M_count_q_1_LC_23_4_1/in0  LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in0
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__648/I                           Odrv4                          0              3455   8050  RISE       1
I__648/O                           Odrv4                        351              3806   8050  RISE       1
I__656/I                           LocalMux                       0              3806   8050  RISE       1
I__656/O                           LocalMux                     330              4136   8050  RISE       1
I__666/I                           InMux                          0              4136   8050  RISE       1
I__666/O                           InMux                        259              4395   8050  RISE       1
greeter.M_count_q_2_LC_23_4_2/in0  LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in0
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__648/I                               Odrv4                          0              3455   8050  RISE       1
I__648/O                               Odrv4                        351              3806   8050  RISE       1
I__657/I                               LocalMux                       0              3806   8050  RISE       1
I__657/O                               LocalMux                     330              4136   8050  RISE       1
I__669/I                               InMux                          0              4136   8050  RISE       1
I__669/O                               InMux                        259              4395   8050  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/in0  LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_2_LC_23_3_7/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in1
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_2_LC_23_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6227  RISE       2
I__474/I                                 Odrv4                          0              3455   6227  RISE       1
I__474/O                                 Odrv4                        351              3806   6227  RISE       1
I__476/I                                 LocalMux                       0              3806   8120  RISE       1
I__476/O                                 LocalMux                     330              4136   8120  RISE       1
I__478/I                                 InMux                          0              4136   8120  RISE       1
I__478/O                                 InMux                        259              4395   8120  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in1
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__648/I                           Odrv4                          0              3455   8050  RISE       1
I__648/O                           Odrv4                        351              3806   8050  RISE       1
I__656/I                           LocalMux                       0              3806   8050  RISE       1
I__656/O                           LocalMux                     330              4136   8050  RISE       1
I__667/I                           InMux                          0              4136   8120  RISE       1
I__667/O                           InMux                        259              4395   8120  RISE       1
greeter.M_count_q_3_LC_23_4_3/in1  LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in2
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7265  RISE       9
I__549/I                                         LocalMux                       0              3455   7412  RISE       1
I__549/O                                         LocalMux                     330              3785   7412  RISE       1
I__556/I                                         InMux                          0              3785   8134  RISE       1
I__556/O                                         InMux                        259              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m12_i_LC_23_3_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m12_i_LC_23_3_6/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__479/I                                         CascadeMux                     0              4409   8134  RISE       1
I__479/O                                         CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/in2            LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       4
I__291/I                                      LocalMux                       0              3455   6570  RISE       1
I__291/O                                      LocalMux                     330              3785   6570  RISE       1
I__294/I                                      InMux                          0              3785   6570  RISE       1
I__294/O                                      InMux                        259              4044   6570  RISE       1
uart_tx.M_bitCtr_q_RNIMHCR_0_LC_22_3_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   6570  RISE       1
uart_tx.M_bitCtr_q_RNIMHCR_0_LC_22_3_6/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__299/I                                      CascadeMux                     0              4409   8134  RISE       1
I__299/O                                      CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in2            LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in2
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7265  RISE       9
I__550/I                                         LocalMux                       0              3455   7693  RISE       1
I__550/O                                         LocalMux                     330              3785   7693  RISE       1
I__559/I                                         InMux                          0              3785   8134  RISE       1
I__559/O                                         InMux                        259              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m17_0_LC_23_4_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m17_0_LC_23_4_6/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__513/I                                         CascadeMux                     0              4409   8134  RISE       1
I__513/O                                         CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/in2            LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in2
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7265  RISE       9
I__549/I                                         LocalMux                       0              3455   7412  RISE       1
I__549/O                                         LocalMux                     330              3785   7412  RISE       1
I__557/I                                         InMux                          0              3785   8134  RISE       1
I__557/O                                         InMux                        259              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m23_i_LC_23_3_4/in0    LogicCell40_SEQ_MODE_0000      0              4044   8134  RISE       1
greeter.rom.letter_1_6_0__m23_i_LC_23_3_4/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__484/I                                         CascadeMux                     0              4409   8134  RISE       1
I__484/O                                         CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/in2            LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_6_LC_21_2_4/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in2
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Setup Constraint : 10000p
Path slack       : 8148p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_6_LC_21_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5680  RISE       3
I__215/I                           Odrv4                          0              3455   8148  RISE       1
I__215/O                           Odrv4                        351              3806   8148  RISE       1
I__218/I                           LocalMux                       0              3806   8148  RISE       1
I__218/O                           LocalMux                     330              4136   8148  RISE       1
I__220/I                           InMux                          0              4136   8148  RISE       1
I__220/O                           InMux                        259              4395   8148  RISE       1
I__221/I                           CascadeMux                     0              4395   8148  RISE       1
I__221/O                           CascadeMux                     0              4395   8148  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/in2    LogicCell40_SEQ_MODE_1000      0              4395   8148  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in2
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Setup Constraint : 10000p
Path slack       : 8170p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       8
I__407/I                                     LocalMux                       0              3455   7482  RISE       1
I__407/O                                     LocalMux                     330              3785   7482  RISE       1
I__415/I                                     InMux                          0              3785   7482  RISE       1
I__415/O                                     InMux                        259              4044   7482  RISE       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/in1    LogicCell40_SEQ_MODE_0000      0              4044   7482  RISE       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/ltout  LogicCell40_SEQ_MODE_0000    379              4423   8169  FALL       1
I__468/I                                     CascadeMux                     0              4423   8169  FALL       1
I__468/O                                     CascadeMux                     0              4423   8169  FALL       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in2           LogicCell40_SEQ_MODE_1000      0              4423   8169  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Setup Constraint : 10000p
Path slack       : 8170p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__303/I                                       LocalMux                       0              3455   6620  RISE       1
I__303/O                                       LocalMux                     330              3785   6620  RISE       1
I__309/I                                       InMux                          0              3785   6620  RISE       1
I__309/O                                       InMux                        259              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4044   6620  RISE       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/ltout  LogicCell40_SEQ_MODE_0000    379              4423   8169  FALL       1
I__190/I                                       CascadeMux                     0              4423   8169  FALL       1
I__190/O                                       CascadeMux                     0              4423   8169  FALL       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in2             LogicCell40_SEQ_MODE_1000      0              4423   8169  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in3
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__278/I                             Odrv4                          0              3455   8247  RISE       1
I__278/O                             Odrv4                        351              3806   8247  RISE       1
I__287/I                             LocalMux                       0              3806   8247  RISE       1
I__287/O                             LocalMux                     330              4136   8247  RISE       1
I__289/I                             InMux                          0              4136   8247  RISE       1
I__289/O                             InMux                        259              4395   8247  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/in3      LogicCell40_SEQ_MODE_1001      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in3
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7700  RISE       5
I__383/I                                Odrv4                          0              3455   8050  RISE       1
I__383/O                                Odrv4                        351              3806   8050  RISE       1
I__385/I                                LocalMux                       0              3806   8050  RISE       1
I__385/O                                LocalMux                     330              4136   8050  RISE       1
I__390/I                                InMux                          0              4136   8247  RISE       1
I__390/O                                InMux                        259              4395   8247  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/in3       LogicCell40_SEQ_MODE_1000      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_3_LC_23_4_3/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in0
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_3_LC_23_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7202  RISE       9
I__563/I                             LocalMux                       0              3455   7629  RISE       1
I__563/O                             LocalMux                     330              3785   7629  RISE       1
I__572/I                             InMux                          0              3785   8401  RISE       1
I__572/O                             InMux                        259              4044   8401  RISE       1
greeter.M_count_q_3_LC_23_4_3/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in0
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6269  RISE       8
I__366/I                             LocalMux                       0              3455   8401  RISE       1
I__366/O                             LocalMux                     330              3785   8401  RISE       1
I__373/I                             InMux                          0              3785   8401  RISE       1
I__373/O                             InMux                        259              4044   8401  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in0   LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in0
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7693  RISE       3
I__324/I                              LocalMux                       0              3455   8401  RISE       1
I__324/O                              LocalMux                     330              3785   8401  RISE       1
I__327/I                              InMux                          0              3785   8401  RISE       1
I__327/O                              InMux                        259              4044   8401  RISE       1
uart_rx.M_newData_q_LC_23_2_1/in0     LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_3_LC_22_4_0/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in0
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_3_LC_22_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7061  RISE       2
I__271/I                                 LocalMux                       0              3455   7061  RISE       1
I__271/O                                 LocalMux                     330              3785   7061  RISE       1
I__273/I                                 InMux                          0              3785   8401  RISE       1
I__273/O                                 InMux                        259              4044   8401  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6136  RISE       5
I__427/I                              LocalMux                       0              3455   6136  RISE       1
I__427/O                              LocalMux                     330              3785   6136  RISE       1
I__432/I                              InMux                          0              3785   8401  RISE       1
I__432/O                              InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_5_LC_21_2_3/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in0
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_5_LC_21_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4810  RISE       3
I__239/I                           LocalMux                       0              3455   8401  RISE       1
I__239/O                           LocalMux                     330              3785   8401  RISE       1
I__241/I                           InMux                          0              3785   8401  RISE       1
I__241/O                           InMux                        259              4044   8401  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in0
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__231/I                           LocalMux                       0              3455   8401  RISE       1
I__231/O                           LocalMux                     330              3785   8401  RISE       1
I__234/I                           InMux                          0              3785   8401  RISE       1
I__234/O                           InMux                        259              4044   8401  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__276/I                             LocalMux                       0              3455   6704  RISE       1
I__276/O                             LocalMux                     330              3785   6704  RISE       1
I__285/I                             InMux                          0              3785   8401  RISE       1
I__285/O                             InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in0   LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in0
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__649/I                               LocalMux                       0              3455   8401  RISE       1
I__649/O                               LocalMux                     330              3785   8401  RISE       1
I__658/I                               InMux                          0              3785   8401  RISE       1
I__658/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/in0  LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in0
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__651/I                               LocalMux                       0              3455   8401  RISE       1
I__651/O                               LocalMux                     330              3785   8401  RISE       1
I__661/I                               InMux                          0              3785   8401  RISE       1
I__661/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/in0  LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in0
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__649/I                               LocalMux                       0              3455   8401  RISE       1
I__649/O                               LocalMux                     330              3785   8401  RISE       1
I__659/I                               InMux                          0              3785   8401  RISE       1
I__659/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/in0  LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in0
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__651/I                               LocalMux                       0              3455   8401  RISE       1
I__651/O                               LocalMux                     330              3785   8401  RISE       1
I__662/I                               InMux                          0              3785   8401  RISE       1
I__662/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/in0  LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_1_LC_24_3_5/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in1
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_1_LC_24_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6514  RISE       2
I__607/I                                 LocalMux                       0              3455   8471  RISE       1
I__607/O                                 LocalMux                     330              3785   8471  RISE       1
I__609/I                                 InMux                          0              3785   8471  RISE       1
I__609/O                                 InMux                        259              4044   8471  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_5_LC_24_3_3/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in1
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_5_LC_24_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6465  RISE       2
I__676/I                                 LocalMux                       0              3455   8471  RISE       1
I__676/O                                 LocalMux                     330              3785   8471  RISE       1
I__678/I                                 InMux                          0              3785   8471  RISE       1
I__678/O                                 InMux                        259              4044   8471  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_7_LC_24_2_1/lcout
Path End         : uart_rx.M_savedData_q_6_LC_24_1_0/in1
Capture Clock    : uart_rx.M_savedData_q_6_LC_24_1_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_7_LC_24_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6935  RISE       2
I__504/I                                 LocalMux                       0              3455   8471  RISE       1
I__504/O                                 LocalMux                     330              3785   8471  RISE       1
I__506/I                                 InMux                          0              3785   8471  RISE       1
I__506/O                                 InMux                        259              4044   8471  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_6_LC_23_3_5/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in1
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_6_LC_23_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6493  RISE       2
I__481/I                                 LocalMux                       0              3455   8471  RISE       1
I__481/O                                 LocalMux                     330              3785   8471  RISE       1
I__483/I                                 InMux                          0              3785   8471  RISE       1
I__483/O                                 InMux                        259              4044   8471  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_0_LC_23_2_4/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in1
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_0_LC_23_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7251  RISE       2
I__446/I                              LocalMux                       0              3455   8471  RISE       1
I__446/O                              LocalMux                     330              3785   8471  RISE       1
I__448/I                              InMux                          0              3785   8471  RISE       1
I__448/O                              InMux                        259              4044   8471  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in1
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7559  RISE       4
I__458/I                              LocalMux                       0              3455   8471  RISE       1
I__458/O                              LocalMux                     330              3785   8471  RISE       1
I__460/I                              InMux                          0              3785   8471  RISE       1
I__460/O                              InMux                        259              4044   8471  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_21_4_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_21_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6788  RISE       2
I__178/I                           LocalMux                       0              3455   7174  RISE       1
I__178/O                           LocalMux                     330              3785   7174  RISE       1
I__180/I                           InMux                          0              3785   7174  RISE       1
I__180/O                           InMux                        259              4044   7174  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_21_4_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_21_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7047  RISE       2
I__183/I                           LocalMux                       0              3455   7047  RISE       1
I__183/O                           LocalMux                     330              3785   7047  RISE       1
I__185/I                           InMux                          0              3785   7047  RISE       1
I__185/O                           InMux                        259              4044   7047  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_21_4_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_21_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6795  RISE       2
I__142/I                           LocalMux                       0              3455   6795  RISE       1
I__142/O                           LocalMux                     330              3785   6795  RISE       1
I__144/I                           InMux                          0              3785   6795  RISE       1
I__144/O                           InMux                        259              4044   6795  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6669  RISE       2
I__145/I                           LocalMux                       0              3455   6669  RISE       1
I__145/O                           LocalMux                     330              3785   6669  RISE       1
I__147/I                           InMux                          0              3785   6669  RISE       1
I__147/O                           InMux                        259              4044   6669  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/in1
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__198/I                           LocalMux                       0              3455   8471  RISE       1
I__198/O                           LocalMux                     330              3785   8471  RISE       1
I__202/I                           InMux                          0              3785   8471  RISE       1
I__202/O                           InMux                        259              4044   8471  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in1
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5715  RISE       5
I__198/I                           LocalMux                       0              3455   8471  RISE       1
I__198/O                           LocalMux                     330              3785   8471  RISE       1
I__203/I                           InMux                          0              3785   8471  RISE       1
I__203/O                           InMux                        259              4044   8471  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in1
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__302/I                             LocalMux                       0              3455   5708  RISE       1
I__302/O                             LocalMux                     330              3785   5708  RISE       1
I__308/I                             InMux                          0              3785   8471  RISE       1
I__308/O                             InMux                        259              4044   8471  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in1
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6136  RISE       5
I__430/I                              LocalMux                       0              3455   8471  RISE       1
I__430/O                              LocalMux                     330              3785   8471  RISE       1
I__435/I                              InMux                          0              3785   8471  RISE       1
I__435/O                              InMux                        259              4044   8471  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/in1     LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in1
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7559  RISE       4
I__458/I                              LocalMux                       0              3455   8471  RISE       1
I__458/O                              LocalMux                     330              3785   8471  RISE       1
I__462/I                              InMux                          0              3785   8471  RISE       1
I__462/O                              InMux                        259              4044   8471  RISE       1
uart_rx.M_newData_q_LC_23_2_1/in1     LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_6_LC_24_1_0/lcout
Path End         : uart_rx.M_savedData_q_5_LC_24_2_3/in1
Capture Clock    : uart_rx.M_savedData_q_5_LC_24_2_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_6_LC_24_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       2
I__500/I                                 LocalMux                       0              3455   8471  RISE       1
I__500/O                                 LocalMux                     330              3785   8471  RISE       1
I__502/I                                 InMux                          0              3785   8471  RISE       1
I__502/O                                 InMux                        259              4044   8471  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in1
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7265  RISE       9
I__551/I                             LocalMux                       0              3455   7826  RISE       1
I__551/O                             LocalMux                     330              3785   7826  RISE       1
I__560/I                             InMux                          0              3785   7826  RISE       1
I__560/O                             InMux                        259              4044   7826  RISE       1
greeter.M_count_q_0_LC_23_4_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_1_LC_23_4_1/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in1
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_1_LC_23_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7181  RISE       9
I__580/I                             LocalMux                       0              3455   7608  RISE       1
I__580/O                             LocalMux                     330              3785   7608  RISE       1
I__589/I                             InMux                          0              3785   7952  RISE       1
I__589/O                             InMux                        259              4044   7952  RISE       1
greeter.M_count_q_1_LC_23_4_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in1
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6781  RISE       9
I__593/I                             LocalMux                       0              3455   7559  RISE       1
I__593/O                             LocalMux                     330              3785   7559  RISE       1
I__600/I                             InMux                          0              3785   8078  RISE       1
I__600/O                             InMux                        259              4044   8078  RISE       1
greeter.M_count_q_2_LC_23_4_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_4_LC_21_2_7/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in2
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_4_LC_21_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       4
I__208/I                           LocalMux                       0              3455   8499  RISE       1
I__208/O                           LocalMux                     330              3785   8499  RISE       1
I__212/I                           InMux                          0              3785   8499  RISE       1
I__212/O                           InMux                        259              4044   8499  RISE       1
I__213/I                           CascadeMux                     0              4044   8499  RISE       1
I__213/O                           CascadeMux                     0              4044   8499  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in2
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       9
I__279/I                             LocalMux                       0              3455   8499  RISE       1
I__279/O                             LocalMux                     330              3785   8499  RISE       1
I__288/I                             InMux                          0              3785   8499  RISE       1
I__288/O                             InMux                        259              4044   8499  RISE       1
I__290/I                             CascadeMux                     0              4044   8499  RISE       1
I__290/O                             CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5708  RISE       7
I__304/I                             LocalMux                       0              3455   8499  RISE       1
I__304/O                             LocalMux                     330              3785   8499  RISE       1
I__311/I                             InMux                          0              3785   8499  RISE       1
I__311/O                             InMux                        259              4044   8499  RISE       1
I__314/I                             CascadeMux                     0              4044   8499  RISE       1
I__314/O                             CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in2   LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in2
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       8
I__409/I                             LocalMux                       0              3455   8499  RISE       1
I__409/O                             LocalMux                     330              3785   8499  RISE       1
I__417/I                             InMux                          0              3785   8499  RISE       1
I__417/O                             InMux                        259              4044   8499  RISE       1
I__421/I                             CascadeMux                     0              4044   8499  RISE       1
I__421/O                             CascadeMux                     0              4044   8499  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in2   LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in2
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7559  RISE       4
I__458/I                              LocalMux                       0              3455   8471  RISE       1
I__458/O                              LocalMux                     330              3785   8471  RISE       1
I__461/I                              InMux                          0              3785   8499  RISE       1
I__461/O                              InMux                        259              4044   8499  RISE       1
I__463/I                              CascadeMux                     0              4044   8499  RISE       1
I__463/O                              CascadeMux                     0              4044   8499  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in2
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   7342  RISE      14
I__650/I                               LocalMux                       0              3455   8499  RISE       1
I__650/O                               LocalMux                     330              3785   8499  RISE       1
I__660/I                               InMux                          0              3785   8499  RISE       1
I__660/O                               InMux                        259              4044   8499  RISE       1
I__670/I                               CascadeMux                     0              4044   8499  RISE       1
I__670/O                               CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/in2  LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_3_LC_24_2_7/lcout
Path End         : uart_rx.M_savedData_q_2_LC_24_2_2/in3
Capture Clock    : uart_rx.M_savedData_q_2_LC_24_2_2/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_3_LC_24_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7005  RISE       2
I__688/I                                 LocalMux                       0              3455   8597  RISE       1
I__688/O                                 LocalMux                     330              3785   8597  RISE       1
I__690/I                                 InMux                          0              3785   8597  RISE       1
I__690/O                                 InMux                        259              4044   8597  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_4_LC_24_2_6/lcout
Path End         : uart_rx.M_savedData_q_3_LC_24_2_7/in3
Capture Clock    : uart_rx.M_savedData_q_3_LC_24_2_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_4_LC_24_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6900  RISE       2
I__692/I                                 LocalMux                       0              3455   8597  RISE       1
I__692/O                                 LocalMux                     330              3785   8597  RISE       1
I__694/I                                 InMux                          0              3785   8597  RISE       1
I__694/O                                 InMux                        259              4044   8597  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_1_LC_24_2_5/lcout
Path End         : uart_rx.M_savedData_q_0_LC_24_2_4/in3
Capture Clock    : uart_rx.M_savedData_q_0_LC_24_2_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_1_LC_24_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7566  RISE       2
I__490/I                                 LocalMux                       0              3455   8597  RISE       1
I__490/O                                 LocalMux                     330              3785   8597  RISE       1
I__492/I                                 InMux                          0              3785   8597  RISE       1
I__492/O                                 InMux                        259              4044   8597  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_2_LC_24_2_2/lcout
Path End         : uart_rx.M_savedData_q_1_LC_24_2_5/in3
Capture Clock    : uart_rx.M_savedData_q_1_LC_24_2_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_2_LC_24_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7482  RISE       2
I__494/I                                 LocalMux                       0              3455   8597  RISE       1
I__494/O                                 LocalMux                     330              3785   8597  RISE       1
I__496/I                                 InMux                          0              3785   8597  RISE       1
I__496/O                                 InMux                        259              4044   8597  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_4_LC_23_4_7/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_4_LC_23_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6171  RISE       2
I__509/I                                 LocalMux                       0              3455   8597  RISE       1
I__509/O                                 LocalMux                     330              3785   8597  RISE       1
I__511/I                                 InMux                          0              3785   8597  RISE       1
I__511/O                                 InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6241  RISE       6
I__259/I                              LocalMux                       0              3455   6241  RISE       1
I__259/O                              LocalMux                     330              3785   6241  RISE       1
I__265/I                              InMux                          0              3785   8597  RISE       1
I__265/O                              InMux                        259              4044   8597  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_1_LC_21_2_2/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in3
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_1_LC_21_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4894  RISE       3
I__225/I                           LocalMux                       0              3455   8597  RISE       1
I__225/O                           LocalMux                     330              3785   8597  RISE       1
I__228/I                           InMux                          0              3785   8597  RISE       1
I__228/O                           InMux                        259              4044   8597  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_20_2_7/lcout
Path End         : reset_cond.M_stage_q_1_LC_20_2_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_20_2_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_20_2_7/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_20_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__112/I                                LocalMux                       0              3455   8597  RISE       1
I__112/O                                LocalMux                     330              3785   8597  RISE       1
I__113/I                                InMux                          0              3785   8597  RISE       1
I__113/O                                InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_20_2_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_20_2_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_20_2_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_20_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__121/I                                LocalMux                       0              3455   8597  RISE       1
I__121/O                                LocalMux                     330              3785   8597  RISE       1
I__122/I                                InMux                          0              3785   8597  RISE       1
I__122/O                                InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_20_2_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_20_2_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_20_2_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_20_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__123/I                                LocalMux                       0              3455   8597  RISE       1
I__123/O                                LocalMux                     330              3785   8597  RISE       1
I__124/I                                InMux                          0              3785   8597  RISE       1
I__124/O                                InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in3
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4480  RISE       4
I__231/I                           LocalMux                       0              3455   8401  RISE       1
I__231/O                           LocalMux                     330              3785   8401  RISE       1
I__235/I                           InMux                          0              3785   8597  RISE       1
I__235/O                           InMux                        259              4044   8597  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_5_LC_21_2_3/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in3
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_5_LC_21_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4810  RISE       3
I__239/I                           LocalMux                       0              3455   8401  RISE       1
I__239/O                           LocalMux                     330              3785   8401  RISE       1
I__242/I                           InMux                          0              3785   8597  RISE       1
I__242/O                           InMux                        259              4044   8597  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_3_LC_21_2_6/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in3
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_3_LC_21_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4761  RISE       3
I__245/I                           LocalMux                       0              3455   8597  RISE       1
I__245/O                           LocalMux                     330              3785   8597  RISE       1
I__248/I                           InMux                          0              3785   8597  RISE       1
I__248/O                           InMux                        259              4044   8597  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       4
I__291/I                              LocalMux                       0              3455   6570  RISE       1
I__291/O                              LocalMux                     330              3785   6570  RISE       1
I__295/I                              InMux                          0              3785   8597  RISE       1
I__295/O                              InMux                        259              4044   8597  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_0_LC_22_3_0/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_0_LC_22_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6129  RISE       2
I__318/I                                 LocalMux                       0              3455   6129  RISE       1
I__318/O                                 LocalMux                     330              3785   6129  RISE       1
I__320/I                                 InMux                          0              3785   8597  RISE       1
I__320/O                                 InMux                        259              4044   8597  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in3
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7693  RISE       3
I__324/I                              LocalMux                       0              3455   8401  RISE       1
I__324/O                              LocalMux                     330              3785   8401  RISE       1
I__326/I                              InMux                          0              3785   8597  RISE       1
I__326/O                              InMux                        259              4044   8597  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_5_LC_24_2_3/lcout
Path End         : uart_rx.M_savedData_q_4_LC_24_2_6/in3
Capture Clock    : uart_rx.M_savedData_q_4_LC_24_2_6/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_5_LC_24_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6893  RISE       2
I__486/I                                 LocalMux                       0              3455   8597  RISE       1
I__486/O                                 LocalMux                     330              3785   8597  RISE       1
I__488/I                                 InMux                          0              3785   8597  RISE       1
I__488/O                                 InMux                        259              4044   8597  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_20_2_7/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_20_2_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__117/I                              InMux                          0              2056   +INF  FALL       1
I__117/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_0_LC_20_2_7/in3  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_20_2_7/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_20_2_0/in0
Capture Clock    : reset_cond.M_stage_q_1_LC_20_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2223
---------------------------------------   ---- 
End-of-path arrival time (ps)             2223
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__114/I                              Odrv4                          0              1003   +INF  FALL       1
I__114/O                              Odrv4                        372              1375   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1375   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1697   +INF  FALL       1
I__116/I                              LocalMux                       0              1697   +INF  FALL       1
I__116/O                              LocalMux                     309              2006   +INF  FALL       1
I__118/I                              InMux                          0              2006   +INF  FALL       1
I__118/O                              InMux                        217              2223   +INF  FALL       1
reset_cond.M_stage_q_1_LC_20_2_0/in0  LogicCell40_SEQ_MODE_1000      0              2223   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : uart_rx.M_rxd_q_LC_26_1_2/in3
Capture Clock    : uart_rx.M_rxd_q_LC_26_1_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
usb_rx                           cu_top_0                       0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__543/I                         Odrv12                         0              1053   +INF  FALL       1
I__543/O                         Odrv12                       540              1593   +INF  FALL       1
I__544/I                         LocalMux                       0              1593   +INF  FALL       1
I__544/O                         LocalMux                     309              1902   +INF  FALL       1
I__545/I                         InMux                          0              1902   +INF  FALL       1
I__545/O                         InMux                        217              2119   +INF  FALL       1
uart_rx.M_rxd_q_LC_26_1_2/in3    LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__530/I                                          ClkMux                         0              2607  RISE       1
I__530/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_22_1_2/lcout
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_22_1_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__166/I                           LocalMux                       0              3455   +INF  RISE       1
I__166/O                           LocalMux                     330              3785   +INF  RISE       1
I__167/I                           IoInMux                        0              3785   +INF  RISE       1
I__167/O                           IoInMux                      259              4044   +INF  RISE       1
usb_tx_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
usb_tx_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
usb_tx_obuf_iopad/DIN              IO_PAD                         0              6282   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2353              8635   +INF  FALL       1
usb_tx                             cu_top_0                       0              8635   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_20_2_3/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_20_2_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__119/I                              InMux                          0              2056   +INF  FALL       1
I__119/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_2_LC_20_2_3/in1  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_20_2_5/in1
Capture Clock    : reset_cond.M_stage_q_3_LC_20_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__120/I                              InMux                          0              2056   +INF  FALL       1
I__120/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_3_LC_20_2_5/in1  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_1_LC_24_3_5/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in1
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_1_LC_24_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__607/I                                 LocalMux                       0              3455   1066  FALL       1
I__607/O                                 LocalMux                     309              3764   1066  FALL       1
I__609/I                                 InMux                          0              3764   1066  FALL       1
I__609/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_1_LC_24_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_5_LC_24_3_3/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in1
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_5_LC_24_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__676/I                                 LocalMux                       0              3455   1066  FALL       1
I__676/O                                 LocalMux                     309              3764   1066  FALL       1
I__678/I                                 InMux                          0              3764   1066  FALL       1
I__678/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_5_LC_24_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_3_LC_24_2_7/lcout
Path End         : uart_rx.M_savedData_q_2_LC_24_2_2/in3
Capture Clock    : uart_rx.M_savedData_q_2_LC_24_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_3_LC_24_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__688/I                                 LocalMux                       0              3455   1066  FALL       1
I__688/O                                 LocalMux                     309              3764   1066  FALL       1
I__690/I                                 InMux                          0              3764   1066  FALL       1
I__690/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_2_LC_24_2_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_4_LC_24_2_6/lcout
Path End         : uart_rx.M_savedData_q_3_LC_24_2_7/in3
Capture Clock    : uart_rx.M_savedData_q_3_LC_24_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_4_LC_24_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__692/I                                 LocalMux                       0              3455   1066  FALL       1
I__692/O                                 LocalMux                     309              3764   1066  FALL       1
I__694/I                                 InMux                          0              3764   1066  FALL       1
I__694/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_3_LC_24_2_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_1_LC_24_2_5/lcout
Path End         : uart_rx.M_savedData_q_0_LC_24_2_4/in3
Capture Clock    : uart_rx.M_savedData_q_0_LC_24_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_1_LC_24_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__490/I                                 LocalMux                       0              3455   1066  FALL       1
I__490/O                                 LocalMux                     309              3764   1066  FALL       1
I__492/I                                 InMux                          0              3764   1066  FALL       1
I__492/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_0_LC_24_2_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_5_LC_24_2_3/lcout
Path End         : uart_rx.M_savedData_q_4_LC_24_2_6/in3
Capture Clock    : uart_rx.M_savedData_q_4_LC_24_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_5_LC_24_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__486/I                                 LocalMux                       0              3455   1066  FALL       1
I__486/O                                 LocalMux                     309              3764   1066  FALL       1
I__488/I                                 InMux                          0              3764   1066  FALL       1
I__488/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_4_LC_24_2_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_2_LC_24_2_2/lcout
Path End         : uart_rx.M_savedData_q_1_LC_24_2_5/in3
Capture Clock    : uart_rx.M_savedData_q_1_LC_24_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_2_LC_24_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__494/I                                 LocalMux                       0              3455   1066  FALL       1
I__494/O                                 LocalMux                     309              3764   1066  FALL       1
I__496/I                                 InMux                          0              3764   1066  FALL       1
I__496/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_1_LC_24_2_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_7_LC_24_2_1/lcout
Path End         : uart_rx.M_savedData_q_6_LC_24_1_0/in1
Capture Clock    : uart_rx.M_savedData_q_6_LC_24_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_7_LC_24_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__504/I                                 LocalMux                       0              3455   1066  FALL       1
I__504/O                                 LocalMux                     309              3764   1066  FALL       1
I__506/I                                 InMux                          0              3764   1066  FALL       1
I__506/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_6_LC_24_1_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_6_LC_24_1_0/lcout
Path End         : uart_rx.M_savedData_q_5_LC_24_2_3/in1
Capture Clock    : uart_rx.M_savedData_q_5_LC_24_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_6_LC_24_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__500/I                                 LocalMux                       0              3455   1066  FALL       1
I__500/O                                 LocalMux                     309              3764   1066  FALL       1
I__502/I                                 InMux                          0              3764   1066  FALL       1
I__502/O                                 InMux                        217              3981   1066  FALL       1
uart_rx.M_savedData_q_5_LC_24_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_4_LC_23_4_7/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_4_LC_23_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__509/I                                 LocalMux                       0              3455   1066  FALL       1
I__509/O                                 LocalMux                     309              3764   1066  FALL       1
I__511/I                                 InMux                          0              3764   1066  FALL       1
I__511/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_4_LC_23_4_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_3_LC_23_4_3/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in0
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_3_LC_23_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__563/I                             LocalMux                       0              3455   1066  FALL       1
I__563/O                             LocalMux                     309              3764   1066  FALL       1
I__572/I                             InMux                          0              3764   1066  FALL       1
I__572/O                             InMux                        217              3981   1066  FALL       1
greeter.M_count_q_3_LC_23_4_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in1
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__593/I                             LocalMux                       0              3455   1066  FALL       1
I__593/O                             LocalMux                     309              3764   1066  FALL       1
I__600/I                             InMux                          0              3764   1066  FALL       1
I__600/O                             InMux                        217              3981   1066  FALL       1
greeter.M_count_q_2_LC_23_4_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_1_LC_23_4_1/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in1
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_1_LC_23_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__580/I                             LocalMux                       0              3455   1066  FALL       1
I__580/O                             LocalMux                     309              3764   1066  FALL       1
I__589/I                             InMux                          0              3764   1066  FALL       1
I__589/O                             InMux                        217              3981   1066  FALL       1
greeter.M_count_q_1_LC_23_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in1
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__551/I                             LocalMux                       0              3455   1066  FALL       1
I__551/O                             LocalMux                     309              3764   1066  FALL       1
I__560/I                             InMux                          0              3764   1066  FALL       1
I__560/O                             InMux                        217              3981   1066  FALL       1
greeter.M_count_q_0_LC_23_4_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_6_LC_23_3_5/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in1
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_6_LC_23_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__481/I                                 LocalMux                       0              3455   1066  FALL       1
I__481/O                                 LocalMux                     309              3764   1066  FALL       1
I__483/I                                 InMux                          0              3764   1066  FALL       1
I__483/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_6_LC_23_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in0
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__366/I                             LocalMux                       0              3455   1066  FALL       1
I__366/O                             LocalMux                     309              3764   1066  FALL       1
I__373/I                             InMux                          0              3764   1066  FALL       1
I__373/O                             InMux                        217              3981   1066  FALL       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in0   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in0
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__649/I                               LocalMux                       0              3455   1066  FALL       1
I__649/O                               LocalMux                     309              3764   1066  FALL       1
I__658/I                               InMux                          0              3764   1066  FALL       1
I__658/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_2_LC_23_3_7/in0  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_0_LC_23_2_4/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in1
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_0_LC_23_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__446/I                              LocalMux                       0              3455   1066  FALL       1
I__446/O                              LocalMux                     309              3764   1066  FALL       1
I__448/I                              InMux                          0              3764   1066  FALL       1
I__448/O                              InMux                        217              3981   1066  FALL       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in1
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__458/I                              LocalMux                       0              3455   1066  FALL       1
I__458/O                              LocalMux                     309              3764   1066  FALL       1
I__460/I                              InMux                          0              3764   1066  FALL       1
I__460/O                              InMux                        217              3981   1066  FALL       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in3
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__324/I                              LocalMux                       0              3455   1066  FALL       1
I__324/O                              LocalMux                     309              3764   1066  FALL       1
I__326/I                              InMux                          0              3764   1066  FALL       1
I__326/O                              InMux                        217              3981   1066  FALL       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in2
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__409/I                             LocalMux                       0              3455   1066  FALL       1
I__409/O                             LocalMux                     309              3764   1066  FALL       1
I__417/I                             InMux                          0              3764   1066  FALL       1
I__417/O                             InMux                        217              3981   1066  FALL       1
I__421/I                             CascadeMux                     0              3981   1066  FALL       1
I__421/O                             CascadeMux                     0              3981   1066  FALL       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in2   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_3_LC_22_4_0/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in0
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_3_LC_22_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__271/I                                 LocalMux                       0              3455   1066  FALL       1
I__271/O                                 LocalMux                     309              3764   1066  FALL       1
I__273/I                                 InMux                          0              3764   1066  FALL       1
I__273/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_3_LC_22_4_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__259/I                              LocalMux                       0              3455   1066  FALL       1
I__259/O                              LocalMux                     309              3764   1066  FALL       1
I__265/I                              InMux                          0              3764   1066  FALL       1
I__265/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_22_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__291/I                              LocalMux                       0              3455   1066  FALL       1
I__291/O                              LocalMux                     309              3764   1066  FALL       1
I__295/I                              InMux                          0              3764   1066  FALL       1
I__295/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__427/I                              LocalMux                       0              3455   1066  FALL       1
I__427/O                              LocalMux                     309              3764   1066  FALL       1
I__432/I                              InMux                          0              3764   1066  FALL       1
I__432/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_0_LC_22_3_0/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_0_LC_22_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__318/I                                 LocalMux                       0              3455   1066  FALL       1
I__318/O                                 LocalMux                     309              3764   1066  FALL       1
I__320/I                                 InMux                          0              3764   1066  FALL       1
I__320/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_0_LC_22_3_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_21_4_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_21_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__178/I                           LocalMux                       0              3455   1066  FALL       1
I__178/O                           LocalMux                     309              3764   1066  FALL       1
I__180/I                           InMux                          0              3764   1066  FALL       1
I__180/O                           InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_4_LC_21_4_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_21_4_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_21_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__183/I                           LocalMux                       0              3455   1066  FALL       1
I__183/O                           LocalMux                     309              3764   1066  FALL       1
I__185/I                           InMux                          0              3764   1066  FALL       1
I__185/O                           InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_21_4_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_21_4_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_21_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__142/I                           LocalMux                       0              3455   1066  FALL       1
I__142/O                           LocalMux                     309              3764   1066  FALL       1
I__144/I                           InMux                          0              3764   1066  FALL       1
I__144/O                           InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_1_LC_21_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__145/I                           LocalMux                       0              3455   1066  FALL       1
I__145/O                           LocalMux                     309              3764   1066  FALL       1
I__147/I                           InMux                          0              3764   1066  FALL       1
I__147/O                           InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in1
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__302/I                             LocalMux                       0              3455   1066  FALL       1
I__302/O                             LocalMux                     309              3764   1066  FALL       1
I__308/I                             InMux                          0              3764   1066  FALL       1
I__308/O                             InMux                        217              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_21_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__276/I                             LocalMux                       0              3455   1066  FALL       1
I__276/O                             LocalMux                     309              3764   1066  FALL       1
I__285/I                             InMux                          0              3764   1066  FALL       1
I__285/O                             InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in0   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_4_LC_21_2_7/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in2
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_4_LC_21_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__208/I                           LocalMux                       0              3455   1066  FALL       1
I__208/O                           LocalMux                     309              3764   1066  FALL       1
I__212/I                           InMux                          0              3764   1066  FALL       1
I__212/O                           InMux                        217              3981   1066  FALL       1
I__213/I                           CascadeMux                     0              3981   1066  FALL       1
I__213/O                           CascadeMux                     0              3981   1066  FALL       1
uart_rx.M_ctr_q_4_LC_21_2_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_3_LC_21_2_6/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in3
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_3_LC_21_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__245/I                           LocalMux                       0              3455   1066  FALL       1
I__245/O                           LocalMux                     309              3764   1066  FALL       1
I__248/I                           InMux                          0              3764   1066  FALL       1
I__248/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_3_LC_21_2_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in0
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__231/I                           LocalMux                       0              3455   1066  FALL       1
I__231/O                           LocalMux                     309              3764   1066  FALL       1
I__234/I                           InMux                          0              3764   1066  FALL       1
I__234/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_3_LC_21_2_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_5_LC_21_2_3/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in0
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_5_LC_21_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__239/I                           LocalMux                       0              3455   1066  FALL       1
I__239/O                           LocalMux                     309              3764   1066  FALL       1
I__241/I                           InMux                          0              3764   1066  FALL       1
I__241/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_6_LC_21_2_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_1_LC_21_2_2/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in3
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_1_LC_21_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__225/I                           LocalMux                       0              3455   1066  FALL       1
I__225/O                           LocalMux                     309              3764   1066  FALL       1
I__228/I                           InMux                          0              3764   1066  FALL       1
I__228/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_1_LC_21_2_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/in1
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__198/I                           LocalMux                       0              3455   1066  FALL       1
I__198/O                           LocalMux                     309              3764   1066  FALL       1
I__202/I                           InMux                          0              3764   1066  FALL       1
I__202/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_0_LC_21_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_20_2_7/lcout
Path End         : reset_cond.M_stage_q_1_LC_20_2_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_20_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_20_2_7/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_20_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__112/I                                LocalMux                       0              3455   1066  FALL       1
I__112/O                                LocalMux                     309              3764   1066  FALL       1
I__113/I                                InMux                          0              3764   1066  FALL       1
I__113/O                                InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_20_2_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_20_2_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_20_2_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_20_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_20_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__121/I                                LocalMux                       0              3455   1066  FALL       1
I__121/O                                LocalMux                     309              3764   1066  FALL       1
I__122/I                                InMux                          0              3764   1066  FALL       1
I__122/O                                InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_20_2_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_20_2_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_20_2_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_20_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_20_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__123/I                                LocalMux                       0              3455   1066  FALL       1
I__123/O                                LocalMux                     309              3764   1066  FALL       1
I__124/I                                InMux                          0              3764   1066  FALL       1
I__124/O                                InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_20_2_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in1
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__198/I                           LocalMux                       0              3455   1066  FALL       1
I__198/O                           LocalMux                     309              3764   1066  FALL       1
I__203/I                           InMux                          0              3764   1066  FALL       1
I__203/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_1_LC_21_2_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in3
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__231/I                           LocalMux                       0              3455   1066  FALL       1
I__231/O                           LocalMux                     309              3764   1066  FALL       1
I__235/I                           InMux                          0              3764   1066  FALL       1
I__235/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_2_LC_21_2_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_5_LC_21_2_3/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in3
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_5_LC_21_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__239/I                           LocalMux                       0              3455   1066  FALL       1
I__239/O                           LocalMux                     309              3764   1066  FALL       1
I__242/I                           InMux                          0              3764   1066  FALL       1
I__242/O                           InMux                        217              3981   1066  FALL       1
uart_rx.M_ctr_q_5_LC_21_2_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in2
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__279/I                             LocalMux                       0              3455   1066  FALL       1
I__279/O                             LocalMux                     309              3764   1066  FALL       1
I__288/I                             InMux                          0              3764   1066  FALL       1
I__288/O                             InMux                        217              3981   1066  FALL       1
I__290/I                             CascadeMux                     0              3981   1066  FALL       1
I__290/O                             CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_21_3_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__304/I                             LocalMux                       0              3455   1066  FALL       1
I__304/O                             LocalMux                     309              3764   1066  FALL       1
I__311/I                             InMux                          0              3764   1066  FALL       1
I__311/O                             InMux                        217              3981   1066  FALL       1
I__314/I                             CascadeMux                     0              3981   1066  FALL       1
I__314/O                             CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in2   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in0
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__324/I                              LocalMux                       0              3455   1066  FALL       1
I__324/O                              LocalMux                     309              3764   1066  FALL       1
I__327/I                              InMux                          0              3764   1066  FALL       1
I__327/O                              InMux                        217              3981   1066  FALL       1
uart_rx.M_newData_q_LC_23_2_1/in0     LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in1
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_22_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__430/I                              LocalMux                       0              3455   1066  FALL       1
I__430/O                              LocalMux                     309              3764   1066  FALL       1
I__435/I                              InMux                          0              3764   1066  FALL       1
I__435/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_state_q_0_LC_21_3_7/in1     LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in2
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__458/I                              LocalMux                       0              3455   1066  FALL       1
I__458/O                              LocalMux                     309              3764   1066  FALL       1
I__461/I                              InMux                          0              3764   1066  FALL       1
I__461/O                              InMux                        217              3981   1066  FALL       1
I__463/I                              CascadeMux                     0              3981   1066  FALL       1
I__463/O                              CascadeMux                     0              3981   1066  FALL       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in1
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_1_LC_23_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__458/I                              LocalMux                       0              3455   1066  FALL       1
I__458/O                              LocalMux                     309              3764   1066  FALL       1
I__462/I                              InMux                          0              3764   1066  FALL       1
I__462/O                              InMux                        217              3981   1066  FALL       1
uart_rx.M_newData_q_LC_23_2_1/in1     LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in2
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__650/I                               LocalMux                       0              3455   1066  FALL       1
I__650/O                               LocalMux                     309              3764   1066  FALL       1
I__660/I                               InMux                          0              3764   1066  FALL       1
I__660/O                               InMux                        217              3981   1066  FALL       1
I__670/I                               CascadeMux                     0              3981   1066  FALL       1
I__670/O                               CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_savedData_q_0_LC_22_3_0/in2  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in0
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__651/I                               LocalMux                       0              3455   1066  FALL       1
I__651/O                               LocalMux                     309              3764   1066  FALL       1
I__661/I                               InMux                          0              3764   1066  FALL       1
I__661/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_1_LC_24_3_5/in0  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in0
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__649/I                               LocalMux                       0              3455   1066  FALL       1
I__649/O                               LocalMux                     309              3764   1066  FALL       1
I__659/I                               InMux                          0              3764   1066  FALL       1
I__659/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_6_LC_23_3_5/in0  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in0
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__651/I                               LocalMux                       0              3455   1066  FALL       1
I__651/O                               LocalMux                     309              3764   1066  FALL       1
I__662/I                               InMux                          0              3764   1066  FALL       1
I__662/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_savedData_q_5_LC_24_3_3/in0  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in2
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__274/I                                   LocalMux                       0              3455   1333  FALL       1
I__274/O                                   LocalMux                     309              3764   1333  FALL       1
I__282/I                                   InMux                          0              3764   1333  FALL       1
I__282/O                                   InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNO_0_0_LC_21_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNO_0_0_LC_21_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__154/I                                   CascadeMux                     0              4248   1333  RISE       1
I__154/O                                   CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/in2          LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__190/I                                       CascadeMux                     0              4248   1333  RISE       1
I__190/O                                       CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in2             LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__276/I                                      LocalMux                       0              3455   1066  FALL       1
I__276/O                                      LocalMux                     309              3764   1066  FALL       1
I__284/I                                      InMux                          0              3764   1333  FALL       1
I__284/O                                      InMux                        217              3981   1333  FALL       1
uart_tx.M_bitCtr_q_RNIMHCR_0_LC_22_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_bitCtr_q_RNIMHCR_0_LC_22_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__299/I                                      CascadeMux                     0              4248   1333  RISE       1
I__299/O                                      CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in2            LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in2
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__365/I                                     LocalMux                       0              3455   1333  FALL       1
I__365/O                                     LocalMux                     309              3764   1333  FALL       1
I__372/I                                     InMux                          0              3764   1333  FALL       1
I__372/O                                     InMux                        217              3981   1333  FALL       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__468/I                                     CascadeMux                     0              4248   1333  RISE       1
I__468/O                                     CascadeMux                     0              4248   1333  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in2           LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in2
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__548/I                                         LocalMux                       0              3455   1333  FALL       1
I__548/O                                         LocalMux                     309              3764   1333  FALL       1
I__553/I                                         InMux                          0              3764   1333  FALL       1
I__553/O                                         InMux                        217              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m20_i_LC_24_3_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m20_i_LC_24_3_2/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__679/I                                         CascadeMux                     0              4248   1333  RISE       1
I__679/O                                         CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/in2            LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in2
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__548/I                                        LocalMux                       0              3455   1333  FALL       1
I__548/O                                        LocalMux                     309              3764   1333  FALL       1
I__554/I                                        InMux                          0              3764   1333  FALL       1
I__554/O                                        InMux                        217              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m9_0_LC_24_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m9_0_LC_24_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__644/I                                        CascadeMux                     0              4248   1333  RISE       1
I__644/O                                        CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/in2           LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_3_LC_23_4_3/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in2
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_3_LC_23_4_3/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__562/I                                         LocalMux                       0              3455   1333  FALL       1
I__562/O                                         LocalMux                     309              3764   1333  FALL       1
I__568/I                                         InMux                          0              3764   1333  FALL       1
I__568/O                                         InMux                        217              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m12_i_LC_23_3_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m12_i_LC_23_3_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__479/I                                         CascadeMux                     0              4248   1333  RISE       1
I__479/O                                         CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/in2            LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_3_LC_23_4_3/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in2
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_3_LC_23_4_3/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__562/I                                         LocalMux                       0              3455   1333  FALL       1
I__562/O                                         LocalMux                     309              3764   1333  FALL       1
I__569/I                                         InMux                          0              3764   1333  FALL       1
I__569/O                                         InMux                        217              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m23_i_LC_23_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m23_i_LC_23_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__484/I                                         CascadeMux                     0              4248   1333  RISE       1
I__484/O                                         CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/in2            LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in2
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__593/I                                         LocalMux                       0              3455   1066  FALL       1
I__593/O                                         LocalMux                     309              3764   1066  FALL       1
I__599/I                                         InMux                          0              3764   1333  FALL       1
I__599/O                                         InMux                        217              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m17_0_LC_23_4_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
greeter.rom.letter_1_6_0__m17_0_LC_23_4_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__513/I                                         CascadeMux                     0              4248   1333  RISE       1
I__513/O                                         CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/in2            LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_6_LC_21_4_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_6_LC_21_4_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1389  FALL       2
I__169/I                                 LocalMux                       0              3455   1389  FALL       1
I__169/O                                 LocalMux                     309              3764   1389  FALL       1
I__171/I                                 InMux                          0              3764   1389  FALL       1
I__171/O                                 InMux                        217              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_21_4_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_21_4_6/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__173/I                                 CascadeMux                     0              4304   1389  RISE       1
I__173/O                                 CascadeMux                     0              4304   1389  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/in2          LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_state_q_1_LC_23_1_5/in2
Capture Clock    : uart_rx.M_state_q_1_LC_23_1_5/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                         LocalMux                       0              3455   1431  FALL       1
I__404/O                                         LocalMux                     309              3764   1431  FALL       1
I__411/I                                         InMux                          0              3764   1431  FALL       1
I__411/O                                         InMux                        217              3981   1431  FALL       1
uart_rx.M_state_q_ns_1_0__m22_0_LC_23_1_4/in0    LogicCell40_SEQ_MODE_0000      0              3981   1431  FALL       1
uart_rx.M_state_q_ns_1_0__m22_0_LC_23_1_4/ltout  LogicCell40_SEQ_MODE_0000    365              4346   1431  RISE       1
I__328/I                                         CascadeMux                     0              4346   1431  RISE       1
I__328/O                                         CascadeMux                     0              4346   1431  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/in2                LogicCell40_SEQ_MODE_1000      0              4346   1431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in2
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__646/I                                 LocalMux                       0              3455   1431  FALL       1
I__646/O                                 LocalMux                     309              3764   1431  FALL       1
I__653/I                                 InMux                          0              3764   1431  FALL       1
I__653/O                                 InMux                        217              3981   1431  FALL       1
greeter.M_state_q_RNO_2_LC_23_2_5/in0    LogicCell40_SEQ_MODE_0000      0              3981   1431  FALL       1
greeter.M_state_q_RNO_2_LC_23_2_5/ltout  LogicCell40_SEQ_MODE_0000    365              4346   1431  RISE       1
I__444/I                                 CascadeMux                     0              4346   1431  RISE       1
I__444/O                                 CascadeMux                     0              4346   1431  RISE       1
greeter.M_state_q_LC_23_2_6/in2          LogicCell40_SEQ_MODE_1000      0              4346   1431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_2_LC_23_3_7/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in1
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_2_LC_23_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       2
I__474/I                                 Odrv4                          0              3455   1438  FALL       1
I__474/O                                 Odrv4                        372              3827   1438  FALL       1
I__476/I                                 LocalMux                       0              3827   1438  FALL       1
I__476/O                                 LocalMux                     309              4136   1438  FALL       1
I__478/I                                 InMux                          0              4136   1438  FALL       1
I__478/O                                 InMux                        217              4353   1438  FALL       1
uart_tx.M_savedData_q_2_LC_23_3_7/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_6_LC_21_2_4/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in2
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_6_LC_21_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__215/I                           Odrv4                          0              3455   1438  FALL       1
I__215/O                           Odrv4                        372              3827   1438  FALL       1
I__218/I                           LocalMux                       0              3827   1438  FALL       1
I__218/O                           LocalMux                     309              4136   1438  FALL       1
I__220/I                           InMux                          0              4136   1438  FALL       1
I__220/O                           InMux                        217              4353   1438  FALL       1
I__221/I                           CascadeMux                     0              4353   1438  FALL       1
I__221/O                           CascadeMux                     0              4353   1438  FALL       1
uart_rx.M_ctr_q_6_LC_21_2_4/in2    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in0
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       5
I__383/I                                Odrv4                          0              3455   1438  FALL       1
I__383/O                                Odrv4                        372              3827   1438  FALL       1
I__385/I                                LocalMux                       0              3827   1438  FALL       1
I__385/O                                LocalMux                     309              4136   1438  FALL       1
I__389/I                                InMux                          0              4136   1438  FALL       1
I__389/O                                InMux                        217              4353   1438  FALL       1
uart_tx.M_state_q_0_LC_21_3_7/in0       LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in3
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__278/I                             Odrv4                          0              3455   1438  FALL       1
I__278/O                             Odrv4                        372              3827   1438  FALL       1
I__287/I                             LocalMux                       0              3827   1438  FALL       1
I__287/O                             LocalMux                     309              4136   1438  FALL       1
I__289/I                             InMux                          0              4136   1438  FALL       1
I__289/O                             InMux                        217              4353   1438  FALL       1
uart_tx.M_txReg_q_LC_22_1_2/in3      LogicCell40_SEQ_MODE_1001      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in0
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       5
I__384/I                                Odrv4                          0              3455   1438  FALL       1
I__384/O                                Odrv4                        372              3827   1438  FALL       1
I__386/I                                LocalMux                       0              3827   1438  FALL       1
I__386/O                                LocalMux                     309              4136   1438  FALL       1
I__391/I                                InMux                          0              4136   1438  FALL       1
I__391/O                                InMux                        217              4353   1438  FALL       1
greeter.M_state_q_LC_23_2_6/in0         LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in3
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       5
I__383/I                                Odrv4                          0              3455   1438  FALL       1
I__383/O                                Odrv4                        372              3827   1438  FALL       1
I__385/I                                LocalMux                       0              3827   1438  FALL       1
I__385/O                                LocalMux                     309              4136   1438  FALL       1
I__390/I                                InMux                          0              4136   1438  FALL       1
I__390/O                                InMux                        217              4353   1438  FALL       1
uart_tx.M_state_q_1_LC_21_3_2/in3       LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in0
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__648/I                           Odrv4                          0              3455   1438  FALL       1
I__648/O                           Odrv4                        372              3827   1438  FALL       1
I__656/I                           LocalMux                       0              3827   1438  FALL       1
I__656/O                           LocalMux                     309              4136   1438  FALL       1
I__665/I                           InMux                          0              4136   1438  FALL       1
I__665/O                           InMux                        217              4353   1438  FALL       1
greeter.M_count_q_0_LC_23_4_0/in0  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in0
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__648/I                           Odrv4                          0              3455   1438  FALL       1
I__648/O                           Odrv4                        372              3827   1438  FALL       1
I__657/I                           LocalMux                       0              3827   1438  FALL       1
I__657/O                           LocalMux                     309              4136   1438  FALL       1
I__668/I                           InMux                          0              4136   1438  FALL       1
I__668/O                           InMux                        217              4353   1438  FALL       1
greeter.M_count_q_1_LC_23_4_1/in0  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in0
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__648/I                           Odrv4                          0              3455   1438  FALL       1
I__648/O                           Odrv4                        372              3827   1438  FALL       1
I__656/I                           LocalMux                       0              3827   1438  FALL       1
I__656/O                           LocalMux                     309              4136   1438  FALL       1
I__666/I                           InMux                          0              4136   1438  FALL       1
I__666/O                           InMux                        217              4353   1438  FALL       1
greeter.M_count_q_2_LC_23_4_2/in0  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in1
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__648/I                           Odrv4                          0              3455   1438  FALL       1
I__648/O                           Odrv4                        372              3827   1438  FALL       1
I__656/I                           LocalMux                       0              3827   1438  FALL       1
I__656/O                           LocalMux                     309              4136   1438  FALL       1
I__667/I                           InMux                          0              4136   1438  FALL       1
I__667/O                           InMux                        217              4353   1438  FALL       1
greeter.M_count_q_3_LC_23_4_3/in1  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in0
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__648/I                               Odrv4                          0              3455   1438  FALL       1
I__648/O                               Odrv4                        372              3827   1438  FALL       1
I__657/I                               LocalMux                       0              3827   1438  FALL       1
I__657/O                               LocalMux                     309              4136   1438  FALL       1
I__669/I                               InMux                          0              4136   1438  FALL       1
I__669/O                               InMux                        217              4353   1438  FALL       1
uart_tx.M_savedData_q_4_LC_23_4_7/in0  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_22_4_5/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_22_4_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__250/I                                    LocalMux                       0              3455   1529  FALL       1
I__250/O                                    LocalMux                     309              3764   1529  FALL       1
I__252/I                                    InMux                          0              3764   1529  FALL       1
I__252/O                                    InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__181/I                                    InMux                          0              4227   1529  FALL       1
I__181/O                                    InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_3_LC_21_4_3/in3             LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : greeter.M_count_q_3_LC_23_4_3/in3
Capture Clock    : greeter.M_count_q_3_LC_23_4_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__593/I                                LocalMux                       0              3455   1066  FALL       1
I__593/O                                LocalMux                     309              3764   1066  FALL       1
I__600/I                                InMux                          0              3764   1066  FALL       1
I__600/O                                InMux                        217              3981   1066  FALL       1
greeter.M_count_q_2_LC_23_4_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
greeter.M_count_q_2_LC_23_4_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__471/I                                InMux                          0              4227   1529  FALL       1
I__471/O                                InMux                        217              4444   1529  FALL       1
greeter.M_count_q_3_LC_23_4_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_3_LC_23_4_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_1_LC_23_4_1/lcout
Path End         : greeter.M_count_q_2_LC_23_4_2/in3
Capture Clock    : greeter.M_count_q_2_LC_23_4_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_1_LC_23_4_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__580/I                                LocalMux                       0              3455   1066  FALL       1
I__580/O                                LocalMux                     309              3764   1066  FALL       1
I__589/I                                InMux                          0              3764   1066  FALL       1
I__589/O                                InMux                        217              3981   1066  FALL       1
greeter.M_count_q_1_LC_23_4_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
greeter.M_count_q_1_LC_23_4_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__472/I                                InMux                          0              4227   1529  FALL       1
I__472/O                                InMux                        217              4444   1529  FALL       1
greeter.M_count_q_2_LC_23_4_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : greeter.M_count_q_1_LC_23_4_1/in3
Capture Clock    : greeter.M_count_q_1_LC_23_4_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__551/I                                LocalMux                       0              3455   1066  FALL       1
I__551/O                                LocalMux                     309              3764   1066  FALL       1
I__560/I                                InMux                          0              3764   1066  FALL       1
I__560/O                                InMux                        217              3981   1066  FALL       1
greeter.M_count_q_0_LC_23_4_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
greeter.M_count_q_0_LC_23_4_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__473/I                                InMux                          0              4227   1529  FALL       1
I__473/O                                InMux                        217              4444   1529  FALL       1
greeter.M_count_q_1_LC_23_4_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_1_LC_23_4_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_21_4_3/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_21_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__183/I                              LocalMux                       0              3455   1066  FALL       1
I__183/O                              LocalMux                     309              3764   1066  FALL       1
I__185/I                              InMux                          0              3764   1066  FALL       1
I__185/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_21_4_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_3_LC_21_4_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__176/I                              InMux                          0              4227   1529  FALL       1
I__176/O                              InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_4_LC_21_4_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__145/I                              LocalMux                       0              3455   1066  FALL       1
I__145/O                              LocalMux                     309              3764   1066  FALL       1
I__147/I                              InMux                          0              3764   1066  FALL       1
I__147/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__140/I                              InMux                          0              4227   1529  FALL       1
I__140/O                              InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_1_LC_21_4_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_rx.M_state_q_1_LC_23_1_5/in3
Capture Clock    : uart_rx.M_state_q_1_LC_23_1_5/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       5
I__384/I                                Odrv4                          0              3455   1438  FALL       1
I__384/O                                Odrv4                        372              3827   1438  FALL       1
I__388/I                                Span4Mux_s1_v                  0              3827   1634  FALL       1
I__388/O                                Span4Mux_s1_v                196              4023   1634  FALL       1
I__393/I                                LocalMux                       0              4023   1634  FALL       1
I__393/O                                LocalMux                     309              4332   1634  FALL       1
I__395/I                                InMux                          0              4332   1634  FALL       1
I__395/O                                InMux                        217              4549   1634  FALL       1
uart_rx.M_state_q_1_LC_23_1_5/in3       LogicCell40_SEQ_MODE_1000      0              4549   1634  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_rxd_q_LC_26_1_2/lcout
Path End         : uart_rx.M_savedData_q_7_LC_24_2_1/in3
Capture Clock    : uart_rx.M_savedData_q_7_LC_24_2_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__530/I                                          ClkMux                         0              2607  RISE       1
I__530/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_rxd_q_LC_26_1_2/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1746  FALL       3
I__532/I                               Odrv4                          0              3455   1753  FALL       1
I__532/O                               Odrv4                        372              3827   1753  FALL       1
I__535/I                               Span4Mux_h                     0              3827   1753  FALL       1
I__535/O                               Span4Mux_h                   316              4143   1753  FALL       1
I__538/I                               LocalMux                       0              4143   1753  FALL       1
I__538/O                               LocalMux                     309              4451   1753  FALL       1
I__541/I                               InMux                          0              4451   1753  FALL       1
I__541/O                               InMux                        217              4669   1753  FALL       1
uart_rx.M_savedData_q_7_LC_24_2_1/in3  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in2
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout                LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                           Odrv4                          0              3455   1760  FALL       1
I__363/O                                           Odrv4                        372              3827   1760  FALL       1
I__370/I                                           LocalMux                       0              3827   1760  FALL       1
I__370/O                                           LocalMux                     309              4136   1760  FALL       1
I__378/I                                           InMux                          0              4136   1760  FALL       1
I__378/O                                           InMux                        217              4353   1760  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_0_LC_23_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4353   1760  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_0_LC_23_3_1/ltout  LogicCell40_SEQ_MODE_0000    323              4676   1760  RISE       1
I__382/I                                           CascadeMux                     0              4676   1760  RISE       1
I__382/O                                           CascadeMux                     0              4676   1760  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/in2                  LogicCell40_SEQ_MODE_1000      0              4676   1760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_20_2_5/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in0
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_20_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       5
I__384/I                                Odrv4                          0              3455   1438  FALL       1
I__384/O                                Odrv4                        372              3827   1438  FALL       1
I__387/I                                Span4Mux_v                     0              3827   1809  FALL       1
I__387/O                                Span4Mux_v                   372              4199   1809  FALL       1
I__392/I                                LocalMux                       0              4199   1809  FALL       1
I__392/O                                LocalMux                     309              4507   1809  FALL       1
I__394/I                                InMux                          0              4507   1809  FALL       1
I__394/O                                InMux                        217              4725   1809  FALL       1
uart_rx.M_state_q_0_LC_23_3_2/in0       LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in2
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__647/I                               Odrv4                          0              3455   1809  FALL       1
I__647/O                               Odrv4                        372              3827   1809  FALL       1
I__655/I                               Span4Mux_v                     0              3827   1809  FALL       1
I__655/O                               Span4Mux_v                   372              4199   1809  FALL       1
I__664/I                               LocalMux                       0              4199   1809  FALL       1
I__664/O                               LocalMux                     309              4507   1809  FALL       1
I__672/I                               InMux                          0              4507   1809  FALL       1
I__672/O                               InMux                        217              4725   1809  FALL       1
I__674/I                               CascadeMux                     0              4725   1809  FALL       1
I__674/O                               CascadeMux                     0              4725   1809  FALL       1
uart_tx.M_savedData_q_3_LC_22_4_0/in2  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in1
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__365/I                                     LocalMux                       0              3455   1333  FALL       1
I__365/O                                     LocalMux                     309              3764   1333  FALL       1
I__372/I                                     InMux                          0              3764   1333  FALL       1
I__372/O                                     InMux                        217              3981   1333  FALL       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_rx.M_state_q_RNIHM1R_0_LC_23_2_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__321/I                                     LocalMux                       0              4269   1880  FALL       1
I__321/O                                     LocalMux                     309              4577   1880  FALL       1
I__322/I                                     InMux                          0              4577   1880  FALL       1
I__322/O                                     InMux                        217              4795   1880  FALL       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in1           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in2
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__611/I                                       LocalMux                       0              4269   1880  FALL       1
I__611/O                                       LocalMux                     309              4577   1880  FALL       1
I__620/I                                       InMux                          0              4577   1880  FALL       1
I__620/O                                       InMux                        217              4795   1880  FALL       1
I__637/I                                       CascadeMux                     0              4795   1880  FALL       1
I__637/O                                       CascadeMux                     0              4795   1880  FALL       1
greeter.M_count_q_0_LC_23_4_0/in2              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_state_q_1_LC_21_3_2/in0
Capture Clock    : uart_tx.M_state_q_1_LC_21_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__349/I                                    LocalMux                       0              4269   1880  FALL       1
I__349/O                                    LocalMux                     309              4577   1880  FALL       1
I__354/I                                    InMux                          0              4577   1880  FALL       1
I__354/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_1_LC_21_3_2/in0           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_0_LC_21_2_0/lcout
Path End         : uart_rx.M_bitCtr_q_0_LC_23_2_4/in3
Capture Clock    : uart_rx.M_bitCtr_q_0_LC_23_2_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_0_LC_21_2_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__197/I                                    LocalMux                       0              3455   1880  FALL       1
I__197/O                                    LocalMux                     309              3764   1880  FALL       1
I__199/I                                    InMux                          0              3764   1880  FALL       1
I__199/O                                    InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNILBSE3_6_LC_22_2_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       4
I__452/I                                    LocalMux                       0              4269   1880  FALL       1
I__452/O                                    LocalMux                     309              4577   1880  FALL       1
I__456/I                                    InMux                          0              4577   1880  FALL       1
I__456/O                                    InMux                        217              4795   1880  FALL       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/in3          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_0_LC_23_2_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_4_LC_21_2_7/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in2
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_4_LC_21_2_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__207/I                                    LocalMux                       0              3455   1880  FALL       1
I__207/O                                    LocalMux                     309              3764   1880  FALL       1
I__211/I                                    InMux                          0              3764   1880  FALL       1
I__211/O                                    InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__134/I                                    LocalMux                       0              4269   1880  FALL       1
I__134/O                                    LocalMux                     309              4577   1880  FALL       1
I__135/I                                    InMux                          0              4577   1880  FALL       1
I__135/O                                    InMux                        217              4795   1880  FALL       1
I__137/I                                    CascadeMux                     0              4795   1880  FALL       1
I__137/O                                    CascadeMux                     0              4795   1880  FALL       1
uart_rx.M_ctr_q_5_LC_21_2_3/in2             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_4_LC_21_2_7/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in1
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_4_LC_21_2_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__207/I                                    LocalMux                       0              3455   1880  FALL       1
I__207/O                                    LocalMux                     309              3764   1880  FALL       1
I__211/I                                    InMux                          0              3764   1880  FALL       1
I__211/O                                    InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNIAC6F2_4_LC_21_1_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__134/I                                    LocalMux                       0              4269   1880  FALL       1
I__134/O                                    LocalMux                     309              4577   1880  FALL       1
I__136/I                                    InMux                          0              4577   1880  FALL       1
I__136/O                                    InMux                        217              4795   1880  FALL       1
uart_rx.M_ctr_q_6_LC_21_2_4/in1             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_1_LC_21_2_2/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in1
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_1_LC_21_2_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__224/I                                   LocalMux                       0              3455   1880  FALL       1
I__224/O                                   LocalMux                     309              3764   1880  FALL       1
I__227/I                                   InMux                          0              3764   1880  FALL       1
I__227/O                                   InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       4
I__158/I                                   LocalMux                       0              4269   1880  FALL       1
I__158/O                                   LocalMux                     309              4577   1880  FALL       1
I__160/I                                   InMux                          0              4577   1880  FALL       1
I__160/O                                   InMux                        217              4795   1880  FALL       1
uart_rx.M_ctr_q_2_LC_21_2_5/in1            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_1_LC_21_2_2/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in1
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_1_LC_21_2_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__224/I                                   LocalMux                       0              3455   1880  FALL       1
I__224/O                                   LocalMux                     309              3764   1880  FALL       1
I__227/I                                   InMux                          0              3764   1880  FALL       1
I__227/O                                   InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       4
I__158/I                                   LocalMux                       0              4269   1880  FALL       1
I__158/O                                   LocalMux                     309              4577   1880  FALL       1
I__161/I                                   InMux                          0              4577   1880  FALL       1
I__161/O                                   InMux                        217              4795   1880  FALL       1
uart_rx.M_ctr_q_4_LC_21_2_7/in1            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_1_LC_21_2_2/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in2
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_1_LC_21_2_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__224/I                                   LocalMux                       0              3455   1880  FALL       1
I__224/O                                   LocalMux                     309              3764   1880  FALL       1
I__227/I                                   InMux                          0              3764   1880  FALL       1
I__227/O                                   InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI1LLV_1_LC_22_2_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       4
I__158/I                                   LocalMux                       0              4269   1880  FALL       1
I__158/O                                   LocalMux                     309              4577   1880  FALL       1
I__162/I                                   InMux                          0              4577   1880  FALL       1
I__162/O                                   InMux                        217              4795   1880  FALL       1
I__163/I                                   CascadeMux                     0              4795   1880  FALL       1
I__163/O                                   CascadeMux                     0              4795   1880  FALL       1
uart_rx.M_ctr_q_3_LC_21_2_6/in2            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_ctr_q_2_LC_21_2_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in3
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_ctr_q_2_LC_21_2_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__230/I                                   LocalMux                       0              3455   1880  FALL       1
I__230/O                                   LocalMux                     309              3764   1880  FALL       1
I__233/I                                   InMux                          0              3764   1880  FALL       1
I__233/O                                   InMux                        217              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI5PLV_3_LC_21_1_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_ctr_q_RNI5PLV_3_LC_21_1_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__125/I                                   LocalMux                       0              4269   1880  FALL       1
I__125/O                                   LocalMux                     309              4577   1880  FALL       1
I__126/I                                   InMux                          0              4577   1880  FALL       1
I__126/O                                   InMux                        217              4795   1880  FALL       1
uart_rx.M_ctr_q_4_LC_21_2_7/in3            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_22_3_2/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_22_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__260/I                                       LocalMux                       0              3455   1880  FALL       1
I__260/O                                       LocalMux                     309              3764   1880  FALL       1
I__266/I                                       InMux                          0              3764   1880  FALL       1
I__266/O                                       InMux                        217              3981   1880  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__186/I                                       LocalMux                       0              4269   1880  FALL       1
I__186/O                                       LocalMux                     309              4577   1880  FALL       1
I__188/I                                       InMux                          0              4577   1880  FALL       1
I__188/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_22_3_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_state_q_0_LC_21_3_7/in3
Capture Clock    : uart_tx.M_state_q_0_LC_21_3_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__260/I                                       LocalMux                       0              3455   1880  FALL       1
I__260/O                                       LocalMux                     309              3764   1880  FALL       1
I__266/I                                       InMux                          0              3764   1880  FALL       1
I__266/O                                       InMux                        217              3981   1880  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_bitCtr_q_RNIR97K3_1_LC_21_3_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__187/I                                       LocalMux                       0              4269   1880  FALL       1
I__187/O                                       LocalMux                     309              4577   1880  FALL       1
I__189/I                                       InMux                          0              4577   1880  FALL       1
I__189/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_0_LC_21_3_7/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__274/I                                     LocalMux                       0              3455   1333  FALL       1
I__274/O                                     LocalMux                     309              3764   1333  FALL       1
I__280/I                                     InMux                          0              3764   1880  FALL       1
I__280/O                                     InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__149/I                                     LocalMux                       0              4269   1880  FALL       1
I__149/O                                     LocalMux                     309              4577   1880  FALL       1
I__151/I                                     InMux                          0              4577   1880  FALL       1
I__151/O                                     InMux                        217              4795   1880  FALL       1
I__153/I                                     CascadeMux                     0              4795   1880  FALL       1
I__153/O                                     CascadeMux                     0              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/in2              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__274/I                                     LocalMux                       0              3455   1333  FALL       1
I__274/O                                     LocalMux                     309              3764   1333  FALL       1
I__280/I                                     InMux                          0              3764   1880  FALL       1
I__280/O                                     InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_0_LC_21_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__150/I                                     LocalMux                       0              4269   1880  FALL       1
I__150/O                                     LocalMux                     309              4577   1880  FALL       1
I__152/I                                     InMux                          0              4577   1880  FALL       1
I__152/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout
Path End         : uart_rx.M_state_q_0_LC_23_3_2/in3
Capture Clock    : uart_rx.M_state_q_0_LC_23_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_bitCtr_q_2_LC_23_2_0/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__323/I                                              LocalMux                       0              3455   1880  FALL       1
I__323/O                                              LocalMux                     309              3764   1880  FALL       1
I__325/I                                              InMux                          0              3764   1880  FALL       1
I__325/O                                              InMux                        217              3981   1880  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_a2_1_LC_22_2_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_rx.M_state_q_ns_1_0__m19_0_a2_1_LC_22_2_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__380/I                                              LocalMux                       0              4269   1880  FALL       1
I__380/O                                              LocalMux                     309              4577   1880  FALL       1
I__381/I                                              InMux                          0              4577   1880  FALL       1
I__381/O                                              InMux                        217              4795   1880  FALL       1
uart_rx.M_state_q_0_LC_23_3_2/in3                     LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__350/I                                    LocalMux                       0              4269   1880  FALL       1
I__350/O                                    LocalMux                     309              4577   1880  FALL       1
I__355/I                                    InMux                          0              4577   1880  FALL       1
I__355/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__351/I                                    LocalMux                       0              4269   1880  FALL       1
I__351/O                                    LocalMux                     309              4577   1880  FALL       1
I__357/I                                    InMux                          0              4577   1880  FALL       1
I__357/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_6_LC_21_4_7/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__352/I                                    LocalMux                       0              4269   1880  FALL       1
I__352/O                                    LocalMux                     309              4577   1880  FALL       1
I__358/I                                    InMux                          0              4577   1880  FALL       1
I__358/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_2_LC_22_4_5/in1             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_22_3_5/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_22_3_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__350/I                                    LocalMux                       0              4269   1880  FALL       1
I__350/O                                    LocalMux                     309              4577   1880  FALL       1
I__356/I                                    InMux                          0              4577   1880  FALL       1
I__356/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_22_3_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_21_4_0/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_21_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                                    LocalMux                       0              3455   1880  FALL       1
I__146/O                                    LocalMux                     309              3764   1880  FALL       1
I__148/I                                    InMux                          0              3764   1880  FALL       1
I__148/O                                    InMux                        217              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_0_LC_21_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__352/I                                    LocalMux                       0              4269   1880  FALL       1
I__352/O                                    LocalMux                     309              4577   1880  FALL       1
I__359/I                                    InMux                          0              4577   1880  FALL       1
I__359/O                                    InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_5_LC_22_4_7/in1             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_savedData_q_1_LC_24_2_5/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in1
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_savedData_q_1_LC_24_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__489/I                                 LocalMux                       0              3455   1880  FALL       1
I__489/O                                 LocalMux                     309              3764   1880  FALL       1
I__491/I                                 InMux                          0              3764   1880  FALL       1
I__491/O                                 InMux                        217              3981   1880  FALL       1
greeter.M_state_q_RNO_0_LC_23_2_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
greeter.M_state_q_RNO_0_LC_23_2_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__436/I                                 LocalMux                       0              4269   1880  FALL       1
I__436/O                                 LocalMux                     309              4577   1880  FALL       1
I__437/I                                 InMux                          0              4577   1880  FALL       1
I__437/O                                 InMux                        217              4795   1880  FALL       1
greeter.M_state_q_LC_23_2_6/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_0_LC_23_4_0/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_0_LC_23_4_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__550/I                                         LocalMux                       0              3455   1431  FALL       1
I__550/O                                         LocalMux                     309              3764   1431  FALL       1
I__558/I                                         InMux                          0              3764   1880  FALL       1
I__558/O                                         InMux                        217              3981   1880  FALL       1
greeter.rom.letter_1_6_0__m14_0_LC_23_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
greeter.rom.letter_1_6_0__m14_0_LC_23_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__469/I                                         LocalMux                       0              4269   1880  FALL       1
I__469/O                                         LocalMux                     309              4577   1880  FALL       1
I__470/I                                         InMux                          0              4577   1880  FALL       1
I__470/O                                         InMux                        217              4795   1880  FALL       1
uart_tx.M_savedData_q_3_LC_22_4_0/in3            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_count_q_2_LC_23_4_2/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in0
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_2_LC_23_4_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_count_q_2_LC_23_4_2/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__592/I                                        LocalMux                       0              3455   1375  FALL       1
I__592/O                                        LocalMux                     309              3764   1375  FALL       1
I__595/I                                        InMux                          0              3764   1880  FALL       1
I__595/O                                        InMux                        217              3981   1880  FALL       1
greeter.rom.letter_1_6_0__m5_0_LC_23_3_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
greeter.rom.letter_1_6_0__m5_0_LC_23_3_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__360/I                                        LocalMux                       0              4269   1880  FALL       1
I__360/O                                        LocalMux                     309              4577   1880  FALL       1
I__361/I                                        InMux                          0              4577   1880  FALL       1
I__361/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_savedData_q_0_LC_22_3_0/in0           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_0_LC_21_4_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_21_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__614/I                                       LocalMux                       0              4269   1880  FALL       1
I__614/O                                       LocalMux                     309              4577   1880  FALL       1
I__625/I                                       InMux                          0              4577   1880  FALL       1
I__625/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_21_4_0/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_21_4_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_3_LC_21_4_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_21_4_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__615/I                                       LocalMux                       0              4269   1880  FALL       1
I__615/O                                       LocalMux                     309              4577   1880  FALL       1
I__628/I                                       InMux                          0              4577   1880  FALL       1
I__628/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_3_LC_21_4_3/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_21_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_22_3_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_22_3_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__616/I                                       LocalMux                       0              4269   1880  FALL       1
I__616/O                                       LocalMux                     309              4577   1880  FALL       1
I__630/I                                       InMux                          0              4577   1880  FALL       1
I__630/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/in0             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__617/I                                       LocalMux                       0              4269   1880  FALL       1
I__617/O                                       LocalMux                     309              4577   1880  FALL       1
I__632/I                                       InMux                          0              4577   1880  FALL       1
I__632/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_2_LC_22_4_5/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : greeter.M_count_q_0_LC_23_4_0/in3
Capture Clock    : greeter.M_count_q_0_LC_23_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__618/I                                       LocalMux                       0              4269   1880  FALL       1
I__618/O                                       LocalMux                     309              4577   1880  FALL       1
I__635/I                                       InMux                          0              4577   1880  FALL       1
I__635/O                                       InMux                        217              4795   1880  FALL       1
greeter.M_count_q_0_LC_23_4_0/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
greeter.M_count_q_0_LC_23_4_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_4_LC_23_4_7/in1
Capture Clock    : uart_tx.M_savedData_q_4_LC_23_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__611/I                                       LocalMux                       0              4269   1880  FALL       1
I__611/O                                       LocalMux                     309              4577   1880  FALL       1
I__621/I                                       InMux                          0              4577   1880  FALL       1
I__621/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_savedData_q_4_LC_23_4_7/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__528/I                                          ClkMux                         0              2607  RISE       1
I__528/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_23_4_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_4_LC_21_4_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_21_4_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__614/I                                       LocalMux                       0              4269   1880  FALL       1
I__614/O                                       LocalMux                     309              4577   1880  FALL       1
I__626/I                                       InMux                          0              4577   1880  FALL       1
I__626/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_4_LC_21_4_4/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_21_4_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__614/I                                       LocalMux                       0              4269   1880  FALL       1
I__614/O                                       LocalMux                     309              4577   1880  FALL       1
I__627/I                                       InMux                          0              4577   1880  FALL       1
I__627/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_6_LC_21_4_7/in1                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_1_LC_21_4_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_21_4_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__615/I                                       LocalMux                       0              4269   1880  FALL       1
I__615/O                                       LocalMux                     309              4577   1880  FALL       1
I__629/I                                       InMux                          0              4577   1880  FALL       1
I__629/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_1_LC_21_4_1/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_21_4_1/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_0_LC_22_3_0/in1
Capture Clock    : uart_tx.M_savedData_q_0_LC_22_3_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__616/I                                       LocalMux                       0              4269   1880  FALL       1
I__616/O                                       LocalMux                     309              4577   1880  FALL       1
I__631/I                                       InMux                          0              4577   1880  FALL       1
I__631/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_savedData_q_0_LC_22_3_0/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_22_3_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__617/I                                       LocalMux                       0              4269   1880  FALL       1
I__617/O                                       LocalMux                     309              4577   1880  FALL       1
I__633/I                                       InMux                          0              4577   1880  FALL       1
I__633/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_5_LC_22_4_7/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_3_LC_22_4_0/in1
Capture Clock    : uart_tx.M_savedData_q_3_LC_22_4_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__617/I                                       LocalMux                       0              4269   1880  FALL       1
I__617/O                                       LocalMux                     309              4577   1880  FALL       1
I__634/I                                       InMux                          0              4577   1880  FALL       1
I__634/O                                       InMux                        217              4795   1880  FALL       1
uart_tx.M_savedData_q_3_LC_22_4_0/in1          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_22_4_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__302/I                                       LocalMux                       0              3455   1066  FALL       1
I__302/O                                       LocalMux                     309              3764   1066  FALL       1
I__306/I                                       InMux                          0              3764   1943  FALL       1
I__306/O                                       InMux                        217              3981   1943  FALL       1
I__312/I                                       CascadeMux                     0              3981   1943  FALL       1
I__312/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__338/I                                       LocalMux                       0              4332   1943  FALL       1
I__338/O                                       LocalMux                     309              4640   1943  FALL       1
I__341/I                                       InMux                          0              4640   1943  FALL       1
I__341/O                                       InMux                        217              4858   1943  FALL       1
I__345/I                                       CascadeMux                     0              4858   1943  FALL       1
I__345/O                                       CascadeMux                     0              4858   1943  FALL       1
uart_tx.M_ctr_q_2_LC_22_4_5/in2                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__302/I                                       LocalMux                       0              3455   1066  FALL       1
I__302/O                                       LocalMux                     309              3764   1066  FALL       1
I__306/I                                       InMux                          0              3764   1943  FALL       1
I__306/O                                       InMux                        217              3981   1943  FALL       1
I__312/I                                       CascadeMux                     0              3981   1943  FALL       1
I__312/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__338/I                                       LocalMux                       0              4332   1943  FALL       1
I__338/O                                       LocalMux                     309              4640   1943  FALL       1
I__342/I                                       InMux                          0              4640   1943  FALL       1
I__342/O                                       InMux                        217              4858   1943  FALL       1
I__346/I                                       CascadeMux                     0              4858   1943  FALL       1
I__346/O                                       CascadeMux                     0              4858   1943  FALL       1
uart_tx.M_ctr_q_5_LC_22_4_7/in2                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_1_LC_23_2_3/in3
Capture Clock    : uart_rx.M_bitCtr_q_1_LC_23_2_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                       LocalMux                       0              3455   1943  FALL       1
I__406/O                                       LocalMux                     309              3764   1943  FALL       1
I__414/I                                       InMux                          0              3764   1943  FALL       1
I__414/O                                       InMux                        217              3981   1943  FALL       1
I__419/I                                       CascadeMux                     0              3981   1943  FALL       1
I__419/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__464/I                                       LocalMux                       0              4332   1943  FALL       1
I__464/O                                       LocalMux                     309              4640   1943  FALL       1
I__465/I                                       InMux                          0              4640   1943  FALL       1
I__465/O                                       InMux                        217              4858   1943  FALL       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/in3             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_1_LC_23_2_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_bitCtr_q_2_LC_23_2_0/in0
Capture Clock    : uart_rx.M_bitCtr_q_2_LC_23_2_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                       LocalMux                       0              3455   1943  FALL       1
I__406/O                                       LocalMux                     309              3764   1943  FALL       1
I__414/I                                       InMux                          0              3764   1943  FALL       1
I__414/O                                       InMux                        217              3981   1943  FALL       1
I__419/I                                       CascadeMux                     0              3981   1943  FALL       1
I__419/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__464/I                                       LocalMux                       0              4332   1943  FALL       1
I__464/O                                       LocalMux                     309              4640   1943  FALL       1
I__466/I                                       InMux                          0              4640   1943  FALL       1
I__466/O                                       InMux                        217              4858   1943  FALL       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/in0             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_bitCtr_q_2_LC_23_2_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_newData_q_LC_23_2_1/in3
Capture Clock    : uart_rx.M_newData_q_LC_23_2_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                       LocalMux                       0              3455   1943  FALL       1
I__406/O                                       LocalMux                     309              3764   1943  FALL       1
I__414/I                                       InMux                          0              3764   1943  FALL       1
I__414/O                                       InMux                        217              3981   1943  FALL       1
I__419/I                                       CascadeMux                     0              3981   1943  FALL       1
I__419/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_rx.M_bitCtr_q_RNI578A4_0_LC_22_2_3/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       3
I__464/I                                       LocalMux                       0              4332   1943  FALL       1
I__464/O                                       LocalMux                     309              4640   1943  FALL       1
I__467/I                                       InMux                          0              4640   1943  FALL       1
I__467/O                                       InMux                        217              4858   1943  FALL       1
uart_rx.M_newData_q_LC_23_2_1/in3              LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_newData_q_LC_23_2_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_22_4_7/lcout
Path End         : uart_tx.M_ctr_q_5_LC_22_4_7/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_22_4_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_22_4_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1795  FALL       2
I__331/I                                 LocalMux                       0              3455   1795  FALL       1
I__331/O                                 LocalMux                     309              3764   1795  FALL       1
I__333/I                                 InMux                          0              3764   1795  FALL       1
I__333/O                                 InMux                        217              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/in1    LogicCell40_SEQ_MODE_0000      0              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_21_4_5/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__335/I                                 LocalMux                       0              4360   1971  FALL       1
I__335/O                                 LocalMux                     309              4669   1971  FALL       1
I__336/I                                 InMux                          0              4669   1971  FALL       1
I__336/O                                 InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_5_LC_22_4_7/in3          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_22_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_22_4_5/lcout
Path End         : uart_tx.M_ctr_q_2_LC_22_4_5/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_22_4_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_22_4_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__250/I                                 LocalMux                       0              3455   1529  FALL       1
I__250/O                                 LocalMux                     309              3764   1529  FALL       1
I__252/I                                 InMux                          0              3764   1529  FALL       1
I__252/O                                 InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_21_4_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__254/I                                 LocalMux                       0              4360   1971  FALL       1
I__254/O                                 LocalMux                     309              4669   1971  FALL       1
I__255/I                                 InMux                          0              4669   1971  FALL       1
I__255/O                                 InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_2_LC_22_4_5/in3          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__525/I                                          ClkMux                         0              2607  RISE       1
I__525/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_22_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/in2
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Hold Constraint  : 0p
Path slack       : 2055p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/ltout  LogicCell40_SEQ_MODE_0000    365              4970   2055  RISE       1
I__138/I                                      CascadeMux                     0              4970   2055  RISE       1
I__138/O                                      CascadeMux                     0              4970   2055  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/in2               LogicCell40_SEQ_MODE_1000      0              4970   2055  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in0
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__261/I                                 LocalMux                       0              3455   2251  FALL       1
I__261/O                                 LocalMux                     309              3764   2251  FALL       1
I__267/I                                 InMux                          0              3764   2251  FALL       1
I__267/O                                 InMux                        217              3981   2251  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_22_4_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   2251  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_22_4_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2251  FALL       1
I__256/I                                 Odrv4                          0              4269   2251  FALL       1
I__256/O                                 Odrv4                        372              4640   2251  FALL       1
I__257/I                                 LocalMux                       0              4640   2251  FALL       1
I__257/O                                 LocalMux                     309              4949   2251  FALL       1
I__258/I                                 InMux                          0              4949   2251  FALL       1
I__258/O                                 InMux                        217              5166   2251  FALL       1
uart_tx.M_txReg_q_LC_22_1_2/in0          LogicCell40_SEQ_MODE_1001      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in1
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__522/I                                          ClkMux                         0              2607  RISE       1
I__522/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_22_3_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_22_3_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__262/I                                 Odrv4                          0              3455   2251  FALL       1
I__262/O                                 Odrv4                        372              3827   2251  FALL       1
I__268/I                                 LocalMux                       0              3827   2251  FALL       1
I__268/O                                 LocalMux                     309              4136   2251  FALL       1
I__269/I                                 InMux                          0              4136   2251  FALL       1
I__269/O                                 InMux                        217              4353   2251  FALL       1
uart_tx.M_txReg_q_RNO_1_LC_22_2_0/in3    LogicCell40_SEQ_MODE_0000      0              4353   2251  FALL       1
uart_tx.M_txReg_q_RNO_1_LC_22_2_0/lcout  LogicCell40_SEQ_MODE_0000    288              4640   2251  FALL       1
I__164/I                                 LocalMux                       0              4640   2251  FALL       1
I__164/O                                 LocalMux                     309              4949   2251  FALL       1
I__165/I                                 InMux                          0              4949   2251  FALL       1
I__165/O                                 InMux                        217              5166   2251  FALL       1
uart_tx.M_txReg_q_LC_22_1_2/in1          LogicCell40_SEQ_MODE_1001      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_1_LC_24_3_5/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_24_3_5/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__613/I                                       Odrv4                          0              4269   2251  FALL       1
I__613/O                                       Odrv4                        372              4640   2251  FALL       1
I__623/I                                       LocalMux                       0              4640   2251  FALL       1
I__623/O                                       LocalMux                     309              4949   2251  FALL       1
I__638/I                                       InMux                          0              4949   2251  FALL       1
I__638/O                                       InMux                        217              5166   2251  FALL       1
uart_tx.M_savedData_q_1_LC_24_3_5/in3          LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_24_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_2_LC_23_3_7/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_23_3_7/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__613/I                                       Odrv4                          0              4269   2251  FALL       1
I__613/O                                       Odrv4                        372              4640   2251  FALL       1
I__624/I                                       LocalMux                       0              4640   2251  FALL       1
I__624/O                                       LocalMux                     309              4949   2251  FALL       1
I__640/I                                       InMux                          0              4949   2251  FALL       1
I__640/O                                       InMux                        217              5166   2251  FALL       1
uart_tx.M_savedData_q_2_LC_23_3_7/in3          LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_23_3_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_5_LC_24_3_3/in3
Capture Clock    : uart_tx.M_savedData_q_5_LC_24_3_3/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__613/I                                       Odrv4                          0              4269   2251  FALL       1
I__613/O                                       Odrv4                        372              4640   2251  FALL       1
I__623/I                                       LocalMux                       0              4640   2251  FALL       1
I__623/O                                       LocalMux                     309              4949   2251  FALL       1
I__639/I                                       InMux                          0              4949   2251  FALL       1
I__639/O                                       InMux                        217              5166   2251  FALL       1
uart_tx.M_savedData_q_5_LC_24_3_3/in3          LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__529/I                                          ClkMux                         0              2607  RISE       1
I__529/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_24_3_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_savedData_q_6_LC_23_3_5/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_23_3_5/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__613/I                                       Odrv4                          0              4269   2251  FALL       1
I__613/O                                       Odrv4                        372              4640   2251  FALL       1
I__624/I                                       LocalMux                       0              4640   2251  FALL       1
I__624/O                                       LocalMux                     309              4949   2251  FALL       1
I__641/I                                       InMux                          0              4949   2251  FALL       1
I__641/O                                       InMux                        217              5166   2251  FALL       1
uart_tx.M_savedData_q_6_LC_23_3_5/in3          LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_23_3_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : greeter.M_state_q_LC_23_2_6/lcout
Path End         : greeter.M_state_q_LC_23_2_6/in3
Capture Clock    : greeter.M_state_q_LC_23_2_6/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
greeter.M_state_q_LC_23_2_6/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      14
I__645/I                                 LocalMux                       0              3455   2251  FALL       1
I__645/O                                 LocalMux                     309              3764   2251  FALL       1
I__652/I                                 InMux                          0              3764   2251  FALL       1
I__652/O                                 InMux                        217              3981   2251  FALL       1
greeter.M_state_q_RNO_1_LC_23_1_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   2251  FALL       1
greeter.M_state_q_RNO_1_LC_23_1_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2251  FALL       1
I__441/I                                 Odrv4                          0              4269   2251  FALL       1
I__441/O                                 Odrv4                        372              4640   2251  FALL       1
I__442/I                                 LocalMux                       0              4640   2251  FALL       1
I__442/O                                 LocalMux                     309              4949   2251  FALL       1
I__443/I                                 InMux                          0              4949   2251  FALL       1
I__443/O                                 InMux                        217              5166   2251  FALL       1
greeter.M_state_q_LC_23_2_6/in3          LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__523/I                                          ClkMux                         0              2607  RISE       1
I__523/O                                          ClkMux                       309              2915  RISE       1
greeter.M_state_q_LC_23_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_21_4_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_21_4_7/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__302/I                                       LocalMux                       0              3455   1066  FALL       1
I__302/O                                       LocalMux                     309              3764   1066  FALL       1
I__306/I                                       InMux                          0              3764   1943  FALL       1
I__306/O                                       InMux                        217              3981   1943  FALL       1
I__312/I                                       CascadeMux                     0              3981   1943  FALL       1
I__312/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__337/I                                       Odrv4                          0              4332   2314  FALL       1
I__337/O                                       Odrv4                        372              4704   2314  FALL       1
I__339/I                                       LocalMux                       0              4704   2314  FALL       1
I__339/O                                       LocalMux                     309              5012   2314  FALL       1
I__343/I                                       InMux                          0              5012   2314  FALL       1
I__343/O                                       InMux                        217              5230   2314  FALL       1
uart_tx.M_ctr_q_6_LC_21_4_7/in0                LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__521/I                                          ClkMux                         0              2607  RISE       1
I__521/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_21_4_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/in3
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__128/I                                      InMux                          0              5300   2602  FALL       1
I__128/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_0_LC_21_2_0/in3               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/in0
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__129/I                                      InMux                          0              5300   2602  FALL       1
I__129/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_2_LC_21_2_5/in0               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/in0
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__130/I                                      InMux                          0              5300   2602  FALL       1
I__130/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_4_LC_21_2_7/in0               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/in0
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__131/I                                      InMux                          0              5300   2602  FALL       1
I__131/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_5_LC_21_2_3/in0               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/in1
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__132/I                                      InMux                          0              5300   2602  FALL       1
I__132/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_3_LC_21_2_6/in1               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_0_LC_23_3_2/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/in3
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__526/I                                          ClkMux                         0              2607  RISE       1
I__526/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_0_LC_23_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_0_LC_23_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__363/I                                      Odrv4                          0              3455   1760  FALL       1
I__363/O                                      Odrv4                        372              3827   1760  FALL       1
I__369/I                                      Span4Mux_s2_v                  0              3827   2055  FALL       1
I__369/O                                      Span4Mux_s2_v                252              4079   2055  FALL       1
I__377/I                                      LocalMux                       0              4079   2055  FALL       1
I__377/O                                      LocalMux                     309              4388   2055  FALL       1
I__379/I                                      InMux                          0              4388   2055  FALL       1
I__379/O                                      InMux                        217              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/in0    LogicCell40_SEQ_MODE_0000      0              4605   2055  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_LC_21_2_1/lcout  LogicCell40_SEQ_MODE_0000    386              4991   2602  FALL       6
I__127/I                                      LocalMux                       0              4991   2602  FALL       1
I__127/O                                      LocalMux                     309              5300   2602  FALL       1
I__133/I                                      InMux                          0              5300   2602  FALL       1
I__133/O                                      InMux                        217              5517   2602  FALL       1
uart_rx.M_ctr_q_6_LC_21_2_4/in3               LogicCell40_SEQ_MODE_1000      0              5517   2602  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_21_3_7/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/in2
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_21_3_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_21_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       7
I__302/I                                       LocalMux                       0              3455   1066  FALL       1
I__302/O                                       LocalMux                     309              3764   1066  FALL       1
I__306/I                                       InMux                          0              3764   1943  FALL       1
I__306/O                                       InMux                        217              3981   1943  FALL       1
I__312/I                                       CascadeMux                     0              3981   1943  FALL       1
I__312/O                                       CascadeMux                     0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
uart_tx.M_state_q_RNILEFM_0_0_LC_21_3_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__337/I                                       Odrv4                          0              4332   2314  FALL       1
I__337/O                                       Odrv4                        372              4704   2314  FALL       1
I__340/I                                       Span4Mux_h                     0              4704   2630  FALL       1
I__340/O                                       Span4Mux_h                   316              5019   2630  FALL       1
I__344/I                                       LocalMux                       0              5019   2630  FALL       1
I__344/O                                       LocalMux                     309              5328   2630  FALL       1
I__347/I                                       InMux                          0              5328   2630  FALL       1
I__347/O                                       InMux                        217              5545   2630  FALL       1
I__348/I                                       CascadeMux                     0              5545   2630  FALL       1
I__348/O                                       CascadeMux                     0              5545   2630  FALL       1
uart_tx.M_txReg_q_LC_22_1_2/in2                LogicCell40_SEQ_MODE_1001      0              5545   2630  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_6_LC_24_1_0/ce
Capture Clock    : uart_rx.M_savedData_q_6_LC_24_1_0/clk
Hold Constraint  : 0p
Path slack       : 2876p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__682/I                                      LocalMux                       0              4928   2876  FALL       1
I__682/O                                      LocalMux                     309              5237   2876  FALL       1
I__684/I                                      CEMux                          0              5237   2876  FALL       1
I__684/O                                      CEMux                        554              5791   2876  FALL       1
uart_rx.M_savedData_q_6_LC_24_1_0/ce          LogicCell40_SEQ_MODE_1000      0              5791   2876  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__524/I                                          ClkMux                         0              2607  RISE       1
I__524/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_6_LC_24_1_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_21_3_2/lcout
Path End         : uart_tx.M_txReg_q_LC_22_1_2/sr
Capture Clock    : uart_tx.M_txReg_q_LC_22_1_2/clk
Hold Constraint  : 0p
Path slack       : 3094p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__519/I                                          ClkMux                         0              2607  RISE       1
I__519/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_21_3_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_21_3_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__275/I                                       LocalMux                       0              3455   1333  FALL       1
I__275/O                                       LocalMux                     309              3764   1333  FALL       1
I__283/I                                       InMux                          0              3764   1333  FALL       1
I__283/O                                       InMux                        217              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_state_q_RNILEFM_1_0_LC_22_3_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      19
I__610/I                                       Odrv4                          0              4269   3094  FALL       1
I__610/O                                       Odrv4                        372              4640   3094  FALL       1
I__619/I                                       Span4Mux_s0_v                  0              4640   3094  FALL       1
I__619/O                                       Span4Mux_s0_v                189              4830   3094  FALL       1
I__636/I                                       Span4Mux_h                     0              4830   3094  FALL       1
I__636/O                                       Span4Mux_h                   316              5145   3094  FALL       1
I__642/I                                       LocalMux                       0              5145   3094  FALL       1
I__642/O                                       LocalMux                     309              5454   3094  FALL       1
I__643/I                                       SRMux                          0              5454   3094  FALL       1
I__643/O                                       SRMux                        358              5812   3094  FALL       1
uart_tx.M_txReg_q_LC_22_1_2/sr                 LogicCell40_SEQ_MODE_1001      0              5812   3094  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_4_LC_21_2_7/sr
Capture Clock    : uart_rx.M_ctr_q_4_LC_21_2_7/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_4_LC_21_2_7/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_4_LC_21_2_7/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_3_LC_21_2_6/sr
Capture Clock    : uart_rx.M_ctr_q_3_LC_21_2_6/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_3_LC_21_2_6/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_3_LC_21_2_6/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_2_LC_21_2_5/sr
Capture Clock    : uart_rx.M_ctr_q_2_LC_21_2_5/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_2_LC_21_2_5/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_2_LC_21_2_5/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_6_LC_21_2_4/sr
Capture Clock    : uart_rx.M_ctr_q_6_LC_21_2_4/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_6_LC_21_2_4/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_6_LC_21_2_4/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_5_LC_21_2_3/sr
Capture Clock    : uart_rx.M_ctr_q_5_LC_21_2_3/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_5_LC_21_2_3/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_5_LC_21_2_3/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_1_LC_21_2_2/sr
Capture Clock    : uart_rx.M_ctr_q_1_LC_21_2_2/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_1_LC_21_2_2/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_1_LC_21_2_2/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_ctr_q_0_LC_21_2_0/sr
Capture Clock    : uart_rx.M_ctr_q_0_LC_21_2_0/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__406/I                                        LocalMux                       0              3455   1943  FALL       1
I__406/O                                        LocalMux                     309              3764   1943  FALL       1
I__413/I                                        InMux                          0              3764   3199  FALL       1
I__413/O                                        InMux                        217              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   3199  FALL       1
uart_rx.M_state_q_RNIRDQO7_0_0_LC_22_2_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3199  FALL       7
I__191/I                                        Odrv4                          0              4367   3199  FALL       1
I__191/O                                        Odrv4                        372              4739   3199  FALL       1
I__192/I                                        Span4Mux_s1_v                  0              4739   3199  FALL       1
I__192/O                                        Span4Mux_s1_v                196              4935   3199  FALL       1
I__193/I                                        Span4Mux_h                     0              4935   3199  FALL       1
I__193/O                                        Span4Mux_h                   316              5251   3199  FALL       1
I__194/I                                        LocalMux                       0              5251   3199  FALL       1
I__194/O                                        LocalMux                     309              5559   3199  FALL       1
I__195/I                                        SRMux                          0              5559   3199  FALL       1
I__195/O                                        SRMux                        358              5917   3199  FALL       1
uart_rx.M_ctr_q_0_LC_21_2_0/sr                  LogicCell40_SEQ_MODE_1000      0              5917   3199  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__517/I                                          ClkMux                         0              2607  RISE       1
I__517/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_ctr_q_0_LC_21_2_0/clk                   LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_3_LC_24_2_7/ce
Capture Clock    : uart_rx.M_savedData_q_3_LC_24_2_7/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_3_LC_24_2_7/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_3_LC_24_2_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_4_LC_24_2_6/ce
Capture Clock    : uart_rx.M_savedData_q_4_LC_24_2_6/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_4_LC_24_2_6/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_4_LC_24_2_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_1_LC_24_2_5/ce
Capture Clock    : uart_rx.M_savedData_q_1_LC_24_2_5/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_1_LC_24_2_5/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_1_LC_24_2_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_0_LC_24_2_4/ce
Capture Clock    : uart_rx.M_savedData_q_0_LC_24_2_4/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_0_LC_24_2_4/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_0_LC_24_2_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_5_LC_24_2_3/ce
Capture Clock    : uart_rx.M_savedData_q_5_LC_24_2_3/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_5_LC_24_2_3/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_5_LC_24_2_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_2_LC_24_2_2/ce
Capture Clock    : uart_rx.M_savedData_q_2_LC_24_2_2/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_2_LC_24_2_2/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_2_LC_24_2_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.M_state_q_1_LC_23_1_5/lcout
Path End         : uart_rx.M_savedData_q_7_LC_24_2_1/ce
Capture Clock    : uart_rx.M_savedData_q_7_LC_24_2_1/clk
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__520/I                                          ClkMux                         0              2607  RISE       1
I__520/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_state_q_1_LC_23_1_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.M_state_q_1_LC_23_1_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__404/I                                      LocalMux                       0              3455   1431  FALL       1
I__404/O                                      LocalMux                     309              3764   1431  FALL       1
I__410/I                                      InMux                          0              3764   2876  FALL       1
I__410/O                                      InMux                        217              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   2876  FALL       1
uart_rx.M_state_q_RNI62U94_0_LC_23_1_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2876  FALL       8
I__680/I                                      Odrv4                          0              4367   2876  FALL       1
I__680/O                                      Odrv4                        372              4739   2876  FALL       1
I__681/I                                      Span4Mux_s0_v                  0              4739   2876  FALL       1
I__681/O                                      Span4Mux_s0_v                189              4928   2876  FALL       1
I__683/I                                      Span4Mux_v                     0              4928   3247  FALL       1
I__683/O                                      Span4Mux_v                   372              5300   3247  FALL       1
I__685/I                                      LocalMux                       0              5300   3247  FALL       1
I__685/O                                      LocalMux                     309              5608   3247  FALL       1
I__686/I                                      CEMux                          0              5608   3247  FALL       1
I__686/O                                      CEMux                        554              6162   3247  FALL       1
uart_rx.M_savedData_q_7_LC_24_2_1/ce          LogicCell40_SEQ_MODE_1000      0              6162   3247  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__527/I                                          ClkMux                         0              2607  RISE       1
I__527/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_savedData_q_7_LC_24_2_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_20_2_7/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_20_2_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__117/I                              InMux                          0              2056   +INF  FALL       1
I__117/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_0_LC_20_2_7/in3  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_20_2_7/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_20_2_0/in0
Capture Clock    : reset_cond.M_stage_q_1_LC_20_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2223
---------------------------------------   ---- 
End-of-path arrival time (ps)             2223
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__114/I                              Odrv4                          0              1003   +INF  FALL       1
I__114/O                              Odrv4                        372              1375   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1375   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1697   +INF  FALL       1
I__116/I                              LocalMux                       0              1697   +INF  FALL       1
I__116/O                              LocalMux                     309              2006   +INF  FALL       1
I__118/I                              InMux                          0              2006   +INF  FALL       1
I__118/O                              InMux                        217              2223   +INF  FALL       1
reset_cond.M_stage_q_1_LC_20_2_0/in0  LogicCell40_SEQ_MODE_1000      0              2223   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_20_2_0/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : uart_rx.M_rxd_q_LC_26_1_2/in3
Capture Clock    : uart_rx.M_rxd_q_LC_26_1_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
usb_rx                           cu_top_0                       0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__543/I                         Odrv12                         0              1053   +INF  FALL       1
I__543/O                         Odrv12                       540              1593   +INF  FALL       1
I__544/I                         LocalMux                       0              1593   +INF  FALL       1
I__544/O                         LocalMux                     309              1902   +INF  FALL       1
I__545/I                         InMux                          0              1902   +INF  FALL       1
I__545/O                         InMux                        217              2119   +INF  FALL       1
uart_rx.M_rxd_q_LC_26_1_2/in3    LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__530/I                                          ClkMux                         0              2607  RISE       1
I__530/O                                          ClkMux                       309              2915  RISE       1
uart_rx.M_rxd_q_LC_26_1_2/clk                     LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_22_1_2/lcout
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__518/I                                          ClkMux                         0              2607  RISE       1
I__518/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_22_1_2/clk                   LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_22_1_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__166/I                           LocalMux                       0              3455   +INF  RISE       1
I__166/O                           LocalMux                     330              3785   +INF  RISE       1
I__167/I                           IoInMux                        0              3785   +INF  RISE       1
I__167/O                           IoInMux                      259              4044   +INF  RISE       1
usb_tx_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4044   +INF  RISE       1
usb_tx_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6282   +INF  FALL       1
usb_tx_obuf_iopad/DIN              IO_PAD                         0              6282   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2353              8635   +INF  FALL       1
usb_tx                             cu_top_0                       0              8635   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_20_2_3/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_20_2_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__119/I                              InMux                          0              2056   +INF  FALL       1
I__119/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_2_LC_20_2_3/in1  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_20_2_3/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_20_2_5/in1
Capture Clock    : reset_cond.M_stage_q_3_LC_20_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2273
---------------------------------------   ---- 
End-of-path arrival time (ps)             2273
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                 cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__114/I                              Odrv4                          0              1053   +INF  FALL       1
I__114/O                              Odrv4                        372              1425   +INF  FALL       1
I__115/I                              IoSpan4Mux                     0              1425   +INF  FALL       1
I__115/O                              IoSpan4Mux                   323              1747   +INF  FALL       1
I__116/I                              LocalMux                       0              1747   +INF  FALL       1
I__116/O                              LocalMux                     309              2056   +INF  FALL       1
I__120/I                              InMux                          0              2056   +INF  FALL       1
I__120/O                              InMux                        217              2273   +INF  FALL       1
reset_cond.M_stage_q_3_LC_20_2_5/in1  LogicCell40_SEQ_MODE_1000      0              2273   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__514/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__514/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__515/I                                          GlobalMux                      0              2452  RISE       1
I__515/O                                          GlobalMux                    154              2607  RISE       1
I__516/I                                          ClkMux                         0              2607  RISE       1
I__516/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_20_2_5/clk              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

