

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:39:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2856829|  2856829|  2856829|  2856829|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2856828|  2856828|    109878|          -|          -|    26|    no    |
        | + Col_Loop         |   109876|   109876|      4226|          -|          -|    26|    no    |
        |  ++ Filter1_Loop   |     4224|     4224|       132|          -|          -|    32|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 10 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 15 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 20 16 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv_1/conv_1.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %13, label %Row_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 35 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 36 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 37 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_11 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 38 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 39 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 40 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 41 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_12 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 42 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 43 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_13 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 44 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 45 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 46 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %r_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 47 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 48 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_14 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 50 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_15 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 51 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 52 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %sub_ln26_2 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 53 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 54 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 55 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 56 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv_1/conv_1.cpp:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:11]   --->   Operation 59 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv_1/conv_1.cpp:11]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 64 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:14]   --->   Operation 65 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_16 to i16" [conv_1/conv_1.cpp:14]   --->   Operation 66 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 67 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv_1/conv_1.cpp:41]   --->   Operation 68 'specregionend' 'empty_19' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 69 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %W_Row_Loop_end ]"   --->   Operation 70 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 71 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv_1/conv_1.cpp:14]   --->   Operation 73 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %W_Row_Loop_begin" [conv_1/conv_1.cpp:14]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 76 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 77 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln14, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 79 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 81 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 82 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 83 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 84 'specregionend' 'empty_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 85 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 86 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:21]   --->   Operation 87 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 88 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 89 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv_1/conv_1.cpp:21]   --->   Operation 91 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:21]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 94 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wc_0_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 95 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %tmp_17 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i5 %zext_ln26_7, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 97 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 98 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %add_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i12 %zext_ln26_8, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 100 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_5 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 101 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_5 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 102 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 103 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.67ns)   --->   "%sub_ln26_4 = sub i13 %p_shl6_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 104 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 105 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 106 'specregionend' 'empty_6' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 107 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.76ns)   --->   "br label %7" [conv_1/conv_1.cpp:21]   --->   Operation 108 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 109 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv_1/conv_1.cpp:24]   --->   Operation 110 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 111 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 112 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 113 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv_1/conv_1.cpp:24]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i2 %ch_0_0 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 116 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln26_12, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 117 'add' 'add_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_23_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 118 'bitconcatenate' 'tmp_23_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i10 %zext_ln35_1, %tmp_23_cast" [conv_1/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i10 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.67ns)   --->   "%add_ln26_9 = add i13 %zext_ln26_11, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 122 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i13 %add_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_14" [conv_1/conv_1.cpp:26]   --->   Operation 124 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 125 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 127 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 128 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 130 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 131 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 131 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 132 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 132 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 133 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.09>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 137 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:21]   --->   Operation 138 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 139 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv_1/conv_1.cpp:21]   --->   Operation 140 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 141 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv_1/conv_1.cpp:21]   --->   Operation 142 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %W_Col_Loop_begin1" [conv_1/conv_1.cpp:21]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 145 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wc_0_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 146 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i4 %tmp_18 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 147 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.73ns)   --->   "%sub_ln26_5 = sub i5 %zext_ln26_9, %zext_ln21_1" [conv_1/conv_1.cpp:26]   --->   Operation 148 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %c_0, %zext_ln21_1" [conv_1/conv_1.cpp:26]   --->   Operation 149 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %add_ln26 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 150 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i12 %zext_ln26_10, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 151 'add' 'add_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i12 %add_ln26_6 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 152 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 153 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 154 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.67ns)   --->   "%sub_ln26_6 = sub i13 %p_shl8_cast, %sext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 155 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (1.76ns)   --->   "br label %8" [conv_1/conv_1.cpp:24]   --->   Operation 156 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 157 'specregionend' 'empty_10' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 158 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.76ns)   --->   "br label %10" [conv_1/conv_1.cpp:21]   --->   Operation 159 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 6.76>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv_1/conv_1.cpp:26]   --->   Operation 160 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %9 ]" [conv_1/conv_1.cpp:24]   --->   Operation 161 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 162 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 164 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %9" [conv_1/conv_1.cpp:24]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 166 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i2 %ch_0_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 167 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln26_18, %sub_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 168 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 169 'bitconcatenate' 'tmp_27_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.73ns)   --->   "%add_ln26_12 = add i10 %zext_ln35_1, %tmp_27_cast" [conv_1/conv_1.cpp:26]   --->   Operation 170 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i10 %add_ln26_12 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 171 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [288 x float]* @conv_1_weights_1, i64 0, i64 %zext_ln26_19" [conv_1/conv_1.cpp:26]   --->   Operation 172 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (1.67ns)   --->   "%add_ln26_13 = add i13 %zext_ln26_17, %sub_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 173 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i13 %add_ln26_13 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 174 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_20" [conv_1/conv_1.cpp:26]   --->   Operation 175 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 176 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 176 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_11 : Operation 177 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 177 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 178 'specregionend' 'empty_12' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br label %7" [conv_1/conv_1.cpp:21]   --->   Operation 179 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 15.6>
ST_12 : Operation 180 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 180 'load' 'conv_1_weights_1_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_12 : Operation 181 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 181 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 182 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 182 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 34.9>
ST_13 : Operation 183 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 183 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 184 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 22.5>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 185 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "br label %8" [conv_1/conv_1.cpp:24]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 5.09>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 188 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:21]   --->   Operation 189 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 190 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv_1/conv_1.cpp:21]   --->   Operation 191 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv_1/conv_1.cpp:21]   --->   Operation 193 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %W_Col_Loop_begin2" [conv_1/conv_1.cpp:21]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 195 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 196 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wc_0_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 197 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i4 %tmp_19 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 198 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i5 %zext_ln26_15, %zext_ln21_2" [conv_1/conv_1.cpp:26]   --->   Operation 199 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %c_0, %zext_ln21_2" [conv_1/conv_1.cpp:26]   --->   Operation 200 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i5 %add_ln26_3 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 201 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i12 %zext_ln26_16, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 202 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i12 %add_ln26_10 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 203 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 204 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 205 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.67ns)   --->   "%sub_ln26_8 = sub i13 %p_shl_cast, %sext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 206 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (1.76ns)   --->   "br label %11" [conv_1/conv_1.cpp:24]   --->   Operation 207 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 208 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 209 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 209 'load' 'conv_1_bias_load' <Predicate = (icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>

State 16 <SV = 7> <Delay = 6.76>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %12 ]" [conv_1/conv_1.cpp:26]   --->   Operation 210 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %12 ]" [conv_1/conv_1.cpp:24]   --->   Operation 211 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 212 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 213 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 214 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %12" [conv_1/conv_1.cpp:24]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 216 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i2 %ch_0_2 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 217 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln26_22, %sub_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 218 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 219 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i10 %zext_ln35_1, %tmp_29_cast" [conv_1/conv_1.cpp:26]   --->   Operation 220 'add' 'add_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i10 %add_ln26_15 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 221 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [288 x float]* @conv_1_weights_2, i64 0, i64 %zext_ln26_23" [conv_1/conv_1.cpp:26]   --->   Operation 222 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (1.67ns)   --->   "%add_ln26_16 = add i13 %zext_ln26_21, %sub_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 223 'add' 'add_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i13 %add_ln26_16 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 224 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 225 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 226 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 226 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_16 : Operation 227 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 227 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_8) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 228 'specregionend' 'empty_16' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "br label %10" [conv_1/conv_1.cpp:21]   --->   Operation 229 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 15.6>
ST_17 : Operation 230 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 230 'load' 'conv_1_weights_2_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_17 : Operation 231 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 231 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_17 : Operation 232 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 232 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 34.9>
ST_18 : Operation 233 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 233 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 234 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 22.5>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 235 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 236 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "br label %11" [conv_1/conv_1.cpp:24]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 25.8>
ST_20 : Operation 238 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 238 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_20 : Operation 239 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 239 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 33.5>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 240 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 241 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 242 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 243 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 244 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 245 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 246 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 247 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 248 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [conv_1/conv_1.cpp:34]   --->   Operation 249 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 250 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000000]
br_ln8               (br               ) [ 0111111111111111111111]
r_0                  (phi              ) [ 0010000000000000000000]
phi_mul              (phi              ) [ 0011111111111111111111]
add_ln8              (add              ) [ 0111111111111111111111]
icmp_ln8             (icmp             ) [ 0011111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000]
r                    (add              ) [ 0111111111111111111111]
br_ln8               (br               ) [ 0000000000000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000000000000]
tmp_1                (specregionbegin  ) [ 0001111111111111111111]
tmp_10               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_1          (zext             ) [ 0000000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_2          (zext             ) [ 0000000000000000000000]
sub_ln26             (sub              ) [ 0000000000000000000000]
sext_ln26            (sext             ) [ 0001111111111111111111]
tmp_12               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_3          (zext             ) [ 0000000000000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_4          (zext             ) [ 0000000000000000000000]
sub_ln26_1           (sub              ) [ 0000000000000000000000]
sext_ln26_1          (sext             ) [ 0001111111111111111111]
add_ln26_2           (add              ) [ 0000000000000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_5          (zext             ) [ 0000000000000000000000]
tmp_15               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_6          (zext             ) [ 0000000000000000000000]
sub_ln26_2           (sub              ) [ 0000000000000000000000]
sext_ln26_2          (sext             ) [ 0001111111111111111111]
br_ln11              (br               ) [ 0011111111111111111111]
ret_ln42             (ret              ) [ 0000000000000000000000]
c_0                  (phi              ) [ 0001011111111111111100]
icmp_ln11            (icmp             ) [ 0011111111111111111111]
empty_4              (speclooptripcount) [ 0000000000000000000000]
c                    (add              ) [ 0011111111111111111111]
br_ln11              (br               ) [ 0000000000000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000000000000]
tmp_2                (specregionbegin  ) [ 0000111111111111111111]
zext_ln35            (zext             ) [ 0000000000000000000000]
add_ln35             (add              ) [ 0000000000000000000000]
tmp_16               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln14            (zext             ) [ 0000111111111111111111]
br_ln14              (br               ) [ 0011111111111111111111]
empty_19             (specregionend    ) [ 0000000000000000000000]
br_ln8               (br               ) [ 0111111111111111111111]
f_0                  (phi              ) [ 0000100000000000000000]
icmp_ln14            (icmp             ) [ 0011111111111111111111]
empty_5              (speclooptripcount) [ 0000000000000000000000]
f                    (add              ) [ 0011111111111111111111]
br_ln14              (br               ) [ 0000000000000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000000000000]
zext_ln26            (zext             ) [ 0000011111111111111100]
zext_ln35_1          (zext             ) [ 0000011111111111111100]
zext_ln35_2          (zext             ) [ 0000000000000000000000]
add_ln35_1           (add              ) [ 0000000000000000000000]
zext_ln35_3          (zext             ) [ 0000000000000000000000]
conv_out_addr        (getelementptr    ) [ 0000011111111111111111]
tmp_3                (specregionbegin  ) [ 0000011111000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
empty_18             (specregionend    ) [ 0000000000000000000000]
br_ln11              (br               ) [ 0011111111111111111111]
w_sum_1_0            (phi              ) [ 0000011111111110000000]
wc_0_0               (phi              ) [ 0000010000000000000000]
zext_ln21            (zext             ) [ 0000000000000000000000]
icmp_ln21            (icmp             ) [ 0011111111111111111111]
empty_7              (speclooptripcount) [ 0000000000000000000000]
add_ln21             (add              ) [ 0011111111111111111111]
br_ln21              (br               ) [ 0000000000000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000000]
tmp_5                (specregionbegin  ) [ 0000001111000000000000]
tmp_17               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_7          (zext             ) [ 0000000000000000000000]
sub_ln26_3           (sub              ) [ 0000001111000000000000]
add_ln26_1           (add              ) [ 0000000000000000000000]
zext_ln26_8          (zext             ) [ 0000000000000000000000]
add_ln26_5           (add              ) [ 0000000000000000000000]
sext_ln26_3          (sext             ) [ 0000000000000000000000]
trunc_ln26           (trunc            ) [ 0000000000000000000000]
p_shl6_cast          (bitconcatenate   ) [ 0000000000000000000000]
sub_ln26_4           (sub              ) [ 0000001111000000000000]
br_ln24              (br               ) [ 0011111111111111111111]
empty_6              (specregionend    ) [ 0000000000000000000000]
tmp_4                (specregionbegin  ) [ 0000000000111110000000]
br_ln21              (br               ) [ 0011111111111111111111]
w_sum_2_0            (phi              ) [ 0011111111111111111111]
ch_0_0               (phi              ) [ 0000001000000000000000]
icmp_ln24            (icmp             ) [ 0011111111111111111111]
empty_9              (speclooptripcount) [ 0000000000000000000000]
add_ln24             (add              ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0000000000000000000000]
zext_ln26_11         (zext             ) [ 0000000000000000000000]
zext_ln26_12         (zext             ) [ 0000000000000000000000]
add_ln26_7           (add              ) [ 0000000000000000000000]
tmp_23_cast          (bitconcatenate   ) [ 0000000000000000000000]
add_ln26_8           (add              ) [ 0000000000000000000000]
zext_ln26_13         (zext             ) [ 0000000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 0000000100000000000000]
add_ln26_9           (add              ) [ 0000000000000000000000]
zext_ln26_14         (zext             ) [ 0000000000000000000000]
conv_input_addr      (getelementptr    ) [ 0000000100000000000000]
empty_8              (specregionend    ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
conv_1_weights_0_loa (load             ) [ 0000000010000000000000]
conv_input_load      (load             ) [ 0000000010000000000000]
tmp_s                (fmul             ) [ 0000000001000000000000]
specloopname_ln25    (specloopname     ) [ 0000000000000000000000]
w_sum_3              (fadd             ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0011111111111111111111]
w_sum_1_1            (phi              ) [ 0000000000111111111100]
wc_0_1               (phi              ) [ 0000000000100000000000]
zext_ln21_1          (zext             ) [ 0000000000000000000000]
icmp_ln21_1          (icmp             ) [ 0011111111111111111111]
empty_11             (speclooptripcount) [ 0000000000000000000000]
add_ln21_1           (add              ) [ 0011111111111111111111]
br_ln21              (br               ) [ 0000000000000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000000]
tmp_7                (specregionbegin  ) [ 0000000000011110000000]
tmp_18               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_9          (zext             ) [ 0000000000000000000000]
sub_ln26_5           (sub              ) [ 0000000000011110000000]
add_ln26             (add              ) [ 0000000000000000000000]
zext_ln26_10         (zext             ) [ 0000000000000000000000]
add_ln26_6           (add              ) [ 0000000000000000000000]
sext_ln26_4          (sext             ) [ 0000000000000000000000]
trunc_ln26_1         (trunc            ) [ 0000000000000000000000]
p_shl8_cast          (bitconcatenate   ) [ 0000000000000000000000]
sub_ln26_6           (sub              ) [ 0000000000011110000000]
br_ln24              (br               ) [ 0011111111111111111111]
empty_10             (specregionend    ) [ 0000000000000000000000]
tmp_6                (specregionbegin  ) [ 0000000000000001111111]
br_ln21              (br               ) [ 0011111111111111111111]
w_sum_2_1            (phi              ) [ 0011111111111111111111]
ch_0_1               (phi              ) [ 0000000000010000000000]
icmp_ln24_1          (icmp             ) [ 0011111111111111111111]
empty_13             (speclooptripcount) [ 0000000000000000000000]
add_ln24_1           (add              ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0000000000000000000000]
zext_ln26_17         (zext             ) [ 0000000000000000000000]
zext_ln26_18         (zext             ) [ 0000000000000000000000]
add_ln26_11          (add              ) [ 0000000000000000000000]
tmp_27_cast          (bitconcatenate   ) [ 0000000000000000000000]
add_ln26_12          (add              ) [ 0000000000000000000000]
zext_ln26_19         (zext             ) [ 0000000000000000000000]
conv_1_weights_1_add (getelementptr    ) [ 0000000000001000000000]
add_ln26_13          (add              ) [ 0000000000000000000000]
zext_ln26_20         (zext             ) [ 0000000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 0000000000001000000000]
empty_12             (specregionend    ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
conv_1_weights_1_loa (load             ) [ 0000000000000100000000]
conv_input_load_1    (load             ) [ 0000000000000100000000]
tmp_1_1              (fmul             ) [ 0000000000000010000000]
specloopname_ln25    (specloopname     ) [ 0000000000000000000000]
w_sum_3_1            (fadd             ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0011111111111111111111]
w_sum_1_2            (phi              ) [ 0000000000000001111111]
wc_0_2               (phi              ) [ 0000000000000001000000]
zext_ln21_2          (zext             ) [ 0000000000000000000000]
icmp_ln21_2          (icmp             ) [ 0011111111111111111111]
empty_15             (speclooptripcount) [ 0000000000000000000000]
add_ln21_2           (add              ) [ 0011111111111111111111]
br_ln21              (br               ) [ 0000000000000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000000]
tmp_8                (specregionbegin  ) [ 0000000000000000111100]
tmp_19               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_15         (zext             ) [ 0000000000000000000000]
sub_ln26_7           (sub              ) [ 0000000000000000111100]
add_ln26_3           (add              ) [ 0000000000000000000000]
zext_ln26_16         (zext             ) [ 0000000000000000000000]
add_ln26_10          (add              ) [ 0000000000000000000000]
sext_ln26_5          (sext             ) [ 0000000000000000000000]
trunc_ln26_2         (trunc            ) [ 0000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 0000000000000000000000]
sub_ln26_8           (sub              ) [ 0000000000000000111100]
br_ln24              (br               ) [ 0011111111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 0000000000000000000010]
w_sum_2_2            (phi              ) [ 0011111111111111111111]
ch_0_2               (phi              ) [ 0000000000000000100000]
icmp_ln24_2          (icmp             ) [ 0011111111111111111111]
empty_17             (speclooptripcount) [ 0000000000000000000000]
add_ln24_2           (add              ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0000000000000000000000]
zext_ln26_21         (zext             ) [ 0000000000000000000000]
zext_ln26_22         (zext             ) [ 0000000000000000000000]
add_ln26_14          (add              ) [ 0000000000000000000000]
tmp_29_cast          (bitconcatenate   ) [ 0000000000000000000000]
add_ln26_15          (add              ) [ 0000000000000000000000]
zext_ln26_23         (zext             ) [ 0000000000000000000000]
conv_1_weights_2_add (getelementptr    ) [ 0000000000000000010000]
add_ln26_16          (add              ) [ 0000000000000000000000]
zext_ln26_24         (zext             ) [ 0000000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 0000000000000000010000]
empty_16             (specregionend    ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
conv_1_weights_2_loa (load             ) [ 0000000000000000001000]
conv_input_load_2    (load             ) [ 0000000000000000001000]
tmp_1_2              (fmul             ) [ 0000000000000000000100]
specloopname_ln25    (specloopname     ) [ 0000000000000000000000]
w_sum_3_2            (fadd             ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0011111111111111111111]
conv_1_bias_load     (load             ) [ 0000000000000000000001]
empty_14             (specregionend    ) [ 0000000000000000000000]
w_sum                (fadd             ) [ 0000000000000000000000]
bitcast_ln34         (bitcast          ) [ 0000000000000000000000]
tmp                  (partselect       ) [ 0000000000000000000000]
trunc_ln34           (trunc            ) [ 0000000000000000000000]
icmp_ln34            (icmp             ) [ 0000000000000000000000]
icmp_ln34_1          (icmp             ) [ 0000000000000000000000]
or_ln34              (or               ) [ 0000000000000000000000]
tmp_9                (fcmp             ) [ 0000000000000000000000]
and_ln34             (and              ) [ 0000000000000000000000]
w_sum_1              (select           ) [ 0000000000000000000000]
store_ln35           (store            ) [ 0000000000000000000000]
br_ln14              (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_1_weights_0_add_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_input_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/6 conv_input_load_1/11 conv_input_load_2/16 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv_1_weights_1_add_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_add/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_input_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="13" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_loa/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv_1_bias_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="3"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/15 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv_1_weights_2_add_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_add/16 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_input_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/16 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_loa/16 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln35_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="5"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/21 "/>
</bind>
</comp>

<comp id="185" class="1005" name="r_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="phi_mul_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="phi_mul_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="c_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="c_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="f_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="f_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="w_sum_1_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="w_sum_1_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="wc_0_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="wc_0_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="w_sum_2_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="w_sum_2_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="ch_0_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="ch_0_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="277" class="1005" name="w_sum_1_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="w_sum_1_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/10 "/>
</bind>
</comp>

<comp id="288" class="1005" name="wc_0_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="wc_0_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/10 "/>
</bind>
</comp>

<comp id="299" class="1005" name="w_sum_2_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="w_sum_2_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/11 "/>
</bind>
</comp>

<comp id="311" class="1005" name="ch_0_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="ch_0_1_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/11 "/>
</bind>
</comp>

<comp id="322" class="1005" name="w_sum_1_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="w_sum_1_2_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/15 "/>
</bind>
</comp>

<comp id="333" class="1005" name="wc_0_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="1"/>
<pin id="335" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="wc_0_2_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="2" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/15 "/>
</bind>
</comp>

<comp id="344" class="1005" name="w_sum_2_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="w_sum_2_2_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="ch_0_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="1"/>
<pin id="358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="ch_0_2_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="2" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/16 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/8 w_sum_3_1/13 w_sum_3_2/18 w_sum/20 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/12 tmp_1_2/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_9_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="391" class="1005" name="reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln26_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_11_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln26_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln26_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln26_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_12_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln26_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln26_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln26_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="7" slack="0"/>
<pin id="480" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln26_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln26_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_14_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln26_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_15_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln26_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln26_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln26_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln11_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="c_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln35_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln35_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_16_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln14_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln14_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="f_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln26_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln35_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln35_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln35_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="15" slack="1"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln35_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln21_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln21_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln21_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_17_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln26_7_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sub_ln26_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln26_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="2"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln26_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln26_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="3"/>
<pin id="642" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln26_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="0"/>
<pin id="646" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln26_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_shl6_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="13" slack="0"/>
<pin id="654" dir="0" index="1" bw="11" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln26_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln24_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln24_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln26_11_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln26_12_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln26_7_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="0" index="1" bw="5" slack="1"/>
<pin id="689" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_23_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="5" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_cast/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln26_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="2"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln26_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln26_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="13" slack="1"/>
<pin id="712" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln26_14_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln21_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln21_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln21_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/10 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_18_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln26_9_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sub_ln26_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="0" index="1" bw="2" slack="0"/>
<pin id="750" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_5/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln26_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="3"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln26_10_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="0"/>
<pin id="761" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln26_6_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="11" slack="4"/>
<pin id="766" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/10 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln26_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln26_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/10 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_shl8_cast_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="0"/>
<pin id="778" dir="0" index="1" bw="11" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln26_6_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="0"/>
<pin id="786" dir="0" index="1" bw="12" slack="0"/>
<pin id="787" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_6/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln24_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln24_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/11 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln26_17_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln26_18_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_18/11 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln26_11_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="0" index="1" bw="5" slack="1"/>
<pin id="813" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_27_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln26_12_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="3"/>
<pin id="825" dir="0" index="1" bw="10" slack="0"/>
<pin id="826" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln26_19_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_19/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln26_13_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="0"/>
<pin id="835" dir="0" index="1" bw="13" slack="1"/>
<pin id="836" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln26_20_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_20/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln21_2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln21_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln21_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_19_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="0" index="1" bw="2" slack="0"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln26_15_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="0"/>
<pin id="869" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sub_ln26_7_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_7/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln26_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="4"/>
<pin id="879" dir="0" index="1" bw="2" slack="0"/>
<pin id="880" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/15 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln26_16_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln26_10_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="0"/>
<pin id="889" dir="0" index="1" bw="11" slack="5"/>
<pin id="890" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/15 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln26_5_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_5/15 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln26_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/15 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_shl_cast_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="13" slack="0"/>
<pin id="902" dir="0" index="1" bw="11" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/15 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sub_ln26_8_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="13" slack="0"/>
<pin id="910" dir="0" index="1" bw="12" slack="0"/>
<pin id="911" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_8/15 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln24_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="2" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/16 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln24_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="2" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/16 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln26_21_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_21/16 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln26_22_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="0"/>
<pin id="932" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_22/16 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln26_14_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="0"/>
<pin id="936" dir="0" index="1" bw="5" slack="1"/>
<pin id="937" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/16 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_29_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="0"/>
<pin id="941" dir="0" index="1" bw="5" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/16 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln26_15_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="4"/>
<pin id="949" dir="0" index="1" bw="10" slack="0"/>
<pin id="950" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/16 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln26_23_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_23/16 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln26_16_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="0"/>
<pin id="959" dir="0" index="1" bw="13" slack="1"/>
<pin id="960" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_16/16 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln26_24_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="13" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_24/16 "/>
</bind>
</comp>

<comp id="967" class="1004" name="bitcast_ln34_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/21 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="6" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln34_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/21 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln34_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/21 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln34_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/21 "/>
</bind>
</comp>

<comp id="997" class="1004" name="or_ln34_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/21 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln34_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/21 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="w_sum_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="0"/>
<pin id="1012" dir="0" index="2" bw="32" slack="0"/>
<pin id="1013" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/21 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln8_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="0"/>
<pin id="1020" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="r_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="5" slack="0"/>
<pin id="1028" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln26_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="12" slack="3"/>
<pin id="1033" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="sext_ln26_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="12" slack="4"/>
<pin id="1038" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="sext_ln26_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="12" slack="5"/>
<pin id="1043" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="c_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="0"/>
<pin id="1051" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1054" class="1005" name="zext_ln14_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="f_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1067" class="1005" name="zext_ln26_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="3"/>
<pin id="1069" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="zext_ln35_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="2"/>
<pin id="1074" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="conv_out_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="15" slack="5"/>
<pin id="1081" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="add_ln21_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="2" slack="0"/>
<pin id="1089" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="sub_ln26_3_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="5" slack="1"/>
<pin id="1094" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="sub_ln26_4_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="13" slack="1"/>
<pin id="1099" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_4 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln24_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="2" slack="0"/>
<pin id="1107" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="conv_1_weights_0_add_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="9" slack="1"/>
<pin id="1112" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="1115" class="1005" name="conv_input_addr_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="1"/>
<pin id="1117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="1120" class="1005" name="conv_1_weights_0_loa_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="1125" class="1005" name="w_sum_3_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="add_ln21_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="0"/>
<pin id="1135" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="sub_ln26_5_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="5" slack="1"/>
<pin id="1140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_5 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="sub_ln26_6_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="13" slack="1"/>
<pin id="1145" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_6 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="add_ln24_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="2" slack="0"/>
<pin id="1153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="conv_1_weights_1_add_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="1"/>
<pin id="1158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_add "/>
</bind>
</comp>

<comp id="1161" class="1005" name="conv_input_addr_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="12" slack="1"/>
<pin id="1163" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="conv_1_weights_1_loa_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_loa "/>
</bind>
</comp>

<comp id="1171" class="1005" name="w_sum_3_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="add_ln21_2_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="2" slack="0"/>
<pin id="1181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="sub_ln26_7_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="5" slack="1"/>
<pin id="1186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_7 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="sub_ln26_8_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="13" slack="1"/>
<pin id="1191" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_8 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="conv_1_bias_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="5" slack="1"/>
<pin id="1196" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1202" class="1005" name="add_ln24_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="2" slack="0"/>
<pin id="1204" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="conv_1_weights_2_add_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="9" slack="1"/>
<pin id="1209" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_add "/>
</bind>
</comp>

<comp id="1212" class="1005" name="conv_input_addr_2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="1"/>
<pin id="1214" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="conv_1_weights_2_loa_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_loa "/>
</bind>
</comp>

<comp id="1222" class="1005" name="w_sum_3_2_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="conv_1_bias_load_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="62" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="99" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="106" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="125" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="159" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="264"><net_src comp="231" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="286"><net_src comp="231" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="309"><net_src comp="277" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="331"><net_src comp="277" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="354"><net_src comp="322" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="254" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="299" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="344" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="322" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="153" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="380"><net_src comp="376" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="381"><net_src comp="113" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="119" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="139" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="173" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="367" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="119" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="399"><net_src comp="376" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="405"><net_src comp="200" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="189" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="189" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="189" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="18" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="189" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="427" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="413" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="413" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="461" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="189" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="44" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="38" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="18" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="40" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="487" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="42" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="501" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="212" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="24" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="212" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="212" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="196" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="18" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="224" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="54" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="224" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="58" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="224" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="224" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="224" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="598"><net_src comp="247" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="247" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="68" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="247" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="72" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="247" pin="4"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="42" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="595" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="208" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="595" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="78" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="42" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="644" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="270" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="68" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="270" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="270" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="270" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="38" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="18" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="691" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="713"><net_src comp="678" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="722"><net_src comp="292" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="292" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="68" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="292" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="72" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="76" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="292" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="719" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="208" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="719" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="78" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="42" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="768" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="315" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="68" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="315" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="72" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="315" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="315" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="38" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="18" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="815" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="837"><net_src comp="802" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="846"><net_src comp="337" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="337" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="68" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="337" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="72" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="76" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="337" pin="4"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="42" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="859" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="843" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="208" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="843" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="887" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="78" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="42" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="900" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="892" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="360" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="68" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="360" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="72" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="360" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="360" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="38" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="934" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="18" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="951"><net_src comp="939" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="947" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="961"><net_src comp="926" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="970"><net_src comp="367" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="82" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="84" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="86" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="967" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="971" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="88" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="981" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="90" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="385" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="367" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="66" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1017"><net_src comp="1009" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="1021"><net_src comp="401" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1029"><net_src comp="413" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1034"><net_src comp="449" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1039"><net_src comp="483" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1044"><net_src comp="523" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1052"><net_src comp="533" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1057"><net_src comp="557" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1065"><net_src comp="567" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1070"><net_src comp="573" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1075"><net_src comp="577" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1082"><net_src comp="92" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1090"><net_src comp="605" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1095"><net_src comp="623" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1100"><net_src comp="660" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1108"><net_src comp="672" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1113"><net_src comp="99" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1118"><net_src comp="106" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1123"><net_src comp="113" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1128"><net_src comp="367" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1136"><net_src comp="729" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1141"><net_src comp="747" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1146"><net_src comp="784" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1154"><net_src comp="796" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1159"><net_src comp="125" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="1164"><net_src comp="132" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1169"><net_src comp="139" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1174"><net_src comp="367" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1182"><net_src comp="853" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1187"><net_src comp="871" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1192"><net_src comp="908" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1197"><net_src comp="146" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1205"><net_src comp="920" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1210"><net_src comp="159" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1215"><net_src comp="166" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1220"><net_src comp="173" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1225"><net_src comp="367" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1230"><net_src comp="153" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="367" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {21 }
 - Input state : 
	Port: conv_1 : conv_input | {6 7 11 12 16 17 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_weights_1 | {11 12 }
	Port: conv_1 : conv_1_bias | {15 20 }
	Port: conv_1 : conv_1_weights_2 | {16 17 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_10 : 1
		zext_ln26_1 : 2
		tmp_11 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		tmp_12 : 2
		zext_ln26_3 : 3
		tmp_13 : 2
		zext_ln26_4 : 3
		sub_ln26_1 : 4
		sext_ln26_1 : 5
		add_ln26_2 : 1
		tmp_14 : 2
		zext_ln26_5 : 3
		tmp_15 : 2
		zext_ln26_6 : 3
		sub_ln26_2 : 4
		sext_ln26_2 : 5
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_16 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_17 : 1
		zext_ln26_7 : 2
		sub_ln26_3 : 3
		add_ln26_1 : 2
		zext_ln26_8 : 3
		add_ln26_5 : 4
		sext_ln26_3 : 5
		trunc_ln26 : 5
		p_shl6_cast : 6
		sub_ln26_4 : 7
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_11 : 1
		zext_ln26_12 : 1
		add_ln26_7 : 2
		tmp_23_cast : 3
		add_ln26_8 : 4
		zext_ln26_13 : 5
		conv_1_weights_0_add : 6
		add_ln26_9 : 2
		zext_ln26_14 : 3
		conv_input_addr : 4
		conv_1_weights_0_loa : 7
		conv_input_load : 5
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		zext_ln21_1 : 1
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		tmp_18 : 1
		zext_ln26_9 : 2
		sub_ln26_5 : 3
		add_ln26 : 2
		zext_ln26_10 : 3
		add_ln26_6 : 4
		sext_ln26_4 : 5
		trunc_ln26_1 : 5
		p_shl8_cast : 6
		sub_ln26_6 : 7
	State 11
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_17 : 1
		zext_ln26_18 : 1
		add_ln26_11 : 2
		tmp_27_cast : 3
		add_ln26_12 : 4
		zext_ln26_19 : 5
		conv_1_weights_1_add : 6
		add_ln26_13 : 2
		zext_ln26_20 : 3
		conv_input_addr_1 : 4
		conv_1_weights_1_loa : 7
		conv_input_load_1 : 5
	State 12
		tmp_1_1 : 1
	State 13
		w_sum_3_1 : 1
	State 14
	State 15
		zext_ln21_2 : 1
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		tmp_19 : 1
		zext_ln26_15 : 2
		sub_ln26_7 : 3
		add_ln26_3 : 2
		zext_ln26_16 : 3
		add_ln26_10 : 4
		sext_ln26_5 : 5
		trunc_ln26_2 : 5
		p_shl_cast : 6
		sub_ln26_8 : 7
		conv_1_bias_load : 1
	State 16
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_21 : 1
		zext_ln26_22 : 1
		add_ln26_14 : 2
		tmp_29_cast : 3
		add_ln26_15 : 4
		zext_ln26_23 : 5
		conv_1_weights_2_add : 6
		add_ln26_16 : 2
		zext_ln26_24 : 3
		conv_input_addr_2 : 4
		conv_1_weights_2_loa : 7
		conv_input_load_2 : 5
	State 17
		tmp_1_2 : 1
	State 18
		w_sum_3_2 : 1
	State 19
	State 20
		w_sum : 1
	State 21
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_9 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_367     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_376     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_401   |    0    |    0    |    14   |
|          |       r_fu_413      |    0    |    0    |    15   |
|          |  add_ln26_2_fu_487  |    0    |    0    |    15   |
|          |       c_fu_533      |    0    |    0    |    15   |
|          |   add_ln35_fu_543   |    0    |    0    |    14   |
|          |       f_fu_567      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_585  |    0    |    0    |    21   |
|          |   add_ln21_fu_605   |    0    |    0    |    10   |
|          |  add_ln26_1_fu_629  |    0    |    0    |    15   |
|          |  add_ln26_5_fu_639  |    0    |    0    |    13   |
|          |   add_ln24_fu_672   |    0    |    0    |    10   |
|          |  add_ln26_7_fu_686  |    0    |    0    |    15   |
|          |  add_ln26_8_fu_699  |    0    |    0    |    14   |
|    add   |  add_ln26_9_fu_709  |    0    |    0    |    17   |
|          |  add_ln21_1_fu_729  |    0    |    0    |    10   |
|          |   add_ln26_fu_753   |    0    |    0    |    15   |
|          |  add_ln26_6_fu_763  |    0    |    0    |    13   |
|          |  add_ln24_1_fu_796  |    0    |    0    |    10   |
|          |  add_ln26_11_fu_810 |    0    |    0    |    15   |
|          |  add_ln26_12_fu_823 |    0    |    0    |    14   |
|          |  add_ln26_13_fu_833 |    0    |    0    |    17   |
|          |  add_ln21_2_fu_853  |    0    |    0    |    10   |
|          |  add_ln26_3_fu_877  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_887 |    0    |    0    |    13   |
|          |  add_ln24_2_fu_920  |    0    |    0    |    10   |
|          |  add_ln26_14_fu_934 |    0    |    0    |    15   |
|          |  add_ln26_15_fu_947 |    0    |    0    |    14   |
|          |  add_ln26_16_fu_957 |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_9_fu_385    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_443   |    0    |    0    |    14   |
|          |  sub_ln26_1_fu_477  |    0    |    0    |    14   |
|          |  sub_ln26_2_fu_517  |    0    |    0    |    14   |
|          |  sub_ln26_3_fu_623  |    0    |    0    |    13   |
|    sub   |  sub_ln26_4_fu_660  |    0    |    0    |    17   |
|          |  sub_ln26_5_fu_747  |    0    |    0    |    13   |
|          |  sub_ln26_6_fu_784  |    0    |    0    |    17   |
|          |  sub_ln26_7_fu_871  |    0    |    0    |    13   |
|          |  sub_ln26_8_fu_908  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_407   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_527  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_561  |    0    |    0    |    11   |
|          |   icmp_ln21_fu_599  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_666  |    0    |    0    |    8    |
|   icmp   |  icmp_ln21_1_fu_723 |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_790 |    0    |    0    |    8    |
|          |  icmp_ln21_2_fu_847 |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_914 |    0    |    0    |    8    |
|          |   icmp_ln34_fu_985  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_991 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |   w_sum_1_fu_1009   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_997   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_1003  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_10_fu_419    |    0    |    0    |    0    |
|          |    tmp_11_fu_431    |    0    |    0    |    0    |
|          |    tmp_12_fu_453    |    0    |    0    |    0    |
|          |    tmp_13_fu_465    |    0    |    0    |    0    |
|          |    tmp_14_fu_493    |    0    |    0    |    0    |
|          |    tmp_15_fu_505    |    0    |    0    |    0    |
|          |    tmp_16_fu_549    |    0    |    0    |    0    |
|bitconcatenate|    tmp_17_fu_611    |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_652 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_691 |    0    |    0    |    0    |
|          |    tmp_18_fu_735    |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_776 |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_815 |    0    |    0    |    0    |
|          |    tmp_19_fu_859    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_900  |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_939 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_427 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_439 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_461 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_473 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_501 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_513 |    0    |    0    |    0    |
|          |   zext_ln35_fu_539  |    0    |    0    |    0    |
|          |   zext_ln14_fu_557  |    0    |    0    |    0    |
|          |   zext_ln26_fu_573  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_577 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_581 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_590 |    0    |    0    |    0    |
|          |   zext_ln21_fu_595  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_619 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_635 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_678 |    0    |    0    |    0    |
|   zext   | zext_ln26_12_fu_682 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_704 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_714 |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_719 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_743 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_759 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_802 |    0    |    0    |    0    |
|          | zext_ln26_18_fu_806 |    0    |    0    |    0    |
|          | zext_ln26_19_fu_828 |    0    |    0    |    0    |
|          | zext_ln26_20_fu_838 |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_843 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_867 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_883 |    0    |    0    |    0    |
|          | zext_ln26_21_fu_926 |    0    |    0    |    0    |
|          | zext_ln26_22_fu_930 |    0    |    0    |    0    |
|          | zext_ln26_23_fu_952 |    0    |    0    |    0    |
|          | zext_ln26_24_fu_962 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln26_fu_449  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_483 |    0    |    0    |    0    |
|   sext   |  sext_ln26_2_fu_523 |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_644 |    0    |    0    |    0    |
|          |  sext_ln26_4_fu_768 |    0    |    0    |    0    |
|          |  sext_ln26_5_fu_892 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln26_fu_648  |    0    |    0    |    0    |
|   trunc  | trunc_ln26_1_fu_772 |    0    |    0    |    0    |
|          | trunc_ln26_2_fu_896 |    0    |    0    |    0    |
|          |  trunc_ln34_fu_981  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_971     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   371   |   1613  |
|----------|---------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
|conv_1_weights_1|    1   |    0   |    0   |
|conv_1_weights_2|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln21_1_reg_1133     |    2   |
|     add_ln21_2_reg_1179     |    2   |
|      add_ln21_reg_1087      |    2   |
|     add_ln24_1_reg_1151     |    2   |
|     add_ln24_2_reg_1202     |    2   |
|      add_ln24_reg_1105      |    2   |
|       add_ln8_reg_1018      |   10   |
|         c_0_reg_208         |    5   |
|          c_reg_1049         |    5   |
|        ch_0_0_reg_266       |    2   |
|        ch_0_1_reg_311       |    2   |
|        ch_0_2_reg_356       |    2   |
|  conv_1_bias_addr_reg_1194  |    5   |
|  conv_1_bias_load_reg_1227  |   32   |
|conv_1_weights_0_add_reg_1110|    9   |
|conv_1_weights_0_loa_reg_1120|   32   |
|conv_1_weights_1_add_reg_1156|    9   |
|conv_1_weights_1_loa_reg_1166|   32   |
|conv_1_weights_2_add_reg_1207|    9   |
|conv_1_weights_2_loa_reg_1217|   32   |
|  conv_input_addr_1_reg_1161 |   12   |
|  conv_input_addr_2_reg_1212 |   12   |
|   conv_input_addr_reg_1115  |   12   |
|    conv_out_addr_reg_1079   |   15   |
|         f_0_reg_220         |    6   |
|          f_reg_1062         |    6   |
|       phi_mul_reg_196       |   10   |
|         r_0_reg_185         |    5   |
|          r_reg_1026         |    5   |
|           reg_391           |   32   |
|           reg_396           |   32   |
|     sext_ln26_1_reg_1036    |   12   |
|     sext_ln26_2_reg_1041    |   12   |
|      sext_ln26_reg_1031     |   12   |
|     sub_ln26_3_reg_1092     |    5   |
|     sub_ln26_4_reg_1097     |   13   |
|     sub_ln26_5_reg_1138     |    5   |
|     sub_ln26_6_reg_1143     |   13   |
|     sub_ln26_7_reg_1184     |    5   |
|     sub_ln26_8_reg_1189     |   13   |
|      w_sum_1_0_reg_231      |   32   |
|      w_sum_1_1_reg_277      |   32   |
|      w_sum_1_2_reg_322      |   32   |
|      w_sum_2_0_reg_254      |   32   |
|      w_sum_2_1_reg_299      |   32   |
|      w_sum_2_2_reg_344      |   32   |
|      w_sum_3_1_reg_1171     |   32   |
|      w_sum_3_2_reg_1222     |   32   |
|       w_sum_3_reg_1125      |   32   |
|        wc_0_0_reg_243       |    2   |
|        wc_0_1_reg_288       |    2   |
|        wc_0_2_reg_333       |    2   |
|      zext_ln14_reg_1054     |   16   |
|      zext_ln26_reg_1067     |   64   |
|     zext_ln35_1_reg_1072    |   10   |
+-----------------------------+--------+
|            Total            |   819  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_119 |  p0  |   6  |  12  |   72   ||    33   |
| grp_access_fu_139 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul_reg_196  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_208    |  p0  |   2  |   5  |   10   ||    9    |
| w_sum_1_0_reg_231 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_367    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_367    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_376    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_376    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   742  ||  21.777 ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1613  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   180  |
|  Register |    -   |    -   |    -   |   819  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   21   |  1190  |  1793  |
+-----------+--------+--------+--------+--------+--------+
