# vsim -coverage -l counter_control_timer_div_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit counter_control_timer_div_check.ucdb; log -r /*;run -all" 
# Start time: 21:05:44 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../rtl/timer_top.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'i_inst'.  Expected 7, found 6.
# ** Warning: ../rtl/timer_top.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'clear'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit counter_control_timer_div_check.ucdb
#  log -r /*
# run -all
# =======================================================================================================
#                               COUNTER CONTROL TIMER_EN && DIV_EN CHECK                                 
# =======================================================================================================
# =======================================================================================================
#                                                FAIL CASE                                               
# =======================================================================================================
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =        535:    rdata = 32'h00000000 at paddr 12'h004                                                      
#  t =        535:    div_en = 0 , timer_en = 0                                                                   
#  t =        535:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =        535:    timer_en is disabled. Counter does not count                                               
#  t =       1035:    [PASS]     : cnt_en based on system clock                                                  
#  t =       1035:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       1585:    rdata = 32'h00000000 at paddr 12'h008                                                      
#  t =       1585:    div_en = 0 , timer_en = 0                                                                   
#  t =       1585:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =       1585:    timer_en is disabled. Counter does not count                                               
#  t =       2085:    [PASS]     : cnt_en based on system clock                                                  
#  t =       2085:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       2635:    rdata = 32'h00000000 at paddr 12'h008                                                      
#  t =       2635:    div_en = 0 , timer_en = 0                                                                   
#  t =       2635:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =       2635:    timer_en is disabled. Counter does not count                                               
#  t =       3135:    [PASS]     : cnt_en based on system clock                                                  
#  t =       3135:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       3685:    rdata = 32'h00000000 at paddr 12'h008                                                      
#  t =       3685:    div_en = 0 , timer_en = 0                                                                   
#  t =       3685:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =       3685:    timer_en is disabled. Counter does not count                                               
#  t =       4185:    [PASS]     : cnt_en based on system clock                                                  
#  t =       4185:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# =======================================================================================================
#                                               SUCCESS CASE                                             
# =======================================================================================================
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       4735:    rdata = 32'h00000000 at paddr 12'h000                                                      
#  t =       4735:    div_en = 0 , timer_en = 0                                                                   
#  t =       4735:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =       4735:    timer_en is disabled. Counter does not count                                               
#  t =       5235:    [PASS]     : cnt_en based on system clock                                                  
#  t =       5235:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       5785:    rdata = 32'h00000001 at paddr 12'h000                                                      
#  t =       5785:    div_en = 0 , time r_en = 1                                                                  
#  t =       5785:    div_en   is disabled. Counter counts with normal speed based on system clock               
#  t =       5785:    timer_en is enabled . Counter starts counting                                              
#  t =       6285:    [PASS]     : cnt_en based on system clock                                                  
#  t =       6285:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000001111 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       6835:    rdata = 32'h00000102 at paddr 12'h000                                                      
#  t =       6835:    div_en = 1 , timer_en = 0                                                                  
#  t =       6835:    div_en   is enabled . The counting speed of counter is controlled based on div_val         
#  t =       6835:    timer_en is disabled. Counter does not count                                               
#  t =       7335:    [PASS]     : cnt_en based on div_val                                                       
#  t =       7335:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000000 
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       7885:    rdata = 32'h00000203 at paddr 12'h000                                                      
#  t =       7885:    div_en = 1 , timer_en = 1                                                                  
#  t =       7885:    div_en   is enabled. The counting speed of counter is controlled based on div_val          
#  t =       7885:    timer_en is enabled. Counter starts counting                                               
#  t =       8385:    [PASS]     : cnt_en based on div_val                                                       
#  t =       8385:    [PASS]     : count  = 64'b0000000000000000000000000000000000000000000000000000000000000011  
# 
# ===============================================================================================
# ======================[  COUNTER CONTROL DIV_EN && TIMER_EN CHECK  ]===========================
# ===============================================================================================
# 
#  t =       8935:    rdata = 32'h0000000X at paddr 12'h000                                                      
#  t =       8935:    [FAIL]   :    div_en && timer_en could not be 1'bx                                         
# ** Note: $finish    : ../tb/test_bench.v(50)
#    Time: 9175 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 21:05:45 on Apr 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
