

================================================================
== Vitis HLS Report for 'top_Pipeline_2'
================================================================
* Date:           Sat Apr 12 12:19:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.724 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     49|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln740_fu_54_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln741_fu_48_p2  |      icmp|   0|  0|  12|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           6|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx1492_load  |   9|          2|    3|          6|
    |idx1492_fu_36                  |   9|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |idx1492_fu_36  |  3|   0|    3|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  5|   0|    5|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    top_Pipeline_2|  return value|
|biases_l2_10_out         |  out|   25|      ap_vld|  biases_l2_10_out|       pointer|
|biases_l2_10_out_ap_vld  |  out|    1|      ap_vld|  biases_l2_10_out|       pointer|
|biases_l2_9_out          |  out|   25|      ap_vld|   biases_l2_9_out|       pointer|
|biases_l2_9_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_9_out|       pointer|
|biases_l2_8_out          |  out|   25|      ap_vld|   biases_l2_8_out|       pointer|
|biases_l2_8_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_8_out|       pointer|
|biases_l2_7_out          |  out|   25|      ap_vld|   biases_l2_7_out|       pointer|
|biases_l2_7_out_ap_vld   |  out|    1|      ap_vld|   biases_l2_7_out|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx1492 = alloca i32 1"   --->   Operation 4 'alloca' 'idx1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln0 = store i3 0, i3 %idx1492"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i.i597"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx1492_load = load i3 %idx1492" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 7 'load' 'idx1492_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.74ns)   --->   "%icmp_ln741 = icmp_eq  i3 %idx1492_load, i3 4" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 8 'icmp' 'icmp_ln741' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 9 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.74ns)   --->   "%add_ln740 = add i3 %idx1492_load, i3 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 10 'add' 'add_ln740' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln741, void %for.inc.i.i.i597.split, void %_ZNSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm4EE4fillERKS3_.exit.exitStub" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 11 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln741 = trunc i3 %idx1492_load" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 12 'trunc' 'trunc_ln741' <Predicate = (!icmp_ln741)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln742 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 13 'specpipeline' 'specpipeline_ln742' <Predicate = (!icmp_ln741)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.03ns)   --->   "%switch_ln742 = switch i2 %trunc_ln741, void %__first.addr.0.0.0.0.i.i.i5931502.case.3, i2 0, void %for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge, i2 1, void %for.inc.i.i.i597.split.__first.addr.0.0.0.0.i.i.i5931502.exit_crit_edge6, i2 2, void %__first.addr.0.0.0.0.i.i.i5931502.case.2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 14 'switch' 'switch_ln742' <Predicate = (!icmp_ln741)> <Delay = 1.03>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln0 = store i25 0, i25 %biases_l2_7_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = (!icmp_ln741 & trunc_ln741 == 2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 16 'br' 'br_ln742' <Predicate = (!icmp_ln741 & trunc_ln741 == 2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln0 = store i25 0, i25 %biases_l2_8_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!icmp_ln741 & trunc_ln741 == 1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 18 'br' 'br_ln742' <Predicate = (!icmp_ln741 & trunc_ln741 == 1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln0 = store i25 0, i25 %biases_l2_9_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!icmp_ln741 & trunc_ln741 == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 20 'br' 'br_ln742' <Predicate = (!icmp_ln741 & trunc_ln741 == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln0 = store i25 0, i25 %biases_l2_10_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!icmp_ln741 & trunc_ln741 == 3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln742 = br void %__first.addr.0.0.0.0.i.i.i5931502.exit" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:742->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 22 'br' 'br_ln742' <Predicate = (!icmp_ln741 & trunc_ln741 == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln740 = store i3 %add_ln740, i3 %idx1492" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 23 'store' 'store_ln740' <Predicate = (!icmp_ln741)> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln740 = br void %for.inc.i.i.i597" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117->../top.cpp:72]   --->   Operation 24 'br' 'br_ln740' <Predicate = (!icmp_ln741)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln741)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases_l2_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ biases_l2_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ biases_l2_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ biases_l2_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx1492               (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
idx1492_load          (load             ) [ 00]
icmp_ln741            (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln740             (add              ) [ 00]
br_ln740              (br               ) [ 00]
trunc_ln741           (trunc            ) [ 01]
specpipeline_ln742    (specpipeline     ) [ 00]
switch_ln742          (switch           ) [ 00]
store_ln0             (store            ) [ 00]
br_ln742              (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln742              (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln742              (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln742              (br               ) [ 00]
store_ln740           (store            ) [ 00]
br_ln740              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases_l2_10_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l2_10_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biases_l2_9_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l2_9_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="biases_l2_8_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l2_8_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases_l2_7_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l2_7_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="idx1492_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx1492/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="store_ln0_store_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="3" slack="0"/>
<pin id="43" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="idx1492_load_load_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="0"/>
<pin id="47" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx1492_load/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="icmp_ln741_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln741/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add_ln740_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln741_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln741/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="25" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="25" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="25" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="25" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln740_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln740/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="idx1492_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx1492 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="52"><net_src comp="45" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="45" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="45" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="54" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases_l2_10_out | {1 }
	Port: biases_l2_9_out | {1 }
	Port: biases_l2_8_out | {1 }
	Port: biases_l2_7_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		idx1492_load : 1
		icmp_ln741 : 2
		add_ln740 : 2
		br_ln740 : 3
		trunc_ln741 : 2
		switch_ln742 : 3
		store_ln740 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln741_fu_48 |    0    |    10   |
|----------|-------------------|---------|---------|
|    add   |  add_ln740_fu_54  |    0    |    10   |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln741_fu_60 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    20   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|idx1492_reg_93|    3   |
+--------------+--------+
|     Total    |    3   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   20   |
+-----------+--------+--------+
