{"vcs1":{"timestamp_begin":1745911019.648393632, "rt":0.90, "ut":0.27, "st":0.08}}
{"vcselab":{"timestamp_begin":1745911020.610448829, "rt":0.53, "ut":0.20, "st":0.05}}
{"link":{"timestamp_begin":1745911021.266445359, "rt":0.44, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745911019.415933089}
{"VCS_COMP_START_TIME": 1745911019.415933089}
{"VCS_COMP_END_TIME": 1745911021.834710721}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263880}}
{"vcselab": {"peak_mem": 140056}}
