# UART-Design-simulation-using-verilog

<h1>Introduction to Serial Communication </h1>


https://user-images.githubusercontent.com/106643865/198865937-e41e8f72-98ab-494b-b092-eaba92b038fd.mp4

