{
  "module_name": "cs42l42.h",
  "hash_id": "59ea1c8cefcf59d24f97bd8686cc99679d21c29d0b43e1cf05b579a80f6b2e2f",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/cs42l42.h",
  "human_readable_source": " \n \n\n#ifndef __CS42L42_H\n#define __CS42L42_H\n\n#define CS42L42_PAGE_REGISTER\t0x00\t \n#define CS42L42_WIN_START\t0x00\n#define CS42L42_WIN_LEN\t\t0x100\n#define CS42L42_RANGE_MIN\t0x00\n#define CS42L42_RANGE_MAX\t0x7F\n\n#define CS42L42_PAGE_10\t\t0x1000\n#define CS42L42_PAGE_11\t\t0x1100\n#define CS42L42_PAGE_12\t\t0x1200\n#define CS42L42_PAGE_13\t\t0x1300\n#define CS42L42_PAGE_15\t\t0x1500\n#define CS42L42_PAGE_19\t\t0x1900\n#define CS42L42_PAGE_1B\t\t0x1B00\n#define CS42L42_PAGE_1C\t\t0x1C00\n#define CS42L42_PAGE_1D\t\t0x1D00\n#define CS42L42_PAGE_1F\t\t0x1F00\n#define CS42L42_PAGE_20\t\t0x2000\n#define CS42L42_PAGE_21\t\t0x2100\n#define CS42L42_PAGE_23\t\t0x2300\n#define CS42L42_PAGE_24\t\t0x2400\n#define CS42L42_PAGE_25\t\t0x2500\n#define CS42L42_PAGE_26\t\t0x2600\n#define CS42L42_PAGE_27\t\t0x2700\n#define CS42L42_PAGE_28\t\t0x2800\n#define CS42L42_PAGE_29\t\t0x2900\n#define CS42L42_PAGE_2A\t\t0x2A00\n#define CS42L42_PAGE_30\t\t0x3000\n\n#define CS42L42_CHIP_ID\t\t0x42A42\n#define CS42L83_CHIP_ID\t\t0x42A83\n\n \n#define CS42L42_DEVID_AB\t\t(CS42L42_PAGE_10 + 0x01)\n#define CS42L42_DEVID_CD\t\t(CS42L42_PAGE_10 + 0x02)\n#define CS42L42_DEVID_E\t\t\t(CS42L42_PAGE_10 + 0x03)\n#define CS42L42_FABID\t\t\t(CS42L42_PAGE_10 + 0x04)\n#define CS42L42_REVID\t\t\t(CS42L42_PAGE_10 + 0x05)\n#define CS42L42_FRZ_CTL\t\t\t(CS42L42_PAGE_10 + 0x06)\n\n#define CS42L42_SRC_CTL\t\t\t(CS42L42_PAGE_10 + 0x07)\n#define CS42L42_SRC_BYPASS_DAC_SHIFT\t1\n#define CS42L42_SRC_BYPASS_DAC_MASK\t(1 << CS42L42_SRC_BYPASS_DAC_SHIFT)\n\n#define CS42L42_MCLK_STATUS\t\t(CS42L42_PAGE_10 + 0x08)\n\n#define CS42L42_MCLK_CTL\t\t(CS42L42_PAGE_10 + 0x09)\n#define CS42L42_INTERNAL_FS_SHIFT\t1\n#define CS42L42_INTERNAL_FS_MASK\t(1 << CS42L42_INTERNAL_FS_SHIFT)\n\n#define CS42L42_SFTRAMP_RATE\t\t(CS42L42_PAGE_10 + 0x0A)\n#define CS42L42_SLOW_START_ENABLE\t(CS42L42_PAGE_10 + 0x0B)\n#define CS42L42_SLOW_START_EN_MASK\tGENMASK(6, 4)\n#define CS42L42_SLOW_START_EN_SHIFT\t4\n#define CS42L42_I2C_DEBOUNCE\t\t(CS42L42_PAGE_10 + 0x0E)\n#define CS42L42_I2C_STRETCH\t\t(CS42L42_PAGE_10 + 0x0F)\n#define CS42L42_I2C_TIMEOUT\t\t(CS42L42_PAGE_10 + 0x10)\n\n \n#define CS42L42_PWR_CTL1\t\t(CS42L42_PAGE_11 + 0x01)\n#define CS42L42_ASP_DAO_PDN_SHIFT\t7\n#define CS42L42_ASP_DAO_PDN_MASK\t(1 << CS42L42_ASP_DAO_PDN_SHIFT)\n#define CS42L42_ASP_DAI_PDN_SHIFT\t6\n#define CS42L42_ASP_DAI_PDN_MASK\t(1 << CS42L42_ASP_DAI_PDN_SHIFT)\n#define CS42L42_MIXER_PDN_SHIFT\t\t5\n#define CS42L42_MIXER_PDN_MASK\t\t(1 << CS42L42_MIXER_PDN_SHIFT)\n#define CS42L42_EQ_PDN_SHIFT\t\t4\n#define CS42L42_EQ_PDN_MASK\t\t(1 << CS42L42_EQ_PDN_SHIFT)\n#define CS42L42_HP_PDN_SHIFT\t\t3\n#define CS42L42_HP_PDN_MASK\t\t(1 << CS42L42_HP_PDN_SHIFT)\n#define CS42L42_ADC_PDN_SHIFT\t\t2\n#define CS42L42_ADC_PDN_MASK\t\t(1 << CS42L42_ADC_PDN_SHIFT)\n#define CS42L42_PDN_ALL_SHIFT\t\t0\n#define CS42L42_PDN_ALL_MASK\t\t(1 << CS42L42_PDN_ALL_SHIFT)\n\n#define CS42L42_PWR_CTL2\t\t(CS42L42_PAGE_11 + 0x02)\n#define CS42L42_ADC_SRC_PDNB_SHIFT\t0\n#define CS42L42_ADC_SRC_PDNB_MASK\t(1 << CS42L42_ADC_SRC_PDNB_SHIFT)\n#define CS42L42_DAC_SRC_PDNB_SHIFT\t1\n#define CS42L42_DAC_SRC_PDNB_MASK\t(1 << CS42L42_DAC_SRC_PDNB_SHIFT)\n#define CS42L42_ASP_DAI1_PDN_SHIFT\t2\n#define CS42L42_ASP_DAI1_PDN_MASK\t(1 << CS42L42_ASP_DAI1_PDN_SHIFT)\n#define CS42L42_SRC_PDN_OVERRIDE_SHIFT\t3\n#define CS42L42_SRC_PDN_OVERRIDE_MASK\t(1 << CS42L42_SRC_PDN_OVERRIDE_SHIFT)\n#define CS42L42_DISCHARGE_FILT_SHIFT\t4\n#define CS42L42_DISCHARGE_FILT_MASK\t(1 << CS42L42_DISCHARGE_FILT_SHIFT)\n\n#define CS42L42_PWR_CTL3\t\t\t(CS42L42_PAGE_11 + 0x03)\n#define CS42L42_RING_SENSE_PDNB_SHIFT\t\t1\n#define CS42L42_RING_SENSE_PDNB_MASK\t\t(1 << CS42L42_RING_SENSE_PDNB_SHIFT)\n#define CS42L42_VPMON_PDNB_SHIFT\t\t2\n#define CS42L42_VPMON_PDNB_MASK\t\t\t(1 << CS42L42_VPMON_PDNB_SHIFT)\n#define CS42L42_SW_CLK_STP_STAT_SEL_SHIFT\t5\n#define CS42L42_SW_CLK_STP_STAT_SEL_MASK\t(3 << CS42L42_SW_CLK_STP_STAT_SEL_SHIFT)\n\n#define CS42L42_RSENSE_CTL1\t\t\t(CS42L42_PAGE_11 + 0x04)\n#define CS42L42_RS_TRIM_R_SHIFT\t\t\t0\n#define CS42L42_RS_TRIM_R_MASK\t\t\t(1 << CS42L42_RS_TRIM_R_SHIFT)\n#define CS42L42_RS_TRIM_T_SHIFT\t\t\t1\n#define CS42L42_RS_TRIM_T_MASK\t\t\t(1 << CS42L42_RS_TRIM_T_SHIFT)\n#define CS42L42_HPREF_RS_SHIFT\t\t\t2\n#define CS42L42_HPREF_RS_MASK\t\t\t(1 << CS42L42_HPREF_RS_SHIFT)\n#define CS42L42_HSBIAS_FILT_REF_RS_SHIFT\t3\n#define CS42L42_HSBIAS_FILT_REF_RS_MASK\t\t(1 << CS42L42_HSBIAS_FILT_REF_RS_SHIFT)\n#define CS42L42_RING_SENSE_PU_HIZ_SHIFT\t\t6\n#define CS42L42_RING_SENSE_PU_HIZ_MASK\t\t(1 << CS42L42_RING_SENSE_PU_HIZ_SHIFT)\n\n#define CS42L42_RSENSE_CTL2\t\t(CS42L42_PAGE_11 + 0x05)\n#define CS42L42_TS_RS_GATE_SHIFT\t7\n#define CS42L42_TS_RS_GATE_MAS\t\t(1 << CS42L42_TS_RS_GATE_SHIFT)\n\n#define CS42L42_OSC_SWITCH\t\t(CS42L42_PAGE_11 + 0x07)\n#define CS42L42_SCLK_PRESENT_SHIFT\t0\n#define CS42L42_SCLK_PRESENT_MASK\t(1 << CS42L42_SCLK_PRESENT_SHIFT)\n\n#define CS42L42_OSC_SWITCH_STATUS\t(CS42L42_PAGE_11 + 0x09)\n#define CS42L42_OSC_SW_SEL_STAT_SHIFT\t0\n#define CS42L42_OSC_SW_SEL_STAT_MASK\t(3 << CS42L42_OSC_SW_SEL_STAT_SHIFT)\n#define CS42L42_OSC_PDNB_STAT_SHIFT\t2\n#define CS42L42_OSC_PDNB_STAT_MASK\t(1 << CS42L42_OSC_SW_SEL_STAT_SHIFT)\n\n#define CS42L42_RSENSE_CTL3\t\t\t(CS42L42_PAGE_11 + 0x12)\n#define CS42L42_RS_RISE_DBNCE_TIME_SHIFT\t0\n#define CS42L42_RS_RISE_DBNCE_TIME_MASK\t\t(7 << CS42L42_RS_RISE_DBNCE_TIME_SHIFT)\n#define CS42L42_RS_FALL_DBNCE_TIME_SHIFT\t3\n#define CS42L42_RS_FALL_DBNCE_TIME_MASK\t\t(7 << CS42L42_RS_FALL_DBNCE_TIME_SHIFT)\n#define CS42L42_RS_PU_EN_SHIFT\t\t\t6\n#define CS42L42_RS_PU_EN_MASK\t\t\t(1 << CS42L42_RS_PU_EN_SHIFT)\n#define CS42L42_RS_INV_SHIFT\t\t\t7\n#define CS42L42_RS_INV_MASK\t\t\t(1 << CS42L42_RS_INV_SHIFT)\n\n#define CS42L42_TSENSE_CTL\t\t\t(CS42L42_PAGE_11 + 0x13)\n#define CS42L42_TS_RISE_DBNCE_TIME_SHIFT\t0\n#define CS42L42_TS_RISE_DBNCE_TIME_MASK\t\t(7 << CS42L42_TS_RISE_DBNCE_TIME_SHIFT)\n#define CS42L42_TS_FALL_DBNCE_TIME_SHIFT\t3\n#define CS42L42_TS_FALL_DBNCE_TIME_MASK\t\t(7 << CS42L42_TS_FALL_DBNCE_TIME_SHIFT)\n#define CS42L42_TS_INV_SHIFT\t\t\t7\n#define CS42L42_TS_INV_MASK\t\t\t(1 << CS42L42_TS_INV_SHIFT)\n\n#define CS42L42_TSRS_INT_DISABLE\t(CS42L42_PAGE_11 + 0x14)\n#define CS42L42_D_RS_PLUG_DBNC_SHIFT\t0\n#define CS42L42_D_RS_PLUG_DBNC_MASK\t(1 << CS42L42_D_RS_PLUG_DBNC_SHIFT)\n#define CS42L42_D_RS_UNPLUG_DBNC_SHIFT\t1\n#define CS42L42_D_RS_UNPLUG_DBNC_MASK\t(1 << CS42L42_D_RS_UNPLUG_DBNC_SHIFT)\n#define CS42L42_D_TS_PLUG_DBNC_SHIFT\t2\n#define CS42L42_D_TS_PLUG_DBNC_MASK\t(1 << CS42L42_D_TS_PLUG_DBNC_SHIFT)\n#define CS42L42_D_TS_UNPLUG_DBNC_SHIFT\t3\n#define CS42L42_D_TS_UNPLUG_DBNC_MASK\t(1 << CS42L42_D_TS_UNPLUG_DBNC_SHIFT)\n\n#define CS42L42_TRSENSE_STATUS\t\t(CS42L42_PAGE_11 + 0x15)\n#define CS42L42_RS_PLUG_DBNC_SHIFT\t0\n#define CS42L42_RS_PLUG_DBNC_MASK\t(1 << CS42L42_RS_PLUG_DBNC_SHIFT)\n#define CS42L42_RS_UNPLUG_DBNC_SHIFT\t1\n#define CS42L42_RS_UNPLUG_DBNC_MASK\t(1 << CS42L42_RS_UNPLUG_DBNC_SHIFT)\n#define CS42L42_TS_PLUG_DBNC_SHIFT\t2\n#define CS42L42_TS_PLUG_DBNC_MASK\t(1 << CS42L42_TS_PLUG_DBNC_SHIFT)\n#define CS42L42_TS_UNPLUG_DBNC_SHIFT\t3\n#define CS42L42_TS_UNPLUG_DBNC_MASK\t(1 << CS42L42_TS_UNPLUG_DBNC_SHIFT)\n\n#define CS42L42_HSDET_CTL1\t\t(CS42L42_PAGE_11 + 0x1F)\n#define CS42L42_HSDET_COMP1_LVL_SHIFT\t0\n#define CS42L42_HSDET_COMP1_LVL_MASK\t(15 << CS42L42_HSDET_COMP1_LVL_SHIFT)\n#define CS42L42_HSDET_COMP2_LVL_SHIFT\t4\n#define CS42L42_HSDET_COMP2_LVL_MASK\t(15 << CS42L42_HSDET_COMP2_LVL_SHIFT)\n\n#define CS42L42_HSDET_COMP1_LVL_VAL\t12  \n#define CS42L42_HSDET_COMP2_LVL_VAL\t2   \n#define CS42L42_HSDET_COMP1_LVL_DEFAULT\t7   \n#define CS42L42_HSDET_COMP2_LVL_DEFAULT\t7   \n\n#define CS42L42_HSDET_CTL2\t\t(CS42L42_PAGE_11 + 0x20)\n#define CS42L42_HSDET_AUTO_TIME_SHIFT\t0\n#define CS42L42_HSDET_AUTO_TIME_MASK\t(3 << CS42L42_HSDET_AUTO_TIME_SHIFT)\n#define CS42L42_HSBIAS_REF_SHIFT\t3\n#define CS42L42_HSBIAS_REF_MASK\t\t(1 << CS42L42_HSBIAS_REF_SHIFT)\n#define CS42L42_HSDET_SET_SHIFT\t\t4\n#define CS42L42_HSDET_SET_MASK\t\t(3 << CS42L42_HSDET_SET_SHIFT)\n#define CS42L42_HSDET_CTRL_SHIFT\t6\n#define CS42L42_HSDET_CTRL_MASK\t\t(3 << CS42L42_HSDET_CTRL_SHIFT)\n\n#define CS42L42_HS_SWITCH_CTL\t\t(CS42L42_PAGE_11 + 0x21)\n#define CS42L42_SW_GNDHS_HS4_SHIFT\t0\n#define CS42L42_SW_GNDHS_HS4_MASK\t(1 << CS42L42_SW_GNDHS_HS4_SHIFT)\n#define CS42L42_SW_GNDHS_HS3_SHIFT\t1\n#define CS42L42_SW_GNDHS_HS3_MASK\t(1 << CS42L42_SW_GNDHS_HS3_SHIFT)\n#define CS42L42_SW_HSB_HS4_SHIFT\t2\n#define CS42L42_SW_HSB_HS4_MASK\t\t(1 << CS42L42_SW_HSB_HS4_SHIFT)\n#define CS42L42_SW_HSB_HS3_SHIFT\t3\n#define CS42L42_SW_HSB_HS3_MASK\t\t(1 << CS42L42_SW_HSB_HS3_SHIFT)\n#define CS42L42_SW_HSB_FILT_HS4_SHIFT\t4\n#define CS42L42_SW_HSB_FILT_HS4_MASK\t(1 << CS42L42_SW_HSB_FILT_HS4_SHIFT)\n#define CS42L42_SW_HSB_FILT_HS3_SHIFT\t5\n#define CS42L42_SW_HSB_FILT_HS3_MASK\t(1 << CS42L42_SW_HSB_FILT_HS3_SHIFT)\n#define CS42L42_SW_REF_HS4_SHIFT\t6\n#define CS42L42_SW_REF_HS4_MASK\t\t(1 << CS42L42_SW_REF_HS4_SHIFT)\n#define CS42L42_SW_REF_HS3_SHIFT\t7\n#define CS42L42_SW_REF_HS3_MASK\t\t(1 << CS42L42_SW_REF_HS3_SHIFT)\n\n#define CS42L42_HS_DET_STATUS\t\t(CS42L42_PAGE_11 + 0x24)\n#define CS42L42_HSDET_TYPE_SHIFT\t0\n#define CS42L42_HSDET_TYPE_MASK\t\t(3 << CS42L42_HSDET_TYPE_SHIFT)\n#define CS42L42_HSDET_COMP1_OUT_SHIFT\t6\n#define CS42L42_HSDET_COMP1_OUT_MASK\t(1 << CS42L42_HSDET_COMP1_OUT_SHIFT)\n#define CS42L42_HSDET_COMP2_OUT_SHIFT\t7\n#define CS42L42_HSDET_COMP2_OUT_MASK\t(1 << CS42L42_HSDET_COMP2_OUT_SHIFT)\n#define CS42L42_PLUG_CTIA\t\t0\n#define CS42L42_PLUG_OMTP\t\t1\n#define CS42L42_PLUG_HEADPHONE\t\t2\n#define CS42L42_PLUG_INVALID\t\t3\n\n#define CS42L42_HSDET_SW_COMP1\t\t((0 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS3_SHIFT))\n#define CS42L42_HSDET_SW_COMP2\t\t((1 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_REF_HS3_SHIFT))\n#define CS42L42_HSDET_SW_TYPE1\t\t((0 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS3_SHIFT))\n#define CS42L42_HSDET_SW_TYPE2\t\t((1 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_REF_HS3_SHIFT))\n#define CS42L42_HSDET_SW_TYPE3\t\t((1 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS3_SHIFT))\n#define CS42L42_HSDET_SW_TYPE4\t\t((0 << CS42L42_SW_GNDHS_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_GNDHS_HS3_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_HS4_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_HSB_FILT_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_HSB_FILT_HS3_SHIFT) | \\\n\t\t\t\t\t (0 << CS42L42_SW_REF_HS4_SHIFT) | \\\n\t\t\t\t\t (1 << CS42L42_SW_REF_HS3_SHIFT))\n\n#define CS42L42_HSDET_COMP_TYPE1\t1\n#define CS42L42_HSDET_COMP_TYPE2\t2\n#define CS42L42_HSDET_COMP_TYPE3\t0\n#define CS42L42_HSDET_COMP_TYPE4\t3\n\n#define CS42L42_HS_CLAMP_DISABLE\t(CS42L42_PAGE_11 + 0x29)\n#define CS42L42_HS_CLAMP_DISABLE_SHIFT\t0\n#define CS42L42_HS_CLAMP_DISABLE_MASK\t(1 << CS42L42_HS_CLAMP_DISABLE_SHIFT)\n\n \n#define CS42L42_MCLK_SRC_SEL\t\t(CS42L42_PAGE_12 + 0x01)\n#define CS42L42_MCLKDIV_SHIFT\t\t1\n#define CS42L42_MCLKDIV_MASK\t\t(1 << CS42L42_MCLKDIV_SHIFT)\n#define CS42L42_MCLK_SRC_SEL_SHIFT\t0\n#define CS42L42_MCLK_SRC_SEL_MASK\t(1 << CS42L42_MCLK_SRC_SEL_SHIFT)\n\n#define CS42L42_SPDIF_CLK_CFG\t\t(CS42L42_PAGE_12 + 0x02)\n#define CS42L42_FSYNC_PW_LOWER\t\t(CS42L42_PAGE_12 + 0x03)\n\n#define CS42L42_FSYNC_PW_UPPER\t\t\t(CS42L42_PAGE_12 + 0x04)\n#define CS42L42_FSYNC_PULSE_WIDTH_SHIFT\t\t0\n#define CS42L42_FSYNC_PULSE_WIDTH_MASK\t\t(0xff << \\\n\t\t\t\t\tCS42L42_FSYNC_PULSE_WIDTH_SHIFT)\n\n#define CS42L42_FSYNC_P_LOWER\t\t(CS42L42_PAGE_12 + 0x05)\n\n#define CS42L42_FSYNC_P_UPPER\t\t(CS42L42_PAGE_12 + 0x06)\n#define CS42L42_FSYNC_PERIOD_SHIFT\t0\n#define CS42L42_FSYNC_PERIOD_MASK\t(0xff << CS42L42_FSYNC_PERIOD_SHIFT)\n\n#define CS42L42_ASP_CLK_CFG\t\t(CS42L42_PAGE_12 + 0x07)\n#define CS42L42_ASP_SCLK_EN_SHIFT\t5\n#define CS42L42_ASP_SCLK_EN_MASK\t(1 << CS42L42_ASP_SCLK_EN_SHIFT)\n#define CS42L42_ASP_MASTER_MODE\t\t0x01\n#define CS42L42_ASP_SLAVE_MODE\t\t0x00\n#define CS42L42_ASP_MODE_SHIFT\t\t4\n#define CS42L42_ASP_MODE_MASK\t\t(1 << CS42L42_ASP_MODE_SHIFT)\n#define CS42L42_ASP_SCPOL_SHIFT\t\t2\n#define CS42L42_ASP_SCPOL_MASK\t\t(3 << CS42L42_ASP_SCPOL_SHIFT)\n#define CS42L42_ASP_SCPOL_NOR\t\t3\n#define CS42L42_ASP_LCPOL_SHIFT\t\t0\n#define CS42L42_ASP_LCPOL_MASK\t\t(3 << CS42L42_ASP_LCPOL_SHIFT)\n#define CS42L42_ASP_LCPOL_INV\t\t3\n\n#define CS42L42_ASP_FRM_CFG\t\t(CS42L42_PAGE_12 + 0x08)\n#define CS42L42_ASP_STP_SHIFT\t\t4\n#define CS42L42_ASP_STP_MASK\t\t(1 << CS42L42_ASP_STP_SHIFT)\n#define CS42L42_ASP_5050_SHIFT\t\t3\n#define CS42L42_ASP_5050_MASK\t\t(1 << CS42L42_ASP_5050_SHIFT)\n#define CS42L42_ASP_FSD_SHIFT\t\t0\n#define CS42L42_ASP_FSD_MASK\t\t(7 << CS42L42_ASP_FSD_SHIFT)\n#define CS42L42_ASP_FSD_0_5\t\t1\n#define CS42L42_ASP_FSD_1_0\t\t2\n#define CS42L42_ASP_FSD_1_5\t\t3\n#define CS42L42_ASP_FSD_2_0\t\t4\n\n#define CS42L42_FS_RATE_EN\t\t(CS42L42_PAGE_12 + 0x09)\n#define CS42L42_FS_EN_SHIFT\t\t0\n#define CS42L42_FS_EN_MASK\t\t(0xf << CS42L42_FS_EN_SHIFT)\n#define CS42L42_FS_EN_IASRC_96K\t\t0x1\n#define CS42L42_FS_EN_OASRC_96K\t\t0x2\n\n#define CS42L42_IN_ASRC_CLK\t\t(CS42L42_PAGE_12 + 0x0A)\n#define CS42L42_CLK_IASRC_SEL_SHIFT\t0\n#define CS42L42_CLK_IASRC_SEL_MASK\t(1 << CS42L42_CLK_IASRC_SEL_SHIFT)\n#define CS42L42_CLK_IASRC_SEL_6\t\t0\n#define CS42L42_CLK_IASRC_SEL_12\t1\n\n#define CS42L42_OUT_ASRC_CLK\t\t(CS42L42_PAGE_12 + 0x0B)\n#define CS42L42_CLK_OASRC_SEL_SHIFT\t0\n#define CS42L42_CLK_OASRC_SEL_MASK\t(1 << CS42L42_CLK_OASRC_SEL_SHIFT)\n#define CS42L42_CLK_OASRC_SEL_12\t1\n\n#define CS42L42_PLL_DIV_CFG1\t\t(CS42L42_PAGE_12 + 0x0C)\n#define CS42L42_SCLK_PREDIV_SHIFT\t0\n#define CS42L42_SCLK_PREDIV_MASK\t(3 << CS42L42_SCLK_PREDIV_SHIFT)\n\n \n \n#define CS42L42_ADC_OVFL_STATUS\t\t(CS42L42_PAGE_13 + 0x01)\n#define CS42L42_MIXER_STATUS\t\t(CS42L42_PAGE_13 + 0x02)\n#define CS42L42_SRC_STATUS\t\t(CS42L42_PAGE_13 + 0x03)\n#define CS42L42_ASP_RX_STATUS\t\t(CS42L42_PAGE_13 + 0x04)\n#define CS42L42_ASP_TX_STATUS\t\t(CS42L42_PAGE_13 + 0x05)\n#define CS42L42_CODEC_STATUS\t\t(CS42L42_PAGE_13 + 0x08)\n#define CS42L42_DET_INT_STATUS1\t\t(CS42L42_PAGE_13 + 0x09)\n#define CS42L42_DET_INT_STATUS2\t\t(CS42L42_PAGE_13 + 0x0A)\n#define CS42L42_SRCPL_INT_STATUS\t(CS42L42_PAGE_13 + 0x0B)\n#define CS42L42_VPMON_STATUS\t\t(CS42L42_PAGE_13 + 0x0D)\n#define CS42L42_PLL_LOCK_STATUS\t\t(CS42L42_PAGE_13 + 0x0E)\n#define CS42L42_TSRS_PLUG_STATUS\t(CS42L42_PAGE_13 + 0x0F)\n \n#define CS42L42_ADC_OVFL_INT_MASK\t(CS42L42_PAGE_13 + 0x16)\n#define CS42L42_ADC_OVFL_SHIFT\t\t0\n#define CS42L42_ADC_OVFL_MASK\t\t(1 << CS42L42_ADC_OVFL_SHIFT)\n#define CS42L42_ADC_OVFL_VAL_MASK\tCS42L42_ADC_OVFL_MASK\n\n#define CS42L42_MIXER_INT_MASK\t\t(CS42L42_PAGE_13 + 0x17)\n#define CS42L42_MIX_CHB_OVFL_SHIFT\t0\n#define CS42L42_MIX_CHB_OVFL_MASK\t(1 << CS42L42_MIX_CHB_OVFL_SHIFT)\n#define CS42L42_MIX_CHA_OVFL_SHIFT\t1\n#define CS42L42_MIX_CHA_OVFL_MASK\t(1 << CS42L42_MIX_CHA_OVFL_SHIFT)\n#define CS42L42_EQ_OVFL_SHIFT\t\t2\n#define CS42L42_EQ_OVFL_MASK\t\t(1 << CS42L42_EQ_OVFL_SHIFT)\n#define CS42L42_EQ_BIQUAD_OVFL_SHIFT\t3\n#define CS42L42_EQ_BIQUAD_OVFL_MASK\t(1 << CS42L42_EQ_BIQUAD_OVFL_SHIFT)\n#define CS42L42_MIXER_VAL_MASK\t\t(CS42L42_MIX_CHB_OVFL_MASK | \\\n\t\t\t\t\tCS42L42_MIX_CHA_OVFL_MASK | \\\n\t\t\t\t\tCS42L42_EQ_OVFL_MASK | \\\n\t\t\t\t\tCS42L42_EQ_BIQUAD_OVFL_MASK)\n\n#define CS42L42_SRC_INT_MASK\t\t(CS42L42_PAGE_13 + 0x18)\n#define CS42L42_SRC_ILK_SHIFT\t\t0\n#define CS42L42_SRC_ILK_MASK\t\t(1 << CS42L42_SRC_ILK_SHIFT)\n#define CS42L42_SRC_OLK_SHIFT\t\t1\n#define CS42L42_SRC_OLK_MASK\t\t(1 << CS42L42_SRC_OLK_SHIFT)\n#define CS42L42_SRC_IUNLK_SHIFT\t\t2\n#define CS42L42_SRC_IUNLK_MASK\t\t(1 << CS42L42_SRC_IUNLK_SHIFT)\n#define CS42L42_SRC_OUNLK_SHIFT\t\t3\n#define CS42L42_SRC_OUNLK_MASK\t\t(1 << CS42L42_SRC_OUNLK_SHIFT)\n#define CS42L42_SRC_VAL_MASK\t\t(CS42L42_SRC_ILK_MASK | \\\n\t\t\t\t\tCS42L42_SRC_OLK_MASK | \\\n\t\t\t\t\tCS42L42_SRC_IUNLK_MASK | \\\n\t\t\t\t\tCS42L42_SRC_OUNLK_MASK)\n\n#define CS42L42_ASP_RX_INT_MASK\t\t(CS42L42_PAGE_13 + 0x19)\n#define CS42L42_ASPRX_NOLRCK_SHIFT\t0\n#define CS42L42_ASPRX_NOLRCK_MASK\t(1 << CS42L42_ASPRX_NOLRCK_SHIFT)\n#define CS42L42_ASPRX_EARLY_SHIFT\t1\n#define CS42L42_ASPRX_EARLY_MASK\t(1 << CS42L42_ASPRX_EARLY_SHIFT)\n#define CS42L42_ASPRX_LATE_SHIFT\t2\n#define CS42L42_ASPRX_LATE_MASK\t\t(1 << CS42L42_ASPRX_LATE_SHIFT)\n#define CS42L42_ASPRX_ERROR_SHIFT\t3\n#define CS42L42_ASPRX_ERROR_MASK\t(1 << CS42L42_ASPRX_ERROR_SHIFT)\n#define CS42L42_ASPRX_OVLD_SHIFT\t4\n#define CS42L42_ASPRX_OVLD_MASK\t\t(1 << CS42L42_ASPRX_OVLD_SHIFT)\n#define CS42L42_ASP_RX_VAL_MASK\t\t(CS42L42_ASPRX_NOLRCK_MASK | \\\n\t\t\t\t\tCS42L42_ASPRX_EARLY_MASK | \\\n\t\t\t\t\tCS42L42_ASPRX_LATE_MASK | \\\n\t\t\t\t\tCS42L42_ASPRX_ERROR_MASK | \\\n\t\t\t\t\tCS42L42_ASPRX_OVLD_MASK)\n\n#define CS42L42_ASP_TX_INT_MASK\t\t(CS42L42_PAGE_13 + 0x1A)\n#define CS42L42_ASPTX_NOLRCK_SHIFT\t0\n#define CS42L42_ASPTX_NOLRCK_MASK\t(1 << CS42L42_ASPTX_NOLRCK_SHIFT)\n#define CS42L42_ASPTX_EARLY_SHIFT\t1\n#define CS42L42_ASPTX_EARLY_MASK\t(1 << CS42L42_ASPTX_EARLY_SHIFT)\n#define CS42L42_ASPTX_LATE_SHIFT\t2\n#define CS42L42_ASPTX_LATE_MASK\t\t(1 << CS42L42_ASPTX_LATE_SHIFT)\n#define CS42L42_ASPTX_SMERROR_SHIFT\t3\n#define CS42L42_ASPTX_SMERROR_MASK\t(1 << CS42L42_ASPTX_SMERROR_SHIFT)\n#define CS42L42_ASP_TX_VAL_MASK\t\t(CS42L42_ASPTX_NOLRCK_MASK | \\\n\t\t\t\t\tCS42L42_ASPTX_EARLY_MASK | \\\n\t\t\t\t\tCS42L42_ASPTX_LATE_MASK | \\\n\t\t\t\t\tCS42L42_ASPTX_SMERROR_MASK)\n\n#define CS42L42_CODEC_INT_MASK\t\t(CS42L42_PAGE_13 + 0x1B)\n#define CS42L42_PDN_DONE_SHIFT\t\t0\n#define CS42L42_PDN_DONE_MASK\t\t(1 << CS42L42_PDN_DONE_SHIFT)\n#define CS42L42_HSDET_AUTO_DONE_SHIFT\t1\n#define CS42L42_HSDET_AUTO_DONE_MASK\t(1 << CS42L42_HSDET_AUTO_DONE_SHIFT)\n#define CS42L42_CODEC_VAL_MASK\t\t(CS42L42_PDN_DONE_MASK | \\\n\t\t\t\t\tCS42L42_HSDET_AUTO_DONE_MASK)\n\n#define CS42L42_SRCPL_INT_MASK\t\t(CS42L42_PAGE_13 + 0x1C)\n#define CS42L42_SRCPL_ADC_LK_SHIFT\t0\n#define CS42L42_SRCPL_ADC_LK_MASK\t(1 << CS42L42_SRCPL_ADC_LK_SHIFT)\n#define CS42L42_SRCPL_DAC_LK_SHIFT\t2\n#define CS42L42_SRCPL_DAC_LK_MASK\t(1 << CS42L42_SRCPL_DAC_LK_SHIFT)\n#define CS42L42_SRCPL_ADC_UNLK_SHIFT\t5\n#define CS42L42_SRCPL_ADC_UNLK_MASK\t(1 << CS42L42_SRCPL_ADC_UNLK_SHIFT)\n#define CS42L42_SRCPL_DAC_UNLK_SHIFT\t6\n#define CS42L42_SRCPL_DAC_UNLK_MASK\t(1 << CS42L42_SRCPL_DAC_UNLK_SHIFT)\n#define CS42L42_SRCPL_VAL_MASK\t\t(CS42L42_SRCPL_ADC_LK_MASK | \\\n\t\t\t\t\tCS42L42_SRCPL_DAC_LK_MASK | \\\n\t\t\t\t\tCS42L42_SRCPL_ADC_UNLK_MASK | \\\n\t\t\t\t\tCS42L42_SRCPL_DAC_UNLK_MASK)\n\n#define CS42L42_VPMON_INT_MASK\t\t(CS42L42_PAGE_13 + 0x1E)\n#define CS42L42_VPMON_SHIFT\t\t0\n#define CS42L42_VPMON_MASK\t\t(1 << CS42L42_VPMON_SHIFT)\n#define CS42L42_VPMON_VAL_MASK\t\tCS42L42_VPMON_MASK\n\n#define CS42L42_PLL_LOCK_INT_MASK\t(CS42L42_PAGE_13 + 0x1F)\n#define CS42L42_PLL_LOCK_SHIFT\t\t0\n#define CS42L42_PLL_LOCK_MASK\t\t(1 << CS42L42_PLL_LOCK_SHIFT)\n#define CS42L42_PLL_LOCK_VAL_MASK\tCS42L42_PLL_LOCK_MASK\n\n#define CS42L42_TSRS_PLUG_INT_MASK\t(CS42L42_PAGE_13 + 0x20)\n#define CS42L42_RS_PLUG_SHIFT\t\t0\n#define CS42L42_RS_PLUG_MASK\t\t(1 << CS42L42_RS_PLUG_SHIFT)\n#define CS42L42_RS_UNPLUG_SHIFT\t\t1\n#define CS42L42_RS_UNPLUG_MASK\t\t(1 << CS42L42_RS_UNPLUG_SHIFT)\n#define CS42L42_TS_PLUG_SHIFT\t\t2\n#define CS42L42_TS_PLUG_MASK\t\t(1 << CS42L42_TS_PLUG_SHIFT)\n#define CS42L42_TS_UNPLUG_SHIFT\t\t3\n#define CS42L42_TS_UNPLUG_MASK\t\t(1 << CS42L42_TS_UNPLUG_SHIFT)\n#define CS42L42_TSRS_PLUG_VAL_MASK\t(CS42L42_RS_PLUG_MASK | \\\n\t\t\t\t\tCS42L42_RS_UNPLUG_MASK | \\\n\t\t\t\t\tCS42L42_TS_PLUG_MASK | \\\n\t\t\t\t\tCS42L42_TS_UNPLUG_MASK)\n#define CS42L42_TS_PLUG\t\t\t3\n#define CS42L42_TS_UNPLUG\t\t0\n#define CS42L42_TS_TRANS\t\t1\n\n \n#define CS42L42_PLL_CTL1\t\t(CS42L42_PAGE_15 + 0x01)\n#define CS42L42_PLL_START_SHIFT\t\t0\n#define CS42L42_PLL_START_MASK\t\t(1 << CS42L42_PLL_START_SHIFT)\n\n#define CS42L42_PLL_DIV_FRAC0\t\t(CS42L42_PAGE_15 + 0x02)\n#define CS42L42_PLL_DIV_FRAC_SHIFT\t0\n#define CS42L42_PLL_DIV_FRAC_MASK\t(0xff << CS42L42_PLL_DIV_FRAC_SHIFT)\n\n#define CS42L42_PLL_DIV_FRAC1\t\t(CS42L42_PAGE_15 + 0x03)\n#define CS42L42_PLL_DIV_FRAC2\t\t(CS42L42_PAGE_15 + 0x04)\n\n#define CS42L42_PLL_DIV_INT\t\t(CS42L42_PAGE_15 + 0x05)\n#define CS42L42_PLL_DIV_INT_SHIFT\t0\n#define CS42L42_PLL_DIV_INT_MASK\t(0xff << CS42L42_PLL_DIV_INT_SHIFT)\n\n#define CS42L42_PLL_CTL3\t\t(CS42L42_PAGE_15 + 0x08)\n#define CS42L42_PLL_DIVOUT_SHIFT\t0\n#define CS42L42_PLL_DIVOUT_MASK\t\t(0xff << CS42L42_PLL_DIVOUT_SHIFT)\n\n#define CS42L42_PLL_CAL_RATIO\t\t(CS42L42_PAGE_15 + 0x0A)\n#define CS42L42_PLL_CAL_RATIO_SHIFT\t0\n#define CS42L42_PLL_CAL_RATIO_MASK\t(0xff << CS42L42_PLL_CAL_RATIO_SHIFT)\n\n#define CS42L42_PLL_CTL4\t\t(CS42L42_PAGE_15 + 0x1B)\n#define CS42L42_PLL_MODE_SHIFT\t\t0\n#define CS42L42_PLL_MODE_MASK\t\t(3 << CS42L42_PLL_MODE_SHIFT)\n\n \n#define CS42L42_LOAD_DET_RCSTAT\t\t(CS42L42_PAGE_19 + 0x25)\n#define CS42L42_RLA_STAT_SHIFT\t\t0\n#define CS42L42_RLA_STAT_MASK\t\t(3 << CS42L42_RLA_STAT_SHIFT)\n#define CS42L42_RLA_STAT_15_OHM\t\t0\n\n#define CS42L42_LOAD_DET_DONE\t\t(CS42L42_PAGE_19 + 0x26)\n#define CS42L42_HPLOAD_DET_DONE_SHIFT\t0\n#define CS42L42_HPLOAD_DET_DONE_MASK\t(1 << CS42L42_HPLOAD_DET_DONE_SHIFT)\n\n#define CS42L42_LOAD_DET_EN\t\t(CS42L42_PAGE_19 + 0x27)\n#define CS42L42_HP_LD_EN_SHIFT\t\t0\n#define CS42L42_HP_LD_EN_MASK\t\t(1 << CS42L42_HP_LD_EN_SHIFT)\n\n \n#define CS42L42_HSBIAS_SC_AUTOCTL\t\t(CS42L42_PAGE_1B + 0x70)\n#define CS42L42_HSBIAS_SENSE_TRIP_SHIFT\t\t0\n#define CS42L42_HSBIAS_SENSE_TRIP_MASK\t\t(7 << CS42L42_HSBIAS_SENSE_TRIP_SHIFT)\n#define CS42L42_TIP_SENSE_EN_SHIFT\t\t5\n#define CS42L42_TIP_SENSE_EN_MASK\t\t(1 << CS42L42_TIP_SENSE_EN_SHIFT)\n#define CS42L42_AUTO_HSBIAS_HIZ_SHIFT\t\t6\n#define CS42L42_AUTO_HSBIAS_HIZ_MASK\t\t(1 << CS42L42_AUTO_HSBIAS_HIZ_SHIFT)\n#define CS42L42_HSBIAS_SENSE_EN_SHIFT\t\t7\n#define CS42L42_HSBIAS_SENSE_EN_MASK\t\t(1 << CS42L42_HSBIAS_SENSE_EN_SHIFT)\n\n#define CS42L42_WAKE_CTL\t\t(CS42L42_PAGE_1B + 0x71)\n#define CS42L42_WAKEB_CLEAR_SHIFT\t0\n#define CS42L42_WAKEB_CLEAR_MASK\t(1 << CS42L42_WAKEB_CLEAR_SHIFT)\n#define CS42L42_WAKEB_MODE_SHIFT\t5\n#define CS42L42_WAKEB_MODE_MASK\t\t(1 << CS42L42_WAKEB_MODE_SHIFT)\n#define CS42L42_M_HP_WAKE_SHIFT\t\t6\n#define CS42L42_M_HP_WAKE_MASK\t\t(1 << CS42L42_M_HP_WAKE_SHIFT)\n#define CS42L42_M_MIC_WAKE_SHIFT\t7\n#define CS42L42_M_MIC_WAKE_MASK\t\t(1 << CS42L42_M_MIC_WAKE_SHIFT)\n\n#define CS42L42_ADC_DISABLE_MUTE\t\t(CS42L42_PAGE_1B + 0x72)\n#define CS42L42_ADC_DISABLE_S0_MUTE_SHIFT\t7\n#define CS42L42_ADC_DISABLE_S0_MUTE_MASK\t(1 << CS42L42_ADC_DISABLE_S0_MUTE_SHIFT)\n\n#define CS42L42_TIPSENSE_CTL\t\t\t(CS42L42_PAGE_1B + 0x73)\n#define CS42L42_TIP_SENSE_DEBOUNCE_SHIFT\t0\n#define CS42L42_TIP_SENSE_DEBOUNCE_MASK\t\t(3 << CS42L42_TIP_SENSE_DEBOUNCE_SHIFT)\n#define CS42L42_TIP_SENSE_INV_SHIFT\t\t5\n#define CS42L42_TIP_SENSE_INV_MASK\t\t(1 << CS42L42_TIP_SENSE_INV_SHIFT)\n#define CS42L42_TIP_SENSE_CTRL_SHIFT\t\t6\n#define CS42L42_TIP_SENSE_CTRL_MASK\t\t(3 << CS42L42_TIP_SENSE_CTRL_SHIFT)\n\n \n#define CS42L42_MISC_DET_CTL\t\t(CS42L42_PAGE_1B + 0x74)\n#define CS42L42_PDN_MIC_LVL_DET_SHIFT\t0\n#define CS42L42_PDN_MIC_LVL_DET_MASK\t(1 << CS42L42_PDN_MIC_LVL_DET_SHIFT)\n#define CS42L42_HSBIAS_CTL_SHIFT\t1\n#define CS42L42_HSBIAS_CTL_MASK\t\t(3 << CS42L42_HSBIAS_CTL_SHIFT)\n#define CS42L42_DETECT_MODE_SHIFT\t3\n#define CS42L42_DETECT_MODE_MASK\t(3 << CS42L42_DETECT_MODE_SHIFT)\n\n#define CS42L42_MIC_DET_CTL1\t\t(CS42L42_PAGE_1B + 0x75)\n#define CS42L42_HS_DET_LEVEL_SHIFT\t0\n#define CS42L42_HS_DET_LEVEL_MASK\t(0x3F << CS42L42_HS_DET_LEVEL_SHIFT)\n#define CS42L42_EVENT_STAT_SEL_SHIFT\t6\n#define CS42L42_EVENT_STAT_SEL_MASK\t(1 << CS42L42_EVENT_STAT_SEL_SHIFT)\n#define CS42L42_LATCH_TO_VP_SHIFT\t7\n#define CS42L42_LATCH_TO_VP_MASK\t(1 << CS42L42_LATCH_TO_VP_SHIFT)\n\n#define CS42L42_MIC_DET_CTL2\t\t(CS42L42_PAGE_1B + 0x76)\n#define CS42L42_DEBOUNCE_TIME_SHIFT\t5\n#define CS42L42_DEBOUNCE_TIME_MASK\t(0x07 << CS42L42_DEBOUNCE_TIME_SHIFT)\n\n#define CS42L42_DET_STATUS1\t\t(CS42L42_PAGE_1B + 0x77)\n#define CS42L42_HSBIAS_HIZ_MODE_SHIFT\t6\n#define CS42L42_HSBIAS_HIZ_MODE_MASK\t(1 << CS42L42_HSBIAS_HIZ_MODE_SHIFT)\n#define CS42L42_TIP_SENSE_SHIFT\t\t7\n#define CS42L42_TIP_SENSE_MASK\t\t(1 << CS42L42_TIP_SENSE_SHIFT)\n\n#define CS42L42_DET_STATUS2\t\t(CS42L42_PAGE_1B + 0x78)\n#define CS42L42_SHORT_TRUE_SHIFT\t0\n#define CS42L42_SHORT_TRUE_MASK\t\t(1 << CS42L42_SHORT_TRUE_SHIFT)\n#define CS42L42_HS_TRUE_SHIFT\t1\n#define CS42L42_HS_TRUE_MASK\t\t(1 << CS42L42_HS_TRUE_SHIFT)\n\n#define CS42L42_DET_INT1_MASK\t\t(CS42L42_PAGE_1B + 0x79)\n#define CS42L42_TIP_SENSE_UNPLUG_SHIFT\t5\n#define CS42L42_TIP_SENSE_UNPLUG_MASK\t(1 << CS42L42_TIP_SENSE_UNPLUG_SHIFT)\n#define CS42L42_TIP_SENSE_PLUG_SHIFT\t6\n#define CS42L42_TIP_SENSE_PLUG_MASK\t(1 << CS42L42_TIP_SENSE_PLUG_SHIFT)\n#define CS42L42_HSBIAS_SENSE_SHIFT\t7\n#define CS42L42_HSBIAS_SENSE_MASK\t(1 << CS42L42_HSBIAS_SENSE_SHIFT)\n#define CS42L42_DET_INT_VAL1_MASK\t(CS42L42_TIP_SENSE_UNPLUG_MASK | \\\n\t\t\t\t\tCS42L42_TIP_SENSE_PLUG_MASK | \\\n\t\t\t\t\tCS42L42_HSBIAS_SENSE_MASK)\n\n#define CS42L42_DET_INT2_MASK\t\t(CS42L42_PAGE_1B + 0x7A)\n#define CS42L42_M_SHORT_DET_SHIFT\t0\n#define CS42L42_M_SHORT_DET_MASK\t(1 << CS42L42_M_SHORT_DET_SHIFT)\n#define CS42L42_M_SHORT_RLS_SHIFT\t1\n#define CS42L42_M_SHORT_RLS_MASK\t(1 << CS42L42_M_SHORT_RLS_SHIFT)\n#define CS42L42_M_HSBIAS_HIZ_SHIFT\t2\n#define CS42L42_M_HSBIAS_HIZ_MASK\t(1 << CS42L42_M_HSBIAS_HIZ_SHIFT)\n#define CS42L42_M_DETECT_FT_SHIFT\t6\n#define CS42L42_M_DETECT_FT_MASK\t(1 << CS42L42_M_DETECT_FT_SHIFT)\n#define CS42L42_M_DETECT_TF_SHIFT\t7\n#define CS42L42_M_DETECT_TF_MASK\t(1 << CS42L42_M_DETECT_TF_SHIFT)\n#define CS42L42_DET_INT_VAL2_MASK\t(CS42L42_M_SHORT_DET_MASK | \\\n\t\t\t\t\tCS42L42_M_SHORT_RLS_MASK | \\\n\t\t\t\t\tCS42L42_M_HSBIAS_HIZ_MASK | \\\n\t\t\t\t\tCS42L42_M_DETECT_FT_MASK | \\\n\t\t\t\t\tCS42L42_M_DETECT_TF_MASK)\n\n \n#define CS42L42_HS_BIAS_CTL\t\t(CS42L42_PAGE_1C + 0x03)\n#define CS42L42_HSBIAS_RAMP_SHIFT\t0\n#define CS42L42_HSBIAS_RAMP_MASK\t(3 << CS42L42_HSBIAS_RAMP_SHIFT)\n#define CS42L42_HSBIAS_PD_SHIFT\t\t4\n#define CS42L42_HSBIAS_PD_MASK\t\t(1 << CS42L42_HSBIAS_PD_SHIFT)\n#define CS42L42_HSBIAS_CAPLESS_SHIFT\t7\n#define CS42L42_HSBIAS_CAPLESS_MASK\t(1 << CS42L42_HSBIAS_CAPLESS_SHIFT)\n\n \n#define CS42L42_ADC_CTL\t\t\t(CS42L42_PAGE_1D + 0x01)\n#define CS42L42_ADC_NOTCH_DIS_SHIFT\t\t5\n#define CS42L42_ADC_FORCE_WEAK_VCM_SHIFT\t4\n#define CS42L42_ADC_INV_SHIFT\t\t\t2\n#define CS42L42_ADC_DIG_BOOST_SHIFT\t\t0\n\n#define CS42L42_ADC_VOLUME\t\t(CS42L42_PAGE_1D + 0x03)\n#define CS42L42_ADC_VOL_SHIFT\t\t0\n\n#define CS42L42_ADC_WNF_HPF_CTL\t\t(CS42L42_PAGE_1D + 0x04)\n#define CS42L42_ADC_WNF_CF_SHIFT\t4\n#define CS42L42_ADC_WNF_EN_SHIFT\t3\n#define CS42L42_ADC_HPF_CF_SHIFT\t1\n#define CS42L42_ADC_HPF_EN_SHIFT\t0\n\n \n#define CS42L42_DAC_CTL1\t\t(CS42L42_PAGE_1F + 0x01)\n#define CS42L42_DACB_INV_SHIFT\t\t1\n#define CS42L42_DACA_INV_SHIFT\t\t0\n\n#define CS42L42_DAC_CTL2\t\t(CS42L42_PAGE_1F + 0x06)\n#define CS42L42_HPOUT_PULLDOWN_SHIFT\t4\n#define CS42L42_HPOUT_PULLDOWN_MASK\t(15 << CS42L42_HPOUT_PULLDOWN_SHIFT)\n#define CS42L42_HPOUT_LOAD_SHIFT\t3\n#define CS42L42_HPOUT_LOAD_MASK\t\t(1 << CS42L42_HPOUT_LOAD_SHIFT)\n#define CS42L42_HPOUT_CLAMP_SHIFT\t2\n#define CS42L42_HPOUT_CLAMP_MASK\t(1 << CS42L42_HPOUT_CLAMP_SHIFT)\n#define CS42L42_DAC_HPF_EN_SHIFT\t1\n#define CS42L42_DAC_HPF_EN_MASK\t\t(1 << CS42L42_DAC_HPF_EN_SHIFT)\n#define CS42L42_DAC_MON_EN_SHIFT\t0\n#define CS42L42_DAC_MON_EN_MASK\t\t(1 << CS42L42_DAC_MON_EN_SHIFT)\n\n \n#define CS42L42_HP_CTL\t\t\t(CS42L42_PAGE_20 + 0x01)\n#define CS42L42_HP_ANA_BMUTE_SHIFT\t3\n#define CS42L42_HP_ANA_BMUTE_MASK\t(1 << CS42L42_HP_ANA_BMUTE_SHIFT)\n#define CS42L42_HP_ANA_AMUTE_SHIFT\t2\n#define CS42L42_HP_ANA_AMUTE_MASK\t(1 << CS42L42_HP_ANA_AMUTE_SHIFT)\n#define CS42L42_HP_FULL_SCALE_VOL_SHIFT\t1\n#define CS42L42_HP_FULL_SCALE_VOL_MASK\t(1 << CS42L42_HP_FULL_SCALE_VOL_SHIFT)\n\n \n#define CS42L42_CLASSH_CTL\t\t(CS42L42_PAGE_21 + 0x01)\n\n \n#define CS42L42_MIXER_CHA_VOL\t\t(CS42L42_PAGE_23 + 0x01)\n#define CS42L42_MIXER_ADC_VOL\t\t(CS42L42_PAGE_23 + 0x02)\n\n#define CS42L42_MIXER_CHB_VOL\t\t(CS42L42_PAGE_23 + 0x03)\n#define CS42L42_MIXER_CH_VOL_SHIFT\t0\n#define CS42L42_MIXER_CH_VOL_MASK\t(0x3f << CS42L42_MIXER_CH_VOL_SHIFT)\n\n \n#define CS42L42_EQ_COEF_IN0\t\t(CS42L42_PAGE_24 + 0x01)\n#define CS42L42_EQ_COEF_IN1\t\t(CS42L42_PAGE_24 + 0x02)\n#define CS42L42_EQ_COEF_IN2\t\t(CS42L42_PAGE_24 + 0x03)\n#define CS42L42_EQ_COEF_IN3\t\t(CS42L42_PAGE_24 + 0x04)\n#define CS42L42_EQ_COEF_RW\t\t(CS42L42_PAGE_24 + 0x06)\n#define CS42L42_EQ_COEF_OUT0\t\t(CS42L42_PAGE_24 + 0x07)\n#define CS42L42_EQ_COEF_OUT1\t\t(CS42L42_PAGE_24 + 0x08)\n#define CS42L42_EQ_COEF_OUT2\t\t(CS42L42_PAGE_24 + 0x09)\n#define CS42L42_EQ_COEF_OUT3\t\t(CS42L42_PAGE_24 + 0x0A)\n#define CS42L42_EQ_INIT_STAT\t\t(CS42L42_PAGE_24 + 0x0B)\n#define CS42L42_EQ_START_FILT\t\t(CS42L42_PAGE_24 + 0x0C)\n#define CS42L42_EQ_MUTE_CTL\t\t(CS42L42_PAGE_24 + 0x0E)\n\n \n#define CS42L42_SP_RX_CH_SEL\t\t(CS42L42_PAGE_25 + 0x01)\n#define CS42L42_SP_RX_CHB_SEL_SHIFT\t2\n#define CS42L42_SP_RX_CHB_SEL_MASK\t(3 << CS42L42_SP_RX_CHB_SEL_SHIFT)\n\n#define CS42L42_SP_RX_ISOC_CTL\t\t(CS42L42_PAGE_25 + 0x02)\n#define CS42L42_SP_RX_RSYNC_SHIFT\t6\n#define CS42L42_SP_RX_RSYNC_MASK\t(1 << CS42L42_SP_RX_RSYNC_SHIFT)\n#define CS42L42_SP_RX_NSB_POS_SHIFT\t3\n#define CS42L42_SP_RX_NSB_POS_MASK\t(7 << CS42L42_SP_RX_NSB_POS_SHIFT)\n#define CS42L42_SP_RX_NFS_NSBB_SHIFT\t2\n#define CS42L42_SP_RX_NFS_NSBB_MASK\t(1 << CS42L42_SP_RX_NFS_NSBB_SHIFT)\n#define CS42L42_SP_RX_ISOC_MODE_SHIFT\t0\n#define CS42L42_SP_RX_ISOC_MODE_MASK\t(3 << CS42L42_SP_RX_ISOC_MODE_SHIFT)\n\n#define CS42L42_SP_RX_FS\t\t(CS42L42_PAGE_25 + 0x03)\n#define CS42l42_SPDIF_CH_SEL\t\t(CS42L42_PAGE_25 + 0x04)\n#define CS42L42_SP_TX_ISOC_CTL\t\t(CS42L42_PAGE_25 + 0x05)\n#define CS42L42_SP_TX_FS\t\t(CS42L42_PAGE_25 + 0x06)\n#define CS42L42_SPDIF_SW_CTL1\t\t(CS42L42_PAGE_25 + 0x07)\n\n \n#define CS42L42_SRC_SDIN_FS\t\t(CS42L42_PAGE_26 + 0x01)\n#define CS42L42_SRC_SDIN_FS_SHIFT\t0\n#define CS42L42_SRC_SDIN_FS_MASK\t(0x1f << CS42L42_SRC_SDIN_FS_SHIFT)\n\n#define CS42L42_SRC_SDOUT_FS\t\t(CS42L42_PAGE_26 + 0x09)\n\n \n#define CS42L42_SOFT_RESET_REBOOT\t(CS42L42_PAGE_27 + 0x01)\n#define CS42L42_SFT_RST_REBOOT_MASK\tBIT(1)\n\n \n#define CS42L42_SPDIF_CTL1\t\t(CS42L42_PAGE_28 + 0x01)\n#define CS42L42_SPDIF_CTL2\t\t(CS42L42_PAGE_28 + 0x02)\n#define CS42L42_SPDIF_CTL3\t\t(CS42L42_PAGE_28 + 0x03)\n#define CS42L42_SPDIF_CTL4\t\t(CS42L42_PAGE_28 + 0x04)\n\n \n#define CS42L42_ASP_TX_SZ_EN\t\t(CS42L42_PAGE_29 + 0x01)\n#define CS42L42_ASP_TX_EN_SHIFT\t\t0\n#define CS42L42_ASP_TX_CH_EN\t\t(CS42L42_PAGE_29 + 0x02)\n#define CS42L42_ASP_TX0_CH2_SHIFT\t1\n#define CS42L42_ASP_TX0_CH1_SHIFT\t0\n\n#define CS42L42_ASP_TX_CH_AP_RES\t(CS42L42_PAGE_29 + 0x03)\n#define CS42L42_ASP_TX_CH1_AP_SHIFT\t7\n#define CS42L42_ASP_TX_CH1_AP_MASK\t(1 << CS42L42_ASP_TX_CH1_AP_SHIFT)\n#define CS42L42_ASP_TX_CH2_AP_SHIFT\t6\n#define CS42L42_ASP_TX_CH2_AP_MASK\t(1 << CS42L42_ASP_TX_CH2_AP_SHIFT)\n#define CS42L42_ASP_TX_CH2_RES_SHIFT\t2\n#define CS42L42_ASP_TX_CH2_RES_MASK\t(3 << CS42L42_ASP_TX_CH2_RES_SHIFT)\n#define CS42L42_ASP_TX_CH1_RES_SHIFT\t0\n#define CS42L42_ASP_TX_CH1_RES_MASK\t(3 << CS42L42_ASP_TX_CH1_RES_SHIFT)\n#define CS42L42_ASP_TX_CH1_BIT_MSB\t(CS42L42_PAGE_29 + 0x04)\n#define CS42L42_ASP_TX_CH1_BIT_LSB\t(CS42L42_PAGE_29 + 0x05)\n#define CS42L42_ASP_TX_HIZ_DLY_CFG\t(CS42L42_PAGE_29 + 0x06)\n#define CS42L42_ASP_TX_CH2_BIT_MSB\t(CS42L42_PAGE_29 + 0x0A)\n#define CS42L42_ASP_TX_CH2_BIT_LSB\t(CS42L42_PAGE_29 + 0x0B)\n\n \n#define CS42L42_ASP_RX_DAI0_EN\t\t(CS42L42_PAGE_2A + 0x01)\n#define CS42L42_ASP_RX0_CH_EN_SHIFT\t2\n#define CS42L42_ASP_RX0_CH_EN_MASK\t(0xf << CS42L42_ASP_RX0_CH_EN_SHIFT)\n#define CS42L42_ASP_RX0_CH1_SHIFT\t2\n#define CS42L42_ASP_RX0_CH2_SHIFT\t3\n#define CS42L42_ASP_RX0_CH3_SHIFT\t4\n#define CS42L42_ASP_RX0_CH4_SHIFT\t5\n\n#define CS42L42_ASP_RX_DAI0_CH1_AP_RES\t(CS42L42_PAGE_2A + 0x02)\n#define CS42L42_ASP_RX_DAI0_CH1_BIT_MSB\t(CS42L42_PAGE_2A + 0x03)\n#define CS42L42_ASP_RX_DAI0_CH1_BIT_LSB\t(CS42L42_PAGE_2A + 0x04)\n#define CS42L42_ASP_RX_DAI0_CH2_AP_RES\t(CS42L42_PAGE_2A + 0x05)\n#define CS42L42_ASP_RX_DAI0_CH2_BIT_MSB\t(CS42L42_PAGE_2A + 0x06)\n#define CS42L42_ASP_RX_DAI0_CH2_BIT_LSB\t(CS42L42_PAGE_2A + 0x07)\n#define CS42L42_ASP_RX_DAI0_CH3_AP_RES\t(CS42L42_PAGE_2A + 0x08)\n#define CS42L42_ASP_RX_DAI0_CH3_BIT_MSB\t(CS42L42_PAGE_2A + 0x09)\n#define CS42L42_ASP_RX_DAI0_CH3_BIT_LSB\t(CS42L42_PAGE_2A + 0x0A)\n#define CS42L42_ASP_RX_DAI0_CH4_AP_RES\t(CS42L42_PAGE_2A + 0x0B)\n#define CS42L42_ASP_RX_DAI0_CH4_BIT_MSB\t(CS42L42_PAGE_2A + 0x0C)\n#define CS42L42_ASP_RX_DAI0_CH4_BIT_LSB\t(CS42L42_PAGE_2A + 0x0D)\n#define CS42L42_ASP_RX_DAI1_CH1_AP_RES\t(CS42L42_PAGE_2A + 0x0E)\n#define CS42L42_ASP_RX_DAI1_CH1_BIT_MSB\t(CS42L42_PAGE_2A + 0x0F)\n#define CS42L42_ASP_RX_DAI1_CH1_BIT_LSB\t(CS42L42_PAGE_2A + 0x10)\n#define CS42L42_ASP_RX_DAI1_CH2_AP_RES\t(CS42L42_PAGE_2A + 0x11)\n#define CS42L42_ASP_RX_DAI1_CH2_BIT_MSB\t(CS42L42_PAGE_2A + 0x12)\n#define CS42L42_ASP_RX_DAI1_CH2_BIT_LSB\t(CS42L42_PAGE_2A + 0x13)\n\n#define CS42L42_ASP_RX_CH_AP_SHIFT\t6\n#define CS42L42_ASP_RX_CH_AP_MASK\t(1 << CS42L42_ASP_RX_CH_AP_SHIFT)\n#define CS42L42_ASP_RX_CH_AP_LOW\t0\n#define CS42L42_ASP_RX_CH_AP_HI\t\t1\n#define CS42L42_ASP_RX_CH_RES_SHIFT\t0\n#define CS42L42_ASP_RX_CH_RES_MASK\t(3 << CS42L42_ASP_RX_CH_RES_SHIFT)\n#define CS42L42_ASP_RX_CH_RES_32\t3\n#define CS42L42_ASP_RX_CH_RES_16\t1\n#define CS42L42_ASP_RX_CH_BIT_ST_SHIFT\t0\n#define CS42L42_ASP_RX_CH_BIT_ST_MASK\t(0xff << CS42L42_ASP_RX_CH_BIT_ST_SHIFT)\n\n \n#define CS42L42_SUB_REVID\t\t(CS42L42_PAGE_30 + 0x14)\n#define CS42L42_MAX_REGISTER\t\t(CS42L42_PAGE_30 + 0x14)\n\n \n#define CS42L42_FRAC0_VAL(val)\t((val) & 0x0000ff)\n#define CS42L42_FRAC1_VAL(val)\t(((val) & 0x00ff00) >> 8)\n#define CS42L42_FRAC2_VAL(val)\t(((val) & 0xff0000) >> 16)\n\n#define CS42L42_NUM_SUPPLIES\t5\n#define CS42L42_BOOT_TIME_US\t3000\n#define CS42L42_PLL_DIVOUT_TIME_US\t800\n#define CS42L42_CLOCK_SWITCH_DELAY_US 150\n#define CS42L42_PLL_LOCK_POLL_US\t250\n#define CS42L42_PLL_LOCK_TIMEOUT_US\t1250\n#define CS42L42_HP_ADC_EN_TIME_US\t20000\n#define CS42L42_PDN_DONE_POLL_US\t1000\n#define CS42L42_PDN_DONE_TIMEOUT_US\t200000\n#define CS42L42_PDN_DONE_TIME_MS\t100\n#define CS42L42_FILT_DISCHARGE_TIME_MS\t46\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}