{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 18:25:20 2019 " "Info: Processing started: Thu Oct 17 18:25:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[0\] " "Warning: Node \"DZ:u2\|col_g\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[5\] " "Warning: Node \"DZ:u2\|col_g\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[6\] " "Warning: Node \"DZ:u2\|col_g\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[7\] " "Warning: Node \"DZ:u2\|col_g\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~1 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~1\" as buffer" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 190 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 190 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|\\ptime:m\[3\] register LCD:u4\|data\[2\] 28.52 MHz 35.059 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.52 MHz between source register \"STATE:u7\|\\ptime:m\[3\]\" and destination register \"LCD:u4\|data\[2\]\" (period= 35.059 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.417 ns + Longest register register " "Info: + Longest register to register delay is 28.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|\\ptime:m\[3\] 1 REG LC_X1_Y10_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N2; Fanout = 13; REG Node = 'STATE:u7\|\\ptime:m\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|\ptime:m[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.747 ns) 1.675 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(0.928 ns) + CELL(0.747 ns) = 1.675 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.490 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 3 COMB LC_X1_Y10_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.490 ns; Loc. = LC_X1_Y10_N3; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.978 ns) 4.181 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 4 COMB LC_X1_Y10_N5 2 " "Info: 4: + IC(0.713 ns) + CELL(0.978 ns) = 4.181 ns; Loc. = LC_X1_Y10_N5; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.304 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 5 COMB LC_X1_Y10_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.304 ns; Loc. = LC_X1_Y10_N6; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.427 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 6 COMB LC_X1_Y10_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.427 ns; Loc. = LC_X1_Y10_N7; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.242 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 7 COMB LC_X1_Y10_N8 10 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 5.242 ns; Loc. = LC_X1_Y10_N8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.511 ns) 7.031 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~23 8 COMB LC_X2_Y10_N8 3 " "Info: 8: + IC(1.278 ns) + CELL(0.511 ns) = 7.031 ns; Loc. = LC_X2_Y10_N8; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~23'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 8.702 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 9 COMB LC_X2_Y10_N1 2 " "Info: 9: + IC(0.693 ns) + CELL(0.978 ns) = 8.702 ns; Loc. = LC_X2_Y10_N1; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.825 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 10 COMB LC_X2_Y10_N2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 8.825 ns; Loc. = LC_X2_Y10_N2; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.948 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 11 COMB LC_X2_Y10_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 8.948 ns; Loc. = LC_X2_Y10_N3; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.763 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 12 COMB LC_X2_Y10_N4 10 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 9.763 ns; Loc. = LC_X2_Y10_N4; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.511 ns) 12.008 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[23\]~16 13 COMB LC_X4_Y10_N8 2 " "Info: 13: + IC(1.734 ns) + CELL(0.511 ns) = 12.008 ns; Loc. = LC_X4_Y10_N8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[23\]~16'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.747 ns) 13.957 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13 14 COMB LC_X3_Y10_N3 1 " "Info: 14: + IC(1.202 ns) + CELL(0.747 ns) = 13.957 ns; Loc. = LC_X3_Y10_N3; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.772 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10 15 COMB LC_X3_Y10_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 14.772 ns; Loc. = LC_X3_Y10_N4; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(0.200 ns) 18.494 ns LCD:u4\|Add1~9 16 COMB LC_X12_Y9_N9 3 " "Info: 16: + IC(3.522 ns) + CELL(0.200 ns) = 18.494 ns; Loc. = LC_X12_Y9_N9; Fanout = 3; COMB Node = 'LCD:u4\|Add1~9'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~9 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.747 ns) 19.951 ns LCD:u4\|Add1~2 17 COMB LC_X12_Y9_N1 2 " "Info: 17: + IC(0.710 ns) + CELL(0.747 ns) = 19.951 ns; Loc. = LC_X12_Y9_N1; Fanout = 2; COMB Node = 'LCD:u4\|Add1~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { LCD:u4|Add1~9 LCD:u4|Add1~2 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 20.766 ns LCD:u4\|Add1~3 18 COMB LC_X12_Y9_N2 3 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 20.766 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; COMB Node = 'LCD:u4\|Add1~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|Add1~2 LCD:u4|Add1~3 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.200 ns) 23.252 ns LCD:u4\|data~51 19 COMB LC_X16_Y9_N0 1 " "Info: 19: + IC(2.286 ns) + CELL(0.200 ns) = 23.252 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'LCD:u4\|data~51'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { LCD:u4|Add1~3 LCD:u4|data~51 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 23.757 ns LCD:u4\|data~53 20 COMB LC_X16_Y9_N1 1 " "Info: 20: + IC(0.305 ns) + CELL(0.200 ns) = 23.757 ns; Loc. = LC_X16_Y9_N1; Fanout = 1; COMB Node = 'LCD:u4\|data~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~51 LCD:u4|data~53 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 24.262 ns LCD:u4\|data~54 21 COMB LC_X16_Y9_N2 1 " "Info: 21: + IC(0.305 ns) + CELL(0.200 ns) = 24.262 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; COMB Node = 'LCD:u4\|data~54'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~53 LCD:u4|data~54 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 24.767 ns LCD:u4\|data~55 22 COMB LC_X16_Y9_N3 3 " "Info: 22: + IC(0.305 ns) + CELL(0.200 ns) = 24.767 ns; Loc. = LC_X16_Y9_N3; Fanout = 3; COMB Node = 'LCD:u4\|data~55'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~54 LCD:u4|data~55 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 25.272 ns LCD:u4\|data~86 23 COMB LC_X16_Y9_N4 1 " "Info: 23: + IC(0.305 ns) + CELL(0.200 ns) = 25.272 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; COMB Node = 'LCD:u4\|data~86'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~55 LCD:u4|data~86 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 26.006 ns LCD:u4\|data~57 24 COMB LC_X16_Y9_N5 1 " "Info: 24: + IC(0.534 ns) + CELL(0.200 ns) = 26.006 ns; Loc. = LC_X16_Y9_N5; Fanout = 1; COMB Node = 'LCD:u4\|data~57'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { LCD:u4|data~86 LCD:u4|data~57 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 26.511 ns LCD:u4\|data~59 25 COMB LC_X16_Y9_N6 1 " "Info: 25: + IC(0.305 ns) + CELL(0.200 ns) = 26.511 ns; Loc. = LC_X16_Y9_N6; Fanout = 1; COMB Node = 'LCD:u4\|data~59'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~57 LCD:u4|data~59 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 27.016 ns LCD:u4\|data~60 26 COMB LC_X16_Y9_N7 1 " "Info: 26: + IC(0.305 ns) + CELL(0.200 ns) = 27.016 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'LCD:u4\|data~60'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~59 LCD:u4|data~60 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 27.521 ns LCD:u4\|data~61 27 COMB LC_X16_Y9_N8 1 " "Info: 27: + IC(0.305 ns) + CELL(0.200 ns) = 27.521 ns; Loc. = LC_X16_Y9_N8; Fanout = 1; COMB Node = 'LCD:u4\|data~61'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~60 LCD:u4|data~61 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 28.417 ns LCD:u4\|data\[2\] 28 REG LC_X16_Y9_N9 2 " "Info: 28: + IC(0.305 ns) + CELL(0.591 ns) = 28.417 ns; Loc. = LC_X16_Y9_N9; Fanout = 2; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { LCD:u4|data~61 LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.377 ns ( 43.55 % ) " "Info: Total cell delay = 12.377 ns ( 43.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.040 ns ( 56.45 % ) " "Info: Total interconnect delay = 16.040 ns ( 56.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "28.417 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~9 LCD:u4|Add1~2 LCD:u4|Add1~3 LCD:u4|data~51 LCD:u4|data~53 LCD:u4|data~54 LCD:u4|data~55 LCD:u4|data~86 LCD:u4|data~57 LCD:u4|data~59 LCD:u4|data~60 LCD:u4|data~61 LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "28.417 ns" { STATE:u7|\ptime:m[3] {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} LCD:u4|Add1~9 {} LCD:u4|Add1~2 {} LCD:u4|Add1~3 {} LCD:u4|data~51 {} LCD:u4|data~53 {} LCD:u4|data~54 {} LCD:u4|data~55 {} LCD:u4|data~86 {} LCD:u4|data~57 {} LCD:u4|data~59 {} LCD:u4|data~60 {} LCD:u4|data~61 {} LCD:u4|data[2] {} } { 0.000ns 0.928ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 1.278ns 0.693ns 0.000ns 0.000ns 0.000ns 1.734ns 1.202ns 0.000ns 3.522ns 0.710ns 0.000ns 2.286ns 0.305ns 0.305ns 0.305ns 0.305ns 0.534ns 0.305ns 0.305ns 0.305ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.747ns 0.815ns 0.200ns 0.747ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.933 ns - Smallest " "Info: - Smallest clock skew is -5.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns LCD:u4\|data\[2\] 3 REG LC_X16_Y9_N9 2 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X16_Y9_N9; Fanout = 2; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.069 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns CLKD:u6\|clk_1 3 REG LC_X8_Y8_N5 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.639 ns) + CELL(0.918 ns) 14.069 ns STATE:u7\|\\ptime:m\[3\] 4 REG LC_X1_Y10_N2 13 " "Info: 4: + IC(4.639 ns) + CELL(0.918 ns) = 14.069 ns; Loc. = LC_X1_Y10_N2; Fanout = 13; REG Node = 'STATE:u7\|\\ptime:m\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.19 % ) " "Info: Total cell delay = 4.669 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.400 ns ( 66.81 % ) " "Info: Total interconnect delay = 9.400 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.069 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "14.069 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.639ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.069 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "14.069 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.639ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "28.417 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~9 LCD:u4|Add1~2 LCD:u4|Add1~3 LCD:u4|data~51 LCD:u4|data~53 LCD:u4|data~54 LCD:u4|data~55 LCD:u4|data~86 LCD:u4|data~57 LCD:u4|data~59 LCD:u4|data~60 LCD:u4|data~61 LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "28.417 ns" { STATE:u7|\ptime:m[3] {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} LCD:u4|Add1~9 {} LCD:u4|Add1~2 {} LCD:u4|Add1~3 {} LCD:u4|data~51 {} LCD:u4|data~53 {} LCD:u4|data~54 {} LCD:u4|data~55 {} LCD:u4|data~86 {} LCD:u4|data~57 {} LCD:u4|data~59 {} LCD:u4|data~60 {} LCD:u4|data~61 {} LCD:u4|data[2] {} } { 0.000ns 0.928ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 1.278ns 0.693ns 0.000ns 0.000ns 0.000ns 1.734ns 1.202ns 0.000ns 3.522ns 0.710ns 0.000ns 2.286ns 0.305ns 0.305ns 0.305ns 0.305ns 0.534ns 0.305ns 0.305ns 0.305ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.747ns 0.815ns 0.200ns 0.747ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.069 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "14.069 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.639ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 55 " "Warning: Circuit may not operate. Detected 55 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DZ:u2\|tmp\[2\] DZ:u2\|row\[6\] clk 5.204 ns " "Info: Found hold time violation between source  pin or register \"DZ:u2\|tmp\[2\]\" and destination pin or register \"DZ:u2\|row\[6\]\" for clock \"clk\" (Hold time is 5.204 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.990 ns + Largest " "Info: + Largest clock skew is 8.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.126 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|islock\[1\] 3 REG LC_X1_Y7_N7 16 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N7; Fanout = 16; REG Node = 'STATE:u7\|islock\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|islock[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.511 ns) 10.107 ns DZ:u2\|row\[7\]~1 4 COMB LC_X1_Y7_N6 11 " "Info: 4: + IC(1.084 ns) + CELL(0.511 ns) = 10.107 ns; Loc. = LC_X1_Y7_N6; Fanout = 11; COMB Node = 'DZ:u2\|row\[7\]~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { STATE:u7|islock[1] DZ:u2|row[7]~1 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.279 ns) + CELL(0.740 ns) 17.126 ns DZ:u2\|row\[6\] 5 REG LC_X1_Y9_N4 1 " "Info: 5: + IC(6.279 ns) + CELL(0.740 ns) = 17.126 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2\|row\[6\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { DZ:u2|row[7]~1 DZ:u2|row[6] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.002 ns ( 29.21 % ) " "Info: Total cell delay = 5.002 ns ( 29.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.124 ns ( 70.79 % ) " "Info: Total interconnect delay = 12.124 ns ( 70.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.126 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|row[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.126 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|row[6] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 1.084ns 6.279ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns DZ:u2\|tmp\[2\] 3 REG LC_X1_Y8_N0 22 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X1_Y8_N0; Fanout = 22; REG Node = 'DZ:u2\|tmp\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k DZ:u2|tmp[2] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.126 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|row[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.126 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|row[6] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 1.084ns 6.279ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns - Shortest register register " "Info: - Shortest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|tmp\[2\] 1 REG LC_X1_Y8_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N0; Fanout = 22; REG Node = 'DZ:u2\|tmp\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|tmp[2] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.740 ns) 2.905 ns DZ:u2\|row\[6\]~14 2 COMB LC_X1_Y9_N3 1 " "Info: 2: + IC(2.165 ns) + CELL(0.740 ns) = 2.905 ns; Loc. = LC_X1_Y9_N3; Fanout = 1; COMB Node = 'DZ:u2\|row\[6\]~14'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { DZ:u2|tmp[2] DZ:u2|row[6]~14 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.410 ns DZ:u2\|row\[6\] 3 REG LC_X1_Y9_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.410 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2\|row\[6\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { DZ:u2|row[6]~14 DZ:u2|row[6] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 27.57 % ) " "Info: Total cell delay = 0.940 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 72.43 % ) " "Info: Total interconnect delay = 2.470 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { DZ:u2|tmp[2] DZ:u2|row[6]~14 DZ:u2|row[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { DZ:u2|tmp[2] {} DZ:u2|row[6]~14 {} DZ:u2|row[6] {} } { 0.000ns 2.165ns 0.305ns } { 0.000ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.126 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|row[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.126 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|row[6] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 1.084ns 6.279ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { DZ:u2|tmp[2] DZ:u2|row[6]~14 DZ:u2|row[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { DZ:u2|tmp[2] {} DZ:u2|row[6]~14 {} DZ:u2|row[6] {} } { 0.000ns 2.165ns 0.305ns } { 0.000ns 0.740ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLKD:u6\|clk_1k clear clk 2.205 ns register " "Info: tsu for register \"CLKD:u6\|clk_1k\" (data pin = \"clear\", clock pin = \"clk\") is 2.205 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.691 ns + Longest pin register " "Info: + Longest pin to register delay is 5.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_124 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.755 ns) + CELL(0.804 ns) 5.691 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(3.755 ns) + CELL(0.804 ns) = 5.691 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 34.02 % ) " "Info: Total cell delay = 1.936 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.755 ns ( 65.98 % ) " "Info: Total interconnect delay = 3.755 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { clear {} clear~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 3.755ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { clear {} clear~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 3.755ns } { 0.000ns 1.132ns 0.804ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzcolgre_out\[4\] DZ:u2\|col_g\[4\] 22.472 ns register " "Info: tco from clock \"clk\" to destination pin \"dzcolgre_out\[4\]\" through register \"DZ:u2\|col_g\[4\]\" is 22.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.129 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|islock\[1\] 3 REG LC_X1_Y7_N7 16 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N7; Fanout = 16; REG Node = 'STATE:u7\|islock\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|islock[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.511 ns) 10.107 ns DZ:u2\|row\[7\]~1 4 COMB LC_X1_Y7_N6 11 " "Info: 4: + IC(1.084 ns) + CELL(0.511 ns) = 10.107 ns; Loc. = LC_X1_Y7_N6; Fanout = 11; COMB Node = 'DZ:u2\|row\[7\]~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { STATE:u7|islock[1] DZ:u2|row[7]~1 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.282 ns) + CELL(0.740 ns) 17.129 ns DZ:u2\|col_g\[4\] 5 REG LC_X1_Y9_N8 1 " "Info: 5: + IC(6.282 ns) + CELL(0.740 ns) = 17.129 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.002 ns ( 29.20 % ) " "Info: Total cell delay = 5.002 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.127 ns ( 70.80 % ) " "Info: Total interconnect delay = 12.127 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.129 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.129 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 1.084ns 6.282ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|col_g\[4\] 1 REG LC_X1_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.021 ns) + CELL(2.322 ns) 5.343 ns dzcolgre_out\[4\] 2 PIN PIN_41 0 " "Info: 2: + IC(3.021 ns) + CELL(2.322 ns) = 5.343 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dzcolgre_out\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { DZ:u2|col_g[4] dzcolgre_out[4] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.46 % ) " "Info: Total cell delay = 2.322 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 56.54 % ) " "Info: Total interconnect delay = 3.021 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { DZ:u2|col_g[4] dzcolgre_out[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { DZ:u2|col_g[4] {} dzcolgre_out[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.129 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.129 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 1.084ns 6.282ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { DZ:u2|col_g[4] dzcolgre_out[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { DZ:u2|col_g[4] {} dzcolgre_out[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CLKD:u6\|clk_1 clear clk 3.821 ns register " "Info: th for register \"CLKD:u6\|clk_1\" (data pin = \"clear\", clock pin = \"clk\") is 3.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N4 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns CLKD:u6\|clk_1 3 REG LC_X8_Y8_N5 14 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.536 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_124 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.343 ns) + CELL(1.061 ns) 4.536 ns CLKD:u6\|clk_1 2 REG LC_X8_Y8_N5 14 " "Info: 2: + IC(2.343 ns) + CELL(1.061 ns) = 4.536 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { clear CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 48.35 % ) " "Info: Total cell delay = 2.193 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.343 ns ( 51.65 % ) " "Info: Total interconnect delay = 2.343 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { clear CLKD:u6|clk_1 } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { clear {} clear~combout {} CLKD:u6|clk_1 {} } { 0.000ns 0.000ns 2.343ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.536 ns" { clear CLKD:u6|clk_1 } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.536 ns" { clear {} clear~combout {} CLKD:u6|clk_1 {} } { 0.000ns 0.000ns 2.343ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 18:25:21 2019 " "Info: Processing ended: Thu Oct 17 18:25:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
