// Seed: 3201744840
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9
);
  assign id_3 = id_0;
  always $display();
  reg id_11, id_12, id_13, id_14, id_15;
  assign id_15 = !1;
  wire id_16, id_17;
  wire id_18;
  wire id_19;
  always id_11 <= 1;
  wire id_20;
  wire id_21 = id_20;
  wire id_22, id_23;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3
);
  wire id_5;
  module_0(
      id_3, id_2, id_2, id_1, id_2, id_1, id_0, id_0, id_1, id_0
  );
  assign id_1 = id_0;
  initial $display;
  wire id_6;
endmodule
