<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p115" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_115{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_115{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_115{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_115{left:70px;bottom:586px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_115{left:70px;bottom:569px;letter-spacing:-0.16px;word-spacing:-1.41px;}
#t6_115{left:70px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_115{left:70px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_115{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_115{left:70px;bottom:502px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#ta_115{left:299px;bottom:509px;}
#tb_115{left:314px;bottom:502px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tc_115{left:70px;bottom:485px;letter-spacing:-0.28px;word-spacing:0.2px;}
#td_115{left:70px;bottom:417px;letter-spacing:0.15px;}
#te_115{left:151px;bottom:417px;letter-spacing:0.22px;word-spacing:-0.04px;}
#tf_115{left:70px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tg_115{left:70px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_115{left:70px;bottom:358px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_115{left:70px;bottom:342px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tj_115{left:70px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_115{left:70px;bottom:300px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tl_115{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_115{left:70px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_115{left:70px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_115{left:70px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tp_115{left:70px;bottom:167px;letter-spacing:0.12px;}
#tq_115{left:152px;bottom:167px;letter-spacing:0.15px;word-spacing:0.01px;}
#tr_115{left:70px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#ts_115{left:70px;bottom:126px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_115{left:76px;bottom:1039px;letter-spacing:-0.11px;}
#tu_115{left:76px;bottom:1022px;letter-spacing:-0.11px;}
#tv_115{left:76px;bottom:1005px;letter-spacing:-0.14px;}
#tw_115{left:259px;bottom:1039px;letter-spacing:-0.12px;}
#tx_115{left:76px;bottom:981px;letter-spacing:-0.11px;}
#ty_115{left:76px;bottom:964px;letter-spacing:-0.12px;}
#tz_115{left:76px;bottom:943px;letter-spacing:-0.11px;}
#t10_115{left:76px;bottom:926px;letter-spacing:-0.12px;}
#t11_115{left:76px;bottom:909px;letter-spacing:-0.12px;}
#t12_115{left:76px;bottom:892px;letter-spacing:-0.12px;}
#t13_115{left:76px;bottom:875px;letter-spacing:-0.1px;}
#t14_115{left:259px;bottom:981px;letter-spacing:-0.12px;}
#t15_115{left:76px;bottom:851px;letter-spacing:-0.11px;}
#t16_115{left:259px;bottom:851px;letter-spacing:-0.12px;}
#t17_115{left:76px;bottom:826px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_115{left:259px;bottom:826px;letter-spacing:-0.11px;}
#t19_115{left:76px;bottom:802px;letter-spacing:-0.12px;}
#t1a_115{left:76px;bottom:785px;letter-spacing:-0.13px;}
#t1b_115{left:259px;bottom:802px;letter-spacing:-0.12px;}
#t1c_115{left:71px;bottom:758px;letter-spacing:-0.14px;}
#t1d_115{left:70px;bottom:739px;letter-spacing:-0.11px;}
#t1e_115{left:88px;bottom:719px;}
#t1f_115{left:96px;bottom:719px;letter-spacing:-0.12px;}
#t1g_115{left:675px;bottom:719px;}
#t1h_115{left:70px;bottom:699px;letter-spacing:-0.12px;}
#t1i_115{left:85px;bottom:679px;letter-spacing:-0.12px;}
#t1j_115{left:708px;bottom:679px;}
#t1k_115{left:70px;bottom:659px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t1l_115{left:85px;bottom:643px;letter-spacing:-0.13px;}
#t1m_115{left:145px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_115{left:222px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_115{left:76px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1p_115{left:259px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_115{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_115{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_115{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_115{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_115{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_115{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_115{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s8_115{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s9_115{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.sa_115{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts115" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg115Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg115" style="-webkit-user-select: none;"><object width="935" height="1210" data="115/115.svg" type="image/svg+xml" id="pdf115" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_115" class="t s1_115">Vol. 1 </span><span id="t2_115" class="t s1_115">5-5 </span>
<span id="t3_115" class="t s2_115">INSTRUCTION SET SUMMARY </span>
<span id="t4_115" class="t s3_115">The following sections list instructions in each major group and subgroup. Given for each instruction is its </span>
<span id="t5_115" class="t s3_115">mnemonic and descriptive names. When two or more mnemonics are given (for example, CMOVA/CMOVNBE), they </span>
<span id="t6_115" class="t s3_115">represent different mnemonics for the same instruction opcode. Assemblers support redundant mnemonics for </span>
<span id="t7_115" class="t s3_115">some instructions to make it easier to read code listings. For instance, CMOVA (Conditional move if above) and </span>
<span id="t8_115" class="t s3_115">CMOVNBE (Conditional move if not below or equal) represent the same condition. For detailed information about </span>
<span id="t9_115" class="t s3_115">specific instructions, see the Intel </span>
<span id="ta_115" class="t s4_115">® </span>
<span id="tb_115" class="t s3_115">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, </span>
<span id="tc_115" class="t s3_115">&amp; 2D. </span>
<span id="td_115" class="t s5_115">5.1 </span><span id="te_115" class="t s5_115">GENERAL-PURPOSE INSTRUCTIONS </span>
<span id="tf_115" class="t s3_115">The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string opera- </span>
<span id="tg_115" class="t s3_115">tions that programmers commonly use to write application and system software to run on Intel 64 and IA-32 </span>
<span id="th_115" class="t s3_115">processors. They operate on data contained in memory, in the general-purpose registers (EAX, EBX, ECX, EDX, </span>
<span id="ti_115" class="t s3_115">EDI, ESI, EBP, and ESP) and in the EFLAGS register. They also operate on address information contained in </span>
<span id="tj_115" class="t s3_115">memory, the general-purpose registers, and the segment registers (CS, DS, SS, ES, FS, and GS). </span>
<span id="tk_115" class="t s3_115">This group of instructions includes the data transfer, binary integer arithmetic, decimal arithmetic, logic operations, </span>
<span id="tl_115" class="t s3_115">shift and rotate, bit and byte operations, program control, string, flag control, segment register operations, and </span>
<span id="tm_115" class="t s3_115">miscellaneous subgroups. The sections that follow introduce each subgroup. </span>
<span id="tn_115" class="t s3_115">For more detailed information on general purpose-instructions, see Chapter 7, “Programming With General- </span>
<span id="to_115" class="t s3_115">Purpose Instructions.” </span>
<span id="tp_115" class="t s6_115">5.1.1 </span><span id="tq_115" class="t s6_115">Data Transfer Instructions </span>
<span id="tr_115" class="t s3_115">The data transfer instructions move data between memory and the general-purpose and segment registers. They </span>
<span id="ts_115" class="t s3_115">also perform specific operations such as conditional moves, stack access, and data conversion. </span>
<span id="tt_115" class="t s7_115">Intel® TSX Suspend Load </span>
<span id="tu_115" class="t s7_115">Address Tracking </span>
<span id="tv_115" class="t s7_115">(TSXLDTRK) </span>
<span id="tw_115" class="t s7_115">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="tx_115" class="t s7_115">Intel® Advanced Matrix </span>
<span id="ty_115" class="t s7_115">Extensions (Intel® AMX) </span>
<span id="tz_115" class="t s7_115">Includes CPUID Leaf 1EH, </span>
<span id="t10_115" class="t s7_115">“TMUL Information Main </span>
<span id="t11_115" class="t s7_115">Leaf”, and CPUID bits AMX- </span>
<span id="t12_115" class="t s7_115">BF16, AMX-TILE, and AMX- </span>
<span id="t13_115" class="t s7_115">INT8. </span>
<span id="t14_115" class="t s7_115">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t15_115" class="t s7_115">User Interrupts (UINTR) </span><span id="t16_115" class="t s7_115">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t17_115" class="t s7_115">IPI Virtualization </span><span id="t18_115" class="t s7_115">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t19_115" class="t s7_115">AVX512-FP16, for the FP16 </span>
<span id="t1a_115" class="t s7_115">Data Type </span>
<span id="t1b_115" class="t s7_115">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1c_115" class="t s8_115">NOTES: </span>
<span id="t1d_115" class="t s7_115">1. Details on Key Locker can be found in the Intel Key Locker Specification here: </span>
<span id="t1e_115" class="t s2_115">h </span><span id="t1f_115" class="t s2_115">ttps://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t1g_115" class="t s7_115">. </span>
<span id="t1h_115" class="t s7_115">2. Further details on TME-MK usage can be found here: </span>
<span id="t1i_115" class="t s2_115">https://software.intel.com/sites/default/files/managed/a5/16/Multi-Key-Total-Memory-Encryption-Spec.pdf </span><span id="t1j_115" class="t s2_115">. </span>
<span id="t1k_115" class="t s7_115">3. Alder Lake performance hybrid architecture does not support Intel® AVX-512. ISA features such as Intel® AVX, AVX-VNNI, Intel® AVX2, </span>
<span id="t1l_115" class="t s7_115">and UMONITOR/UMWAIT/TPAUSE are supported. </span>
<span id="t1m_115" class="t s9_115">Table 5-2. </span><span id="t1n_115" class="t s9_115">Instruction Set Extensions Introduction in Intel® 64 and IA-32 Processors (Contd.) </span>
<span id="t1o_115" class="t sa_115">Instruction Set Architecture </span><span id="t1p_115" class="t sa_115">Processor Generation Introduction </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
