$date
	Sat Oct 03 01:11:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! OUTPUT $end
$var reg 1 " CLEAR $end
$var reg 1 # CLOCK $end
$var reg 1 $ INPUT $end
$scope module dut $end
$var wire 1 $ D $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
1!
1#
#20
0#
#30
1#
#40
0!
0#
1"
0$
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
0"
#130
1#
#140
0#
#150
1#
#160
0#
1"
1$
#170
1#
#180
0#
#190
1#
#200
0#
