
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 9.2.02 Build EDK_Jm_SP2.3
# Sun Apr 13 21:42:51 2008
# Target Board:  Xilinx Virtex 4 ML402 Evaluation Platform Rev 1
# Family:	 virtex4
# Device:	 xc4vsx35
# Package:	 ff668
# Speed Grade:	 -10
# Processor: microblaze_0
# System clock frequency: 100.00 MHz
# On Chip Memory :   2 KB
# Total Off Chip Memory :   1 MB
# - SRAM =   1 MB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_RX_pin = fpga_0_RS232_Uart_RX, DIR = I
 PORT fpga_0_RS232_Uart_TX_pin = fpga_0_RS232_Uart_TX, DIR = O
 PORT fpga_0_IIC_EEPROM_Scl_pin = fpga_0_IIC_EEPROM_Scl, DIR = IO
 PORT fpga_0_IIC_EEPROM_Sda_pin = fpga_0_IIC_EEPROM_Sda, DIR = IO
 PORT fpga_0_Ethernet_MAC_PHY_rst_n_pin = fpga_0_Ethernet_MAC_PHY_rst_n, DIR = O
 PORT fpga_0_Ethernet_MAC_PHY_crs_pin = fpga_0_Ethernet_MAC_PHY_crs, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_col_pin = fpga_0_Ethernet_MAC_PHY_col, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_tx_data_pin = fpga_0_Ethernet_MAC_PHY_tx_data, DIR = O, VEC = [3:0]
 PORT fpga_0_Ethernet_MAC_PHY_tx_en_pin = fpga_0_Ethernet_MAC_PHY_tx_en, DIR = O
 PORT fpga_0_Ethernet_MAC_PHY_tx_clk_pin = fpga_0_Ethernet_MAC_PHY_tx_clk, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_er_pin = fpga_0_Ethernet_MAC_PHY_rx_er, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_clk_pin = fpga_0_Ethernet_MAC_PHY_rx_clk, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_dv_pin = fpga_0_Ethernet_MAC_PHY_dv, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_data_pin = fpga_0_Ethernet_MAC_PHY_rx_data, DIR = I, VEC = [3:0]
 PORT fpga_0_SRAM_Mem_A_pin = fpga_0_SRAM_Mem_A, DIR = O, VEC = [7:29]
 PORT fpga_0_SRAM_Mem_BEN_pin = fpga_0_SRAM_Mem_BEN, DIR = O, VEC = [0:3]
 PORT fpga_0_SRAM_Mem_WEN_pin = fpga_0_SRAM_Mem_WEN, DIR = O
 PORT fpga_0_SRAM_Mem_DQ_pin = fpga_0_SRAM_Mem_DQ, DIR = IO, VEC = [0:31]
 PORT fpga_0_SRAM_Mem_OEN_pin = fpga_0_SRAM_Mem_OEN, DIR = O, VEC = [0:0]
 PORT fpga_0_SRAM_Mem_CEN_pin = fpga_0_SRAM_Mem_CEN, DIR = O, VEC = [0:0]
 PORT fpga_0_SRAM_Mem_ADV_LDN_pin = fpga_0_SRAM_Mem_ADV_LDN, DIR = O
 PORT fpga_0_SRAM_CLOCK = sys_clk_s, DIR = O
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT SSP_AD0_OR_N_pin = SSP_AD0_OR_N, DIR = I
 PORT SSP_AD0_OR_P_pin = SSP_AD0_OR_P, DIR = I
 PORT SSP_AD0_Data_N_pin = SSP_AD0_Data_N, DIR = I, VEC = [15:0]
 PORT SSP_AD0_Data_P_pin = SSP_AD0_Data_P, DIR = I, VEC = [15:0]
 PORT SSP_AD0_CLKO_N_pin = SSP_AD0_CLKO_N, DIR = I
 PORT SSP_AD0_CLKO_P_pin = SSP_AD0_CLKO_P, DIR = I
 PORT SSP_Ext_Trig_pin = SSP_Ext_Trig, DIR = I
 PORT xps_spi_0_MOSI_pin = xps_spi_0_MOSI, DIR = IO
 PORT xps_spi_0_MISO_pin = xps_spi_0_MISO, DIR = IO
 PORT xps_spi_0_SS_pin = xps_spi_0_SS, DIR = IO, VEC = [0:2]
 PORT xps_spi_0_SCK_pin = xps_spi_0_SCK, DIR = IO
 PORT xps_gpio_0_GPIO_in_pin = xps_gpio_0_GPIO_in, DIR = I, VEC = [0:3]
 PORT xps_gpio_1_GPIO_d_out_pin = xps_gpio_1_GPIO_d_out, DIR = O, VEC = [0:4]
 PORT FPGA_A12_pin = SSP_PMT_1_PMT, DIR = I, SIGIS = CLK
 PORT USERCLK_P_pin = USERCLK_P, DIR = I
 PORT USERCLK_N_pin = USERCLK_N, DIR = I
 PORT SPIO7_pin = SSP_PMT_2_PMT, DIR = I, SIGIS = CLK


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 7.30.a
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x82800000
 PARAMETER C_ICACHE_HIGHADDR = 0x82ffffff
 PARAMETER C_DCACHE_BASEADDR = 0x82800000
 PARAMETER C_DCACHE_HIGHADDR = 0x82ffffff
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 8
 PARAMETER C_FAMILY = virtex4
 PARAMETER C_INSTANCE = microblaze_0
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE ixcl = ixcl
 BUS_INTERFACE dxcl = dxcl
 BUS_INTERFACE DEBUG = microblaze_0_dbg
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = mb_reset
 PORT Interrupt = Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.04.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x000007ff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x000007ff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 0
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_RX
 PORT TX = fpga_0_RS232_Uart_TX
END

BEGIN xps_iic
 PARAMETER INSTANCE = IIC_EEPROM
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_CLK_FREQ = 100000000
 PARAMETER C_IIC_FREQ = 100000
 PARAMETER C_TEN_BIT_ADR = 0
 PARAMETER C_BASEADDR = 0x81600000
 PARAMETER C_HIGHADDR = 0x8160ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Scl = fpga_0_IIC_EEPROM_Scl
 PORT Sda = fpga_0_IIC_EEPROM_Sda
 PORT IIC2INTC_Irpt = IIC_EEPROM_IIC2INTC_Irpt
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = SRAM
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_INCLUDE_NEGEDGE_IOREGS = 1
 PARAMETER C_SYNCH_MEM_0 = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 0
 PARAMETER C_TWC_PS_MEM_0 = 0
 PARAMETER C_TAVDV_PS_MEM_0 = 0
 PARAMETER C_TWP_PS_MEM_0 = 0
 PARAMETER C_THZCE_PS_MEM_0 = 0
 PARAMETER C_MCH0_ACCESSBUF_DEPTH = 4
 PARAMETER C_XCL0_WRITEXFER = 0
 PARAMETER C_MCH1_ACCESSBUF_DEPTH = 8
 PARAMETER C_MEM0_BASEADDR = 0x82800000
 PARAMETER C_MEM0_HIGHADDR = 0x82ffffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MCH0 = ixcl
 BUS_INTERFACE MCH1 = dxcl
 PORT Mem_A = fpga_0_SRAM_Mem_A_split
 PORT Mem_BEN = fpga_0_SRAM_Mem_BEN
 PORT Mem_WEN = fpga_0_SRAM_Mem_WEN
 PORT Mem_DQ = fpga_0_SRAM_Mem_DQ
 PORT Mem_OEN = fpga_0_SRAM_Mem_OEN
 PORT Mem_CEN = fpga_0_SRAM_Mem_CEN
 PORT Mem_ADV_LDN = fpga_0_SRAM_Mem_ADV_LDN
 PORT RdClk = sys_clk_s
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 1
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_1_Interrupt
END

BEGIN util_bus_split
 PARAMETER INSTANCE = SRAM_util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 32
 PARAMETER C_LEFT_POS = 7
 PARAMETER C_SPLIT = 30
 PORT Sig = fpga_0_SRAM_Mem_A_split
 PORT Out1 = fpga_0_SRAM_Mem_A
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 1.00.g
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_dbg
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Irq = Interrupt
 PORT Intr = IIC_EEPROM_IIC2INTC_Irpt&xps_timer_1_Interrupt&SPI_Interrupt&Ethernet_Interrupt
END

BEGIN arp_ssp
 PARAMETER INSTANCE = arp_ssp_0
 PARAMETER HW_VER = 2.00.c
 PORT SSP_DATA_N = SSP_AD0_Data_N
 PORT SSP_DATA_P = SSP_AD0_Data_P
 PORT SSP_DATA = SSP_AD0_Data
 PORT SSP_DATA_OOR_N = SSP_AD0_OR_N
 PORT SSP_DATA_OOR_P = SSP_AD0_OR_P
 PORT SSP_DATA_OOR = SSP_AD0_OR
 PORT SSP_DATA_VALID_N = SSP_AD0_CLKO_N
 PORT SSP_DATA_VALID_P = SSP_AD0_CLKO_P
 PORT SSP_DATA_VALID = SSP_AD0_CLKO
 PORT SSP_DATA_VALID_INV = SSP_AD0_CLKO_INV
END

BEGIN ssp_ad_preaddr
 PARAMETER INSTANCE = ssp_ad_preaddr_0
 PARAMETER HW_VER = 2.00.b
 PORT lvlgreater = SSP_AD0_LvlGrtr
 PORT signal_x0 = SSP_AD0_Data
 PORT oor = SSP_AD0_OR
 PORT clk_1 = SSP_AD0_CLKO_INV
 PORT pa_out = PA0_OUT
END

BEGIN ssp_trigger
 PARAMETER INSTANCE = ssp_trigger_0
 PARAMETER HW_VER = 1.00.a
 PORT ce_1 = net_vcc
 PORT clk_1 = USERCLK
 PORT trigger = SSP_TRIGGER
 PORT trigreset_out = SSP_PA_Reset
 PORT triglvl0 = SSP_AD0_LvlGrtr
 PORT triglvl1 = SSP_AD1_LvlGrtr
 PORT triglvl2 = SSP_AD2_LvlGrtr
 PORT triglvl3 = SSP_Ext_Trig
 PORT trigconfig = SSP_TRIGCONFIG
 PORT trigreset_in = SSP_TRIG_RESET
END

BEGIN ssp_ad_preaddr
 PARAMETER INSTANCE = ssp_ad_preaddr_1
 PARAMETER HW_VER = 2.00.b
 PORT lvlgreater = SSP_AD1_LvlGrtr
 PORT pa_out = PA1_OUT
 PORT clk_1 = SSP_PMT_1_CLK_INV
 PORT oor = SSP_PMT_1_OVF
 PORT signal_x0 = SSP_PMT_1_SIG
END

BEGIN ssp_ad_preaddr
 PARAMETER INSTANCE = ssp_ad_preaddr_2
 PARAMETER HW_VER = 2.00.b
 PORT lvlgreater = SSP_AD2_LvlGrtr
 PORT pa_out = PA2_OUT
 PORT clk_1 = SSP_PMT_2_CLK_INV
 PORT oor = SSP_PMT_2_OVF
 PORT signal_x0 = SSP_PMT_2_SIG
END

BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_0
 PARAMETER HW_VER = 2.01.b
# PARAMETER C_NUM_OFFCHIP_SS_BITS = 3
 PARAMETER C_NUM_SS_BITS = 3
 PARAMETER C_BASEADDR = 0x83400000
 PARAMETER C_HIGHADDR = 0x8340ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT MOSI = xps_spi_0_MOSI
 PORT MISO = xps_spi_0_MISO
 PORT SS = xps_spi_0_SS
 PORT SCK = xps_spi_0_SCK
 PORT IP2INTC_Irpt = SPI_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x81420000
 PARAMETER C_HIGHADDR = 0x8142ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = xps_gpio_0_GPIO_in
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_1
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = xps_gpio_1_GPIO_d_out
END

BEGIN xps_ethernetlite
 PARAMETER INSTANCE = Ethernet_MAC
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_INCLUDE_MDIO = 0
 PARAMETER C_TX_PING_PONG = 1
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk
 PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk
 PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs
 PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv
 PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data
 PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col
 PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er
 PORT PHY_rst_n = fpga_0_Ethernet_MAC_PHY_rst_n
 PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en
 PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data
 PORT IP2INTC_Irpt = Ethernet_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = sys_clk_s
 PORT LOCKED = Dcm_all_locked
 PORT RST = net_gnd
END

BEGIN SSP_PMT_Input
 PARAMETER INSTANCE = SSP_PMT_Input_1
 PARAMETER HW_VER = 1.00.b
 PORT RESET = SSP_Reset
 PORT PMT = SSP_PMT_1_PMT
 PORT CLK = USERCLK
 PORT CLK_INV = SSP_PMT_1_CLK_INV
 PORT SIG = SSP_PMT_1_SIG
 PORT OVF = SSP_PMT_1_OVF
END

BEGIN util_ds_buf
 PARAMETER INSTANCE = util_ds_buf_0
 PARAMETER HW_VER = 1.01.a
 PORT IBUF_DS_P = USERCLK_P
 PORT IBUF_DS_N = USERCLK_N
 PORT IBUF_OUT = USERCLK
END

BEGIN SSP_PMT_Input
 PARAMETER INSTANCE = SSP_PMT_Input_2
 PARAMETER HW_VER = 1.00.b
 PORT CLK = USERCLK
 PORT PMT = SSP_PMT_2_PMT
 PORT RESET = SSP_Reset
 PORT SIG = SSP_PMT_2_SIG
 PORT OVF = SSP_PMT_2_OVF
 PORT CLK_INV = SSP_PMT_2_CLK_INV
END

BEGIN ssp_ad_scan_plbw
 PARAMETER INSTANCE = ssp_ad_scan_plbw_0
 PARAMETER HW_VER = 3.01.b
 PARAMETER C_BASEADDR = 0xc3600000
 PARAMETER C_HIGHADDR = 0xc360ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT pa_0_out = PA0_OUT
 PORT pa_1_out = PA1_OUT
 PORT pa_2_out = PA2_OUT
 PORT navg = SSP_NAVG
 PORT pa_reset = SSP_TRIG_RESET
 PORT pa_re = SSP_RE
 PORT SSP_Reset = SSP_Reset
 PORT trigconfig = SSP_TRIGCONFIG
 PORT triggerlevel = SSP_TRIGLEVEL
END

