/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 11:08:04 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.1 seconds.
Loading library file ../../../../.././rtl/design67_15_45_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg263d19cd1" -P"/tmp/ivrli63d19cd1" "../../../../.././rtl/design67_15_45_top.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/large_mux.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg263d19cd1" -P"/tmp/ivrli63d19cd1" "../../../../.././rtl/large_mux.v"
...parsing output from preprocessor...
... Load module complete.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[30]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[29]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[28]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[27]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[26]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[25]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[24]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[23]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[22]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[21]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[20]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[19]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[18]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[17]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[16]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[15]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[14]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[13]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[12]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[11]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[10]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[9]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[8]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/post_pnr_wrapper_design67_15_45_top_post_synth.v:26: error: port ``$iopadmap$in[31]'' is not a port of $auto$rs_design_edit.cc:656:execute$785018.
24 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg263d19cd1" -f"/tmp/ivrlg63d19cd1" -p"/tmp/ivrli63d19cd1" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh63d19cd1" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
