Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 22:33:37 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.269        0.000                      0                   85        0.101        0.000                      0                   85        3.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.269        0.000                      0                   85        0.101        0.000                      0                   85       13.360        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.182ns (23.828%)  route 3.779ns (76.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.709    -0.831    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  nolabel_line28/cnt_reg[21]/Q
                         net (fo=3, routed)           0.963     0.588    nolabel_line28/cnt_reg[21]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.152     0.740 f  nolabel_line28/nolabel_line29_i_6/O
                         net (fo=1, routed)           0.436     1.177    nolabel_line28/nolabel_line29_i_6_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.326     1.503 f  nolabel_line28/nolabel_line29_i_3/O
                         net (fo=1, routed)           0.948     2.451    nolabel_line28/nolabel_line29_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.575 r  nolabel_line28/nolabel_line29_i_1/O
                         net (fo=6, routed)           0.817     3.392    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/CE
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.516 r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count0/O
                         net (fo=4, routed)           0.613     4.129    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.182ns (23.828%)  route 3.779ns (76.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.709    -0.831    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  nolabel_line28/cnt_reg[21]/Q
                         net (fo=3, routed)           0.963     0.588    nolabel_line28/cnt_reg[21]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.152     0.740 f  nolabel_line28/nolabel_line29_i_6/O
                         net (fo=1, routed)           0.436     1.177    nolabel_line28/nolabel_line29_i_6_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.326     1.503 f  nolabel_line28/nolabel_line29_i_3/O
                         net (fo=1, routed)           0.948     2.451    nolabel_line28/nolabel_line29_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.575 r  nolabel_line28/nolabel_line29_i_1/O
                         net (fo=6, routed)           0.817     3.392    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/CE
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.516 r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count0/O
                         net (fo=4, routed)           0.613     4.129    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.182ns (23.828%)  route 3.779ns (76.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.709    -0.831    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  nolabel_line28/cnt_reg[21]/Q
                         net (fo=3, routed)           0.963     0.588    nolabel_line28/cnt_reg[21]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.152     0.740 f  nolabel_line28/nolabel_line29_i_6/O
                         net (fo=1, routed)           0.436     1.177    nolabel_line28/nolabel_line29_i_6_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.326     1.503 f  nolabel_line28/nolabel_line29_i_3/O
                         net (fo=1, routed)           0.948     2.451    nolabel_line28/nolabel_line29_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.575 r  nolabel_line28/nolabel_line29_i_1/O
                         net (fo=6, routed)           0.817     3.392    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/CE
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.516 r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count0/O
                         net (fo=4, routed)           0.613     4.129    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.182ns (23.828%)  route 3.779ns (76.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.709    -0.831    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456    -0.375 f  nolabel_line28/cnt_reg[21]/Q
                         net (fo=3, routed)           0.963     0.588    nolabel_line28/cnt_reg[21]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.152     0.740 f  nolabel_line28/nolabel_line29_i_6/O
                         net (fo=1, routed)           0.436     1.177    nolabel_line28/nolabel_line29_i_6_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.326     1.503 f  nolabel_line28/nolabel_line29_i_3/O
                         net (fo=1, routed)           0.948     2.451    nolabel_line28/nolabel_line29_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.575 r  nolabel_line28/nolabel_line29_i_1/O
                         net (fo=6, routed)           0.817     3.392    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/CE
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.516 r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count0/O
                         net (fo=4, routed)           0.613     4.129    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y102         FDRE                                         r  nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.294ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.924ns (38.080%)  route 3.129ns (61.920%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  nolabel_line28/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.125    nolabel_line28/cnt_reg[16]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.239 r  nolabel_line28/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.239    nolabel_line28/cnt_reg[20]_i_1__0_n_0
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.589   198.568    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[23]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)       -0.198   198.533    nolabel_line28/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.533    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                194.294    

Slack (MET) :             194.334ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.144ns (40.663%)  route 3.129ns (59.337%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  nolabel_line28/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.125    nolabel_line28/cnt_reg[16]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.459 r  nolabel_line28/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.459    nolabel_line28/cnt_reg[20]_i_1__0_n_6
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.589   198.568    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[21]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062   198.793    nolabel_line28/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.793    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                194.334    

Slack (MET) :             194.429ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.049ns (39.574%)  route 3.129ns (60.426%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  nolabel_line28/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.125    nolabel_line28/cnt_reg[16]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.364 r  nolabel_line28/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.364    nolabel_line28/cnt_reg[20]_i_1__0_n_5
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.589   198.568    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[22]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062   198.793    nolabel_line28/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.793    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                194.429    

Slack (MET) :             194.445ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.033ns (39.387%)  route 3.129ns (60.613%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  nolabel_line28/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.125    nolabel_line28/cnt_reg[16]_i_1__0_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.348 r  nolabel_line28/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.348    nolabel_line28/cnt_reg[20]_i_1__0_n_7
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.589   198.568    nolabel_line28/clk_out1
    SLICE_X0Y103         FDCE                                         r  nolabel_line28/cnt_reg[20]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.062   198.793    nolabel_line28/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.793    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                194.445    

Slack (MET) :             194.449ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.030ns (39.352%)  route 3.129ns (60.648%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.345 r  nolabel_line28/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.345    nolabel_line28/cnt_reg[16]_i_1__0_n_6
    SLICE_X0Y102         FDCE                                         r  nolabel_line28/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line28/clk_out1
    SLICE_X0Y102         FDCE                                         r  nolabel_line28/cnt_reg[17]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062   198.794    nolabel_line28/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.794    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                194.449    

Slack (MET) :             194.470ns  (required time - arrival time)
  Source:                 nolabel_line28/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 2.009ns (39.104%)  route 3.129ns (60.896%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.726    -0.814    nolabel_line28/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line28/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line28/cnt_reg[1]/Q
                         net (fo=3, routed)           0.819     0.461    nolabel_line28/cnt_reg[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.124     0.585 f  nolabel_line28/cnt[0]_i_11/O
                         net (fo=1, routed)           0.949     1.535    nolabel_line28/cnt[0]_i_11_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  nolabel_line28/cnt[0]_i_8/O
                         net (fo=24, routed)          1.164     2.823    nolabel_line28/cnt[0]_i_8_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  nolabel_line28/cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     3.142    nolabel_line28/cnt[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.668 r  nolabel_line28/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.668    nolabel_line28/cnt_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.783    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.897 r  nolabel_line28/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.897    nolabel_line28/cnt_reg[8]_i_1__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.011 r  nolabel_line28/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.011    nolabel_line28/cnt_reg[12]_i_1__0_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.324 r  nolabel_line28/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.324    nolabel_line28/cnt_reg[16]_i_1__0_n_4
    SLICE_X0Y102         FDCE                                         r  nolabel_line28/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          1.590   198.569    nolabel_line28/clk_out1
    SLICE_X0Y102         FDCE                                         r  nolabel_line28/cnt_reg[19]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062   198.794    nolabel_line28/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.794    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                194.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.060 r  nolabel_line31/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.060    nolabel_line31/cnt_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[16]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.047 r  nolabel_line31/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.047    nolabel_line31/cnt_reg[16]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[18]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.024 r  nolabel_line31/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.024    nolabel_line31/cnt_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[17]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.022 r  nolabel_line31/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.022    nolabel_line31/cnt_reg[16]_i_1_n_4
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y100         FDRE                                         r  nolabel_line31/cnt_reg[19]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  nolabel_line31/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    nolabel_line31/cnt_reg[16]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.020 r  nolabel_line31/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.020    nolabel_line31/cnt_reg[20]_i_1_n_7
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[20]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  nolabel_line31/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    nolabel_line31/cnt_reg[16]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.007 r  nolabel_line31/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    nolabel_line31/cnt_reg[20]_i_1_n_5
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[22]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line28/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.605    -0.559    nolabel_line28/clk_out1
    SLICE_X0Y99          FDCE                                         r  nolabel_line28/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line28/cnt_reg[7]/Q
                         net (fo=2, routed)           0.172    -0.246    nolabel_line28/cnt_reg[7]
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  nolabel_line28/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line28/cnt[4]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.086    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.032 r  nolabel_line28/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.032    nolabel_line28/cnt_reg[8]_i_1__0_n_7
    SLICE_X0Y100         FDCE                                         r  nolabel_line28/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.872    -0.801    nolabel_line28/clk_out1
    SLICE_X0Y100         FDCE                                         r  nolabel_line28/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    nolabel_line28/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line28/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.605    -0.559    nolabel_line28/clk_out1
    SLICE_X0Y99          FDCE                                         r  nolabel_line28/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line28/cnt_reg[7]/Q
                         net (fo=2, routed)           0.172    -0.246    nolabel_line28/cnt_reg[7]
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  nolabel_line28/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    nolabel_line28/cnt[4]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  nolabel_line28/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.086    nolabel_line28/cnt_reg[4]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.021 r  nolabel_line28/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.021    nolabel_line28/cnt_reg[8]_i_1__0_n_5
    SLICE_X0Y100         FDCE                                         r  nolabel_line28/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.872    -0.801    nolabel_line28/clk_out1
    SLICE_X0Y100         FDCE                                         r  nolabel_line28/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    nolabel_line28/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line31/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line31/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.604    -0.560    nolabel_line31/clk_out1
    SLICE_X6Y99          FDRE                                         r  nolabel_line31/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line31/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.270    nolabel_line31/cnt_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.114 r  nolabel_line31/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    nolabel_line31/cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  nolabel_line31/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    nolabel_line31/cnt_reg[16]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.016 r  nolabel_line31/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    nolabel_line31/cnt_reg[20]_i_1_n_6
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.868    -0.804    nolabel_line31/clk_out1
    SLICE_X6Y101         FDRE                                         r  nolabel_line31/cnt_reg[21]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134    -0.161    nolabel_line31/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line28/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line28/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.251ns (44.636%)  route 0.311ns (55.364%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.599    -0.565    nolabel_line28/clk_out1
    SLICE_X0Y100         FDCE                                         r  nolabel_line28/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  nolabel_line28/cnt_reg[11]/Q
                         net (fo=25, routed)          0.311    -0.113    nolabel_line28/cnt_reg[11]
    SLICE_X0Y99          LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  nolabel_line28/cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.068    nolabel_line28/cnt[4]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.003 r  nolabel_line28/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.003    nolabel_line28/cnt_reg[4]_i_1__0_n_6
    SLICE_X0Y99          FDCE                                         r  nolabel_line28/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line27/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line27/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line27/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line27/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line27/inst/clkout1_buf/O
                         net (fo=53, routed)          0.878    -0.795    nolabel_line28/clk_out1
    SLICE_X0Y99          FDCE                                         r  nolabel_line28/cnt_reg[5]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.105    -0.181    nolabel_line28/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line27/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line27/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y98      nolabel_line28/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     nolabel_line28/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     nolabel_line28/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     nolabel_line28/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     nolabel_line28/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     nolabel_line28/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     nolabel_line28/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     nolabel_line28/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      nolabel_line28/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      nolabel_line28/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      nolabel_line28/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      nolabel_line28/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line31/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line31/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line28/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     nolabel_line28/cnt_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line27/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line27/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line27/inst/mmcm_adv_inst/CLKFBOUT



