// Seed: 1159753207
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire [1 : -1] id_3;
  logic id_4 = -1'd0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output wire id_2#(
        .id_13(1),
        .id_14(-1),
        .id_15(1),
        .id_16(1),
        .id_17(-1),
        .id_18(-1)
    ),
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11
);
  wire id_19 = id_1, id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  assign modCall_1.id_4 = 0;
endmodule
