# Implementation-of-BIST-for-16-Bit-ALU-as-DUT-Design-under-Test-
This project implements a Logic Built-In Self-Test (BIST) system using only strict gate-level modeling in Verilog for a 16 Bit ALU as Design Under Test (DUT).
