<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>CTIGATE</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CTIGATE, CTI Channel Gate Enable register</h1><p>The CTIGATE characteristics are:</p><h2>Purpose</h2>
        <p>Determines whether events on channels propagate through the CTM to other ECT components, or from the CTM into the CTI.</p>
      <h2>Configuration</h2><p>CTIGATE is in the Debug power domain.
    </p><h2>Attributes</h2>
        <p>CTIGATE is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">GATE0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">GATE&lt;x&gt;, bit [x], for x = 31 to 0</h4><div class="field"><p>Channel &lt;x&gt; gate enable.</p>
<p>Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the <a href="ext-ctidevid.html">CTIDEVID</a>.NUMCHAN field.</p><table class="valuetable"><tr><th>GATE&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disable output and, if <a href="ext-ctidevid.html">CTIDEVID</a>.INOUT == <span class="binarynumber">0b01</span>, input channel &lt;x&gt; propagation.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Enable output and, if <a href="ext-ctidevid.html">CTIDEVID</a>.INOUT == <span class="binarynumber">0b01</span>, input channel &lt;x&gt; propagation.</p>
        </td></tr></table>
      <p>If GATE&lt;x&gt; is set to 0, no new events will be propagated to the ECT, and if the ECT supports multicycle channel events any existing output channel events will be terminated.</p>
    <p>The reset behavior of this field is:</p><ul><li>On an External debug reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing CTIGATE</h2><h4>CTIGATE can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>CTI</td><td><span class="hexnumber">0x140</span></td><td>CTIGATE</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When SoftwareLockStatus(), accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !SoftwareLockStatus(), accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
