{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686445910348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686445910348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 18:11:50 2023 " "Processing started: Sat Jun 10 18:11:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686445910348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686445910348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simplified_sha256 -c simplified_sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simplified_sha256 -c simplified_sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686445910348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686445910705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686445910705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_simplified_sha256 " "Found entity 1: tb_simplified_sha256" {  } { { "tb_simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/tb_simplified_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686445917004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686445917004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplified_sha256 " "Found entity 1: simplified_sha256" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686445917006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686445917006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "simplified_sha256 simplified_sha256.sv(26) " "Verilog HDL Parameter Declaration warning at simplified_sha256.sv(26): Parameter Declaration in module \"simplified_sha256\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686445917007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simplified_sha256 " "Elaborating entity \"simplified_sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686445917031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 simplified_sha256.sv(38) " "Verilog HDL assignment warning at simplified_sha256.sv(38): truncated value with size 16 to match size of target (8)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simplified_sha256.sv(158) " "Verilog HDL assignment warning at simplified_sha256.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simplified_sha256.sv(163) " "Verilog HDL assignment warning at simplified_sha256.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 simplified_sha256.sv(182) " "Verilog HDL assignment warning at simplified_sha256.sv(182): truncated value with size 32 to match size of target (8)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 simplified_sha256.sv(228) " "Verilog HDL assignment warning at simplified_sha256.sv(228): truncated value with size 32 to match size of target (8)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 simplified_sha256.sv(316) " "Verilog HDL assignment warning at simplified_sha256.sv(316): truncated value with size 32 to match size of target (8)" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/hamad/Desktop/ECE111/Project_Files/simplified_sha256/simplified_sha256.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686445917046 "|simplified_sha256"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686445919385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686445919794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686445920023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686445920023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3177 " "Implemented 3177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686445920199 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686445920199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3059 " "Implemented 3059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686445920199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686445920199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686445920210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 18:12:00 2023 " "Processing ended: Sat Jun 10 18:12:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686445920210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686445920210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686445920210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686445920210 ""}
