[{"DBLP title": "Adaptive Wear-Leveling in Flash-Based Memory.", "DBLP authors": ["Jianwei Liao", "Fengxiang Zhang", "Li Li", "Guoqiang Xiao"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2329871", "OA papers": [{"PaperId": "https://openalex.org/W1982381157", "PaperTitle": "Adaptive Wear-Leveling in Flash-Based Memory", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Southwest University": 4.0}, "Authors": ["Jianwei Liao", "Fengxiang Zhang", "Li Li", "Guoqiang Xiao"]}]}, {"DBLP title": "A Hardware-Software Cooperative Approach for Application Energy Profiling.", "DBLP authors": ["Jie Chen", "Guru Venkataramani"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2323711", "OA papers": [{"PaperId": "https://openalex.org/W2039008197", "PaperTitle": "A Hardware-Software Cooperative Approach for Application Energy Profiling", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Washington University": 2.0}, "Authors": ["Jie Chen", "Guru Venkataramani"]}]}, {"DBLP title": "Architectural Support for Mitigating Row Hammering in DRAM Memories.", "DBLP authors": ["Dae-Hyun Kim", "Prashant J. Nair", "Moinuddin K. Qureshi"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2332177", "OA papers": [{"PaperId": "https://openalex.org/W1597555784", "PaperTitle": "Architectural Support for Mitigating Row Hammering in DRAM Memories", "Year": 2015, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dae Won Kim", "Prashant Nair", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Argus-G: Comprehensive, Low-Cost Error Detection for GPGPU Cores.", "DBLP authors": ["Ralph Nathan", "Daniel J. Sorin"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2298391", "OA papers": [{"PaperId": "https://openalex.org/W1988449951", "PaperTitle": "Argus-G: Comprehensive, Low-Cost Error Detection for GPGPU Cores", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Duke University": 2.0}, "Authors": ["Ralph Nathan", "Daniel J. Sorin"]}]}, {"DBLP title": "CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults.", "DBLP authors": ["Seongil O", "Sanghyuk Kwon", "Young Hoon Son", "Yujin Park", "Jung Ho Ahn"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2324894", "OA papers": [{"PaperId": "https://openalex.org/W2072149700", "PaperTitle": "CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Seongil O", "Sanghyuk Kwon", "Young Jun Son", "Yujin Park", "Jung Yong Ahn"]}]}, {"DBLP title": "Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models.", "DBLP authors": ["Ujjwal Gupta", "\u00dcmit Y. Ogras"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2326603", "OA papers": [{"PaperId": "https://openalex.org/W1507492730", "PaperTitle": "Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Ujjwal Gupta", "Umit Y. Ogras"]}]}, {"DBLP title": "DRAMA: An Architecture for Accelerated Processing Near Memory.", "DBLP authors": ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2333735", "OA papers": [{"PaperId": "https://openalex.org/W1749461670", "PaperTitle": "DRAMA: An Architecture for Accelerated Processing Near Memory", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Seoul National University": 1.0}, "Authors": ["Amin Farmahini-Farahani", "Jung Yong Ahn", "Katherine L. Morrow", "Nam Kim"]}]}, {"DBLP title": "Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization.", "DBLP authors": ["Trevor E. Carlson", "Siddharth Nilakantan", "Mark Hempstead", "Wim Heirman"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2329873", "OA papers": [{"PaperId": "https://openalex.org/W1490845105", "PaperTitle": "Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 1.0, "Drexel University": 2.0, "[Intel Corporation, Leuven, Flemish Brabant, Belgium]": 1.0}, "Authors": ["Trevor E. Carlson", "Siddharth Nilakantan", "Mark Hempstead", "Wim Heirman"]}]}, {"DBLP title": "Hardware Support for Safe Execution of Native Client Applications.", "DBLP authors": ["Dilan Manatunga", "Joo Hwan Lee", "Hyesoon Kim"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2309601", "OA papers": [{"PaperId": "https://openalex.org/W2066613460", "PaperTitle": "Hardware Support for Safe Execution of Native Client Applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dilan Manatunga", "Joo Myung Lee", "Hyesoon Kim"]}]}, {"DBLP title": "Leveraging Heterogeneous Power for Improving Datacenter Efficiency and Resiliency.", "DBLP authors": ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Jingmin Xin", "Nanning Zheng", "Tao Li"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2363084", "OA papers": [{"PaperId": "https://openalex.org/W2037371820", "PaperTitle": "Leveraging Heterogeneous Power for Improving Datacenter Efficiency and Resiliency", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Xi'an Jiaotong University": 4.0, "Shanghai Jiao Tong University": 1.0, "University of Florida": 2.0}, "Authors": ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Jingmin Xin", "Nanning Zheng", "Tao Li"]}]}, {"DBLP title": "Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations.", "DBLP authors": ["Rui Wang", "Wangyuan Zhang", "Tao Li", "Depei Qian"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2298412", "OA papers": [{"PaperId": "https://openalex.org/W2057871298", "PaperTitle": "Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Beihang University": 2.0, "University of Florida": 2.0}, "Authors": ["Rong Wang", "Wangyuan Zhang", "Tao Li", "Depei Qian"]}]}, {"DBLP title": "On-Demand Dynamic Branch Prediction.", "DBLP authors": ["Milad Mohammadi", "Song Han", "Tor M. Aamodt", "William J. Dally"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2330820", "OA papers": [{"PaperId": "https://openalex.org/W1557277383", "PaperTitle": "On-Demand Dynamic Branch Prediction", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Stanford University": 3.0, "University of British Columbia": 1.0}, "Authors": ["Milad Mohammadi", "Song Han", "Tor M. Aamodt", "William J. Dally"]}]}, {"DBLP title": "Peripheral Memory: A Technique for Fighting Memory Bandwidth Bottleneck.", "DBLP authors": ["Leonid Azriel", "Avi Mendelson", "Uri C. Weiser"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2319077", "OA papers": [{"PaperId": "https://openalex.org/W1980098669", "PaperTitle": "Peripheral memory: a technique for fighting memory bandwidth bottleneck", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Leonid Azriel", "Avi Mendelson", "Uri Weiser"]}]}, {"DBLP title": "Persistent Transactional Memory.", "DBLP authors": ["Zhaoguo Wang", "Han Yi", "Ran Liu", "Mingkai Dong", "Haibo Chen"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2329832", "OA papers": [{"PaperId": "https://openalex.org/W1494047080", "PaperTitle": "Persistent Transactional Memory", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Zhaoguo Wang", "Han Yi", "Ran Liu", "Mingkai Dong", "Haibo Chen"]}]}, {"DBLP title": "Profiling Support for Runtime Managed Code: Next Generation Performance Monitoring Units.", "DBLP authors": ["Enric Gibert", "Ra\u00fal Mart\u00ednez", "Carlos Madriles", "Josep M. Codina"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2321398", "OA papers": [{"PaperId": "https://openalex.org/W2070190592", "PaperTitle": "Profiling Support for Runtime Managed Code: Next Generation Performance Monitoring Units", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Research Institute for Artificial Intelligence": 4.0}, "Authors": ["Enric Gibert", "Raul E. Martinez", "Carlos Madriles", "Josep Codina"]}]}, {"DBLP title": "Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Embedded GPUs.", "DBLP authors": ["Daecheol You", "Ki-Seok Chung"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2319079", "OA papers": [{"PaperId": "https://openalex.org/W1972242437", "PaperTitle": "Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Embedded GPUs", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Hanyang University": 2.0}, "Authors": ["Daecheol You", "Ki-Seok Chung"]}]}, {"DBLP title": "Refactored Design of I/O Architecture for Flash Storage.", "DBLP authors": ["Sungjin Lee", "Jihong Kim", "Arvind Mithal"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2329423", "OA papers": [{"PaperId": "https://openalex.org/W1502596253", "PaperTitle": "Refactored Design of I/O Architecture for Flash Storage", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Seoul National University": 1.0}, "Authors": ["Sungjin Lee", "Jihong Kim", "Arvind Mithal"]}]}, {"DBLP title": "Set-Granular Regional Distributed Cooperative Caching.", "DBLP authors": ["Fengkai Yuan", "Zhenzhou Ji", "Suxia Zhu"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2319258", "OA papers": [{"PaperId": "https://openalex.org/W2005125967", "PaperTitle": "Set-Granular Regional Distributed Cooperative Caching", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Heilongjiang Institute of Technology": 1.5, "Harbin Institute of Technology": 1.5}, "Authors": ["Fengkai Yuan", "Zhenzhou Ji", "Suxia Zhu"]}]}, {"DBLP title": "Synchronous I/O Scheduling of Independent Write Caches for an Array of SSDs.", "DBLP authors": ["Junghee Lee", "Youngjae Kim", "Jongman Kim", "Galen M. Shipman"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2298394", "OA papers": [{"PaperId": "https://openalex.org/W1969053916", "PaperTitle": "Synchronous I/O Scheduling of Independent Write Caches for an Array of SSDs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at San Antonio": 1.0, "Ajou University": 1.0, "Georgia Institute of Technology": 1.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["Jung-Hee Lee", "Young-Jae Kim", "Jong-Man Kim", "Galen M. Shipman"]}]}, {"DBLP title": "A Cross-Layer Multicore Architecture to Tradeoff Program Accuracy and Resilience Overheads.", "DBLP authors": ["Qingchuan Shi", "Henry Hoffmann", "Omer Khan"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2365204", "OA papers": [{"PaperId": "https://openalex.org/W2197075213", "PaperTitle": "A Cross-Layer Multicore Architecture to Tradeoff Program Accuracy and Resilience Overheads", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Connecticut": 2.0, "University of Chicago": 1.0}, "Authors": ["Qingchuan Shi", "Henry Hoffmann", "Omer Khan"]}]}, {"DBLP title": "Adaptive Cache and Concurrency Allocation on GPGPUs.", "DBLP authors": ["Zhong Zheng", "Zhiying Wang", "Mikko H. Lipasti"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2359882", "OA papers": [{"PaperId": "https://openalex.org/W2008115889", "PaperTitle": "Adaptive Cache and Concurrency Allocation on GPGPUs", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National University of Defense Technology": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Zhong Zheng", "Zhiying Wang", "Mikko H. Lipasti"]}]}, {"DBLP title": "A Graph-Based Program Representation for Analyzing Hardware Specialization Approaches.", "DBLP authors": ["Tony Nowatzki", "Venkatraman Govindaraju", "Karthikeyan Sankaralingam"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2476801", "OA papers": [{"PaperId": "https://openalex.org/W2205217824", "PaperTitle": "A Graph-Based Program Representation for Analyzing Hardware Specialization Approaches", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Tony Nowatzki", "Venkatraman Govindaraju", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "A Performance-Energy Model to Evaluate Single Thread Execution Acceleration.", "DBLP authors": ["Seung-Hun Kim", "Dohoon Kim", "Changmin Lee", "Won Seob Jeong", "Won Woo Ro", "Jean-Luc Gaudiot"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2368144", "OA papers": [{"PaperId": "https://openalex.org/W1985580951", "PaperTitle": "A Performance-Energy Model to Evaluate Single Thread Execution Acceleration", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 5.0, "University of California, Irvine": 1.0}, "Authors": ["Seung-Hun Kim", "Do Hoon Kim", "Chun Geun Lee", "Wonjoon Jeong", "Won Woo Ro", "Jean-Luc Gaudiot"]}]}, {"DBLP title": "Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors.", "DBLP authors": ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2340873", "OA papers": [{"PaperId": "https://openalex.org/W2026221143", "PaperTitle": "Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["William Wei Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems.", "DBLP authors": ["Pavan Poluri", "Ahmed Louri"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2360686", "OA papers": [{"PaperId": "https://openalex.org/W2007834246", "PaperTitle": "A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Pavan Poluri", "Ahmed Louri"]}]}, {"DBLP title": "A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks.", "DBLP authors": ["Canwen Xiao", "Yue Yang", "Jianwen Zhu"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2363829", "OA papers": [{"PaperId": "https://openalex.org/W1998581003", "PaperTitle": "A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Defense Technology": 1.0, "University of Toronto": 2.0}, "Authors": ["Canwen Xiao", "Yue Yang", "Jianwen Zhu"]}]}, {"DBLP title": "AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2355193", "OA papers": [{"PaperId": "https://openalex.org/W2083066702", "PaperTitle": "AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Oak Ridge National Laboratory": 2.0}, "Authors": ["Sparsh Mittal", "Jeffrey S. Vetter"]}]}, {"DBLP title": "Comparing Stochastic and Deterministic Computing.", "DBLP authors": ["Rajit Manohar"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2412553", "OA papers": [{"PaperId": "https://openalex.org/W1995363554", "PaperTitle": "Comparing Stochastic and Deterministic Computing", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Cornell University": 1.0}, "Authors": ["Rajit Manohar"]}]}, {"DBLP title": "DRACO: A Deduplicating FTL for Tangible Extra Capacity.", "DBLP authors": ["Bon-Keun Seo", "Seungryoul Maeng", "Joonwon Lee", "Euiseong Seo"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2350984", "OA papers": [{"PaperId": "https://openalex.org/W2221799239", "PaperTitle": "DRACO: A Deduplicating FTL for Tangible Extra Capacity", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Sungkyunkwan University": 2.0}, "Authors": ["Bon-Keun Seo", "Seungryoul Maeng", "Joonwon Lee", "Euiseong Seo"]}]}, {"DBLP title": "Fast Bulk Bitwise AND and OR in DRAM.", "DBLP authors": ["Vivek Seshadri", "Kevin Hsieh", "Amirali Boroumand", "Donghyuk Lee", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2434872", "OA papers": [{"PaperId": "https://openalex.org/W755906292", "PaperTitle": "Fast Bulk Bitwise AND and OR in DRAM", "Year": 2015, "CitationCount": 143, "EstimatedCitation": 143, "Affiliations": {"Carnegie Mellon University": 6.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Vivek Seshadri", "Kevin Li Chun Hsieh", "Amirali Boroumand", "Donghyuk Lee", "Michael Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"]}]}, {"DBLP title": "LogCA: A Performance Model for Hardware Accelerators.", "DBLP authors": ["Muhammad Shoaib Bin Altaf", "David A. Wood"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2360182", "OA papers": [{"PaperId": "https://openalex.org/W2013248679", "PaperTitle": "LogCA: A Performance Model for Hardware Accelerators", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Muhammad Shoaib Bin Altaf", "David A. Wood"]}]}, {"DBLP title": "Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures.", "DBLP authors": ["Dionysios Diamantopoulos", "Sotirios Xydis", "Kostas Siozios", "Dimitrios Soudris"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2410791", "OA papers": [{"PaperId": "https://openalex.org/W1974879668", "PaperTitle": "Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Dionysios Diamantopoulos", "Sotirios Xydis", "Kostas Siozios", "Dimitrios Soudris"]}]}, {"DBLP title": "NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems.", "DBLP authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2402435", "OA papers": [{"PaperId": "https://openalex.org/W2204664557", "PaperTitle": "NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems", "Year": 2015, "CitationCount": 159, "EstimatedCitation": 159, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"]}]}, {"DBLP title": "On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory.", "DBLP authors": ["Hans Vandierendonck", "Ahmad Hassan", "Dimitrios S. Nikolopoulos"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2355195", "OA papers": [{"PaperId": "https://openalex.org/W2041271371", "PaperTitle": "On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Queen's University Belfast": 2.0, "SAP Belfast": 1.0}, "Authors": ["Hans Vandierendonck", "Ahmad Sanusi Hassan", "Dimitrios S. Nikolopoulos"]}]}, {"DBLP title": "Resistive Associative Processor.", "DBLP authors": ["Leonid Yavits", "Shahar Kvatinsky", "Amir Morad", "Ran Ginosar"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2374597", "OA papers": [{"PaperId": "https://openalex.org/W2020704360", "PaperTitle": "Resistive Associative Processor", "Year": 2015, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Leonid Yavits", "Shahar Kvatinsky", "Amir Morad", "Ran Ginosar"]}]}, {"DBLP title": "Subtleties of Run-Time VirtualAddress Stacks.", "DBLP authors": ["Suk Chan Kang", "Chrysostomos Nicopoulos", "Ada Gavrilovska", "Jongman Kim"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2337299", "OA papers": [{"PaperId": "https://openalex.org/W2000304182", "PaperTitle": "Subtleties of Run-Time Virtual Address Stacks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0, "University of Cyprus": 1.0}, "Authors": ["Suk Kang", "Chrysostomos Nicopoulos", "Ada Gavrilovska", "Jong-Man Kim"]}]}, {"DBLP title": "Tackling Performance Variability Due to RAS Mechanisms with PID-Controlled DVFS.", "DBLP authors": ["Dimitrios Rodopoulos", "Francky Catthoor", "Dimitrios Soudris"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2385713", "OA papers": [{"PaperId": "https://openalex.org/W2032527887", "PaperTitle": "Tackling Performance Variability Due to RAS Mechanisms with PID-Controlled DVFS", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Technical University of Athens": 2.0, "KU Leuven": 1.0}, "Authors": ["Dimitrios Rodopoulos", "Francky Catthoor", "Dimitrios Soudris"]}]}, {"DBLP title": "Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core.", "DBLP authors": ["Nikola Markovic", "Daniel Nemirovsky", "Osman S. \u00dcnsal", "Mateo Valero", "Adri\u00e1n Cristal"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2014.2357805", "OA papers": [{"PaperId": "https://openalex.org/W1991295599", "PaperTitle": "Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Barcelona Supercomputing Center": 2.5, "Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center (BSC), Artificial Intelligence Research Institut-Spanish National Research Council (IIIA-CSIC)": 1.0}, "Authors": ["Nikola Markovi\u0107", "Daniel Nemirovsky", "Osman Unsal", "Mateo Valero", "Adrian Crista"]}]}, {"DBLP title": "Toggle-Aware Compression for GPUs.", "DBLP authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Mike O'Connor", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "year": 2015, "doi": "https://doi.org/10.1109/LCA.2015.2430853", "OA papers": [{"PaperId": "https://openalex.org/W850361703", "PaperTitle": "Toggle-Aware Compression for GPUs", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 3.0, "Nvidia (United States)": 3.0}, "Authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Mike O'Connor", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"]}]}]