{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712327555518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712327555518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 10:32:35 2024 " "Processing started: Fri Apr 05 10:32:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712327555518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327555518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327555518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712327556205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712327556205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_display_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_output " "Found entity 1: seg_display_output" {  } { { "seg_display_output.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/seg_display_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ping_pong_final.sv(136) " "Verilog HDL information at ping_pong_final.sv(136): always construct contains both blocking and non-blocking assignments" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ping_pong_final.sv(12) " "Verilog HDL Declaration information at ping_pong_final.sv(12): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 ping_pong_final.sv " "Entity \"xor4\" obtained from \"ping_pong_final.sv\" instead of from Quartus Prime megafunction library" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 278 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_final.sv 3 3 " "Found 3 design units, including 3 entities, in source file ping_pong_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_final " "Found entity 1: ping_pong_final" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566062 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor4 " "Found entity 2: xor4" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566062 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "edge_detect.sv(54) " "Verilog HDL information at edge_detect.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/edge_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712327566078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566078 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score ping_pong_final.sv(211) " "Verilog HDL error at ping_pong_final.sv(211): object \"score\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ping_pong_final.sv" "" { Text "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ping_pong_final.sv" 211 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1712327566078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg " "Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566125 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712327566234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 05 10:32:46 2024 " "Processing ended: Fri Apr 05 10:32:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712327566234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712327566234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712327566234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712327566234 ""}
