 ==  Bambu executed with: /tmp/.mount_bambu-yX5VNp/usr/bin/bambu --use-raw -v 2 --top-fname=test --compiler=I386_CLANG12 -lm --simulate --simulator=VERILATOR --verilator-parallel --parallel-backend --evaluation --device-name=xc7vx690t-3ffg1930-VVD ../test.ll 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Parameters parsed in 0.14 seconds

Target technology = FPGA
Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 10
  - combinational: 0
  - others: 10

Library Name     : STD_FU
  Total cells    : 33
  - combinational: 0
  - others: 33

Library Name     : STD_FU
  Total cells    : 8
  - combinational: 0
  - others: 8

Library Name     : STD_FU
  Total cells    : 56
  - combinational: 0
  - others: 56

Library Name     : STD_FU
  Total cells    : 1
  - combinational: 0
  - others: 1

Library Name     : CS_COMPONENT
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 0
  - combinational: 0
  - others: 0

Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 21
  - combinational: 0
  - others: 21

Library Name     : STD
  Total cells    : 14
  - combinational: 0
  - others: 14

Library Name     : STD_COMMON
  Total cells    : 57
  - combinational: 0
  - others: 57

Library Name     : STD_FU
  Total cells    : 28
  - combinational: 0
  - others: 28

Library Name     : STD_PC
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_SOFT_FLOAT
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD
  Total cells    : 72
  - combinational: 0
  - others: 72

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 9
  - combinational: 0
  - others: 9

Library Name     : WBWrapper
  Total cells    : 12
  - combinational: 0
  - others: 12

Available devices:
 - 5CSEMA5F31C6
 - 5SGXEA7N2F45C1
 - EP2C70F896C6
 - EP2C70F896C6-R
 - EP4SGX530KH40C2
 - LFE335EA8FN484C
 - LFE5U85F8BG756C
 - LFE5UM85F8BG756C
 - asap7-BC
 - asap7-TC
 - asap7-WC
 - nangate45
 - nx1h140tsp
 - nx1h35S
 - nx2h540tsc
 - xc4vlx100-10ff1513
 - xc5vlx110t-1ff1136
 - xc5vlx330t-2ff1738
 - xc5vlx50-3ff1153
 - xc6vlx240t-1ff1156
 - xc7a100t-1csg324-VVD
 - xc7vx330t-1ffg1157
 - xc7vx485t-2ffg1761-VVD
 - xc7vx690t-3ffg1930-VVD
 - xc7z020-1clg484
 - xc7z020-1clg484-VVD
 - xc7z020-1clg484-YOSYS-VVD
 - xc7z045-2ffg900-VVD
 - xcku060-3ffva1156-VVD
 - xcu280-2Lfsvh2892-VVD
Library Name     : STD_FU
  Total cells    : 3911
  - combinational: 0
  - others: 3911

warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
  Bit Value Opt: bit_and_expr optimized, nbits = 63
  Bit Value Opt: cond_expr optimized, nbits = 52
  Bit Value Opt: plus_expr optimized, nbits = 7
  Bit Value Opt: plus_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 31
  Bit Value Opt: bit_and_expr optimized, nbits = 31
  Bit Value Opt: bit_and_expr optimized, nbits = 16
  Bit Value Opt: eq_expr optimized, nbits = 16
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 27
  Bit Value Opt: bit_and_expr optimized, nbits = 29
  Bit Value Opt: bit_xor_expr optimized, nbits = 24
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: eq_expr optimized, nbits = 24
  Bit Value Opt: bit_and_expr optimized, nbits = 40
  Bit Value Opt: eq_expr optimized, nbits = 40
  Bit Value Opt: bit_and_expr optimized, nbits = 48
  Bit Value Opt: eq_expr optimized, nbits = 48
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: eq_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 54
  Bit Value Opt: eq_expr optimized, nbits = 54
  Bit Value Opt: bit_and_expr optimized, nbits = 55
  Bit Value Opt: eq_expr optimized, nbits = 55
  Bit Value Opt: bit_and_expr optimized, nbits = 55
  Bit Value Opt: ne_expr optimized, nbits = 55
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 11
  Bit Value Opt: eq_expr optimized, nbits = 11
  Bit Value Opt: bit_and_expr optimized, nbits = 19
  Bit Value Opt: eq_expr optimized, nbits = 19
  Bit Value Opt: bit_and_expr optimized, nbits = 23
  Bit Value Opt: eq_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 25
  Bit Value Opt: eq_expr optimized, nbits = 25
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: eq_expr optimized, nbits = 26
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: ne_expr optimized, nbits = 26
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 51
  Bit Value Opt: ne_expr optimized, nbits = 51
  Bit Value Opt: bit_and_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: minus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 55
  Bit Value Opt: ne_expr optimized, nbits = 55
  Bit Value Opt: bit_xor_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: eq_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: bit_xor_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: eq_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: ne_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 51
  Bit Value Opt: ne_expr optimized, nbits = 51
  Bit Value Opt: bit_and_expr optimized, nbits = 41
  Bit Value Opt: ne_expr optimized, nbits = 41
  Bit Value Opt: bit_and_expr optimized, nbits = 12
  Bit Value Opt: ne_expr optimized, nbits = 12
  Bit Value Opt: bit_and_expr optimized, nbits = 53
  Bit Value Opt: ne_expr optimized, nbits = 53
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: ne_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 22
  Bit Value Opt: ne_expr optimized, nbits = 22
  Bit Value Opt: bit_and_expr optimized, nbits = 47
  Bit Value Opt: ne_expr optimized, nbits = 47
  Bit Value Opt: bit_and_expr optimized, nbits = 9
  Bit Value Opt: ne_expr optimized, nbits = 9
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: ne_expr optimized, nbits = 24
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: eq_expr optimized, nbits = 24
  Bit Value Opt: bit_and_expr optimized, nbits = 40
  Bit Value Opt: eq_expr optimized, nbits = 40
  Bit Value Opt: bit_and_expr optimized, nbits = 48
  Bit Value Opt: eq_expr optimized, nbits = 48
  Bit Value Opt: bit_and_expr optimized, nbits = 52
  Bit Value Opt: eq_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 54
  Bit Value Opt: eq_expr optimized, nbits = 54
  Bit Value Opt: bit_and_expr optimized, nbits = 55
  Bit Value Opt: eq_expr optimized, nbits = 55
  Bit Value Opt: bit_and_expr optimized, nbits = 55
  Bit Value Opt: ne_expr optimized, nbits = 55
  Bit Value Opt: plus_expr optimized, nbits = 21
  Bit Value Opt: cond_expr optimized, nbits = 32
  Bit Value Opt: bit_and_expr optimized, nbits = 54
  Bit Value Opt: lt_expr optimized, nbits = 54
  Bit Value Opt: bit_and_expr optimized, nbits = 16
  Bit Value Opt: eq_expr optimized, nbits = 16
  Bit Value Opt: bit_and_expr optimized, nbits = 28
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 63
  Bit Value Opt: plus_expr optimized, nbits = 52
  Bit Value Opt: plus_expr optimized, nbits = 63
  Bit Value Opt: plus_expr optimized, nbits = 52
  Bit Value Opt: plus_expr optimized, nbits = 11
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 21
  Bit Value Opt: bit_and_expr optimized, nbits = 20
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 20
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 8
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 8
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: eq_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 63
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 20
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 8
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 8
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: eq_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 63
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 63
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 24
  Bit Value Opt: plus_expr optimized, nbits = 14
  Bit Value Opt: plus_expr optimized, nbits = 20
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: bit_and_expr optimized, nbits = 32
  Bit Value Opt: plus_expr optimized, nbits = 20
  Bit Value Opt: bit_and_expr optimized, nbits = 32
  Bit Value Opt: bit_and_expr optimized, nbits = 8
  Bit Value Opt: eq_expr optimized, nbits = 8
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: eq_expr optimized, nbits = 24
  Bit Value Opt: bit_and_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 12
  Bit Value Opt: bit_and_expr optimized, nbits = 20
  Bit Value Opt: bit_and_expr optimized, nbits = 28
  Bit Value Opt: eq_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 23
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 23
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: bit_and_expr optimized, nbits = 16
  Bit Value Opt: eq_expr optimized, nbits = 16
  Bit Value Opt: bit_and_expr optimized, nbits = 28
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 52
  Bit Value Opt: plus_expr optimized, nbits = 52
  Bit Value Opt: plus_expr optimized, nbits = 3
  Bit Value Opt: lt_expr optimized, nbits = 3
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: lt_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 30
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: lt_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 11
  Bit Value Opt: eq_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 29
  Bit Value Opt: cond_expr optimized, nbits = 29
  Bit Value Opt: cond_expr optimized, nbits = 29
  Bit Value Opt: cond_expr optimized, nbits = 52
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 3
Function call to __copysigne11m52b_1023nih inlined in __internal_scalbn
Function call to __copysigne11m52b_1023nih inlined in __internal_scalbn
Function call to __copysigne11m52b_1023nih inlined in __internal_scalbn
Function call to __fabse11m52b_1023nih inlined in __internal_cos
Function call to __float_eqe11m52b_1023nih inlined in __internal_cos
Function call to __float_eqe11m52b_1023nih inlined in __internal_cos
Function call to __fabse11m52b_1023nih inlined in __internal_sin
Function call to __float_eqe11m52b_1023nih inlined in __internal_sin
Function call to __float_eqe11m52b_1023nih inlined in __internal_sin
Function call to __fabse11m52b_1023nih inlined in __hide_ieee754_asin
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 6
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 3

  Functions to be synthesized:
    __udivdi3
    __hide_ieee754_acos
    __internal_sqrt
    __internal_acos
    __hide_ieee754_asin
    __internal_asin
    __hide_kernel_sin
    __internal_floor
    __hide_kernel_cos
    __internal_sin
    __internal_cos
    __internal_scalbn
    __float32_to_float64_ieee
    test
    __float64_to_int32_round_to_zeroe11m52b_1023nih
    __float_mule11m52b_1023nih
    __float_sube11m52b_1023nih
    __float_adde11m52b_1023nih
    __float_gte11m52b_1023nih
    __int32_to_float64e11m52b_1023nih
    __float_gee11m52b_1023nih
    __float_divSRT4e11m52b_1023nih
    __float64_to_uint32_round_to_zeroe11m52b_1023nih
    __float_adde8m23b_127nih
    __uint32_to_float32e8m23b_127nih
    __float_mule8m23b_127nih
    __float32_to_uint32_round_to_zeroe8m23b_127nih
    __uint32_to_float64e11m52b_1023nih

  Adding proxy wrapper in function test
  Adding proxy function in function __hide_kernel_sin
  Adding proxy function in function __hide_kernel_cos
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_acos
  Adding proxy function in function __hide_ieee754_asin
  Adding proxy function in function __hide_kernel_sin
  Adding proxy function in function __internal_floor
  Adding proxy function in function __hide_kernel_cos
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_acos
  Adding proxy function in function __hide_ieee754_asin
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_asin
  Adding proxy function in function __internal_floor
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_acos
  Adding proxy function in function __hide_ieee754_asin
  Adding proxy function in function __hide_kernel_sin
  Adding proxy function in function __hide_kernel_cos
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy function in function __internal_scalbn
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_acos
  Adding proxy function in function __hide_ieee754_asin
  Adding proxy function in function __hide_kernel_sin
  Adding proxy function in function __hide_kernel_cos
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __internal_sin
  Adding proxy function in function __internal_cos
  Adding proxy wrapper in function test
  Adding proxy function in function __hide_ieee754_acos
  Adding proxy function in function __hide_ieee754_asin

  Memory allocation information:
  Sparse memory alignemnt set to 8192 bytes
    Internal variable: sqrt_a0 - 415239 - sqrt_a0 in function __internal_sqrt
      Id: 415239
      Base Address: 8192
      Size: 8192
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: sqrt_a3 - 417453 - sqrt_a3 in function __internal_sqrt
      Id: 417453
      Base Address: 8192
      Size: 4096
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: sqrt_a4 - 418523 - sqrt_a4 in function __internal_sqrt
      Id: 418523
      Base Address: 8192
      Size: 4096
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: sqrt_a2 - 419618 - sqrt_a2 in function __internal_sqrt
      Id: 419618
      Base Address: 8192
      Size: 8192
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: sqrt_a1 - 420707 - sqrt_a1 in function __internal_sqrt
      Id: 420707
      Base Address: 8192
      Size: 8192
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: internal_428964 - 428964 - internal_428964 in function test
      Id: 428964
      Base Address: 8192
      Size: 24
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 10
      Maximum number of loads per function: 7
    Internal variable: internal_429075 - 429075 - internal_429075 in function test
      Id: 429075
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 19
      Maximum number of loads per function: 17
    Internal variable: __hide_ieee754_rem_pio2_two_over_pi - 429099 - __hide_ieee754_rem_pio2_two_over_pi in function __internal_sin
    Internal variable: __hide_ieee754_rem_pio2_two_over_pi - 429099 - __hide_ieee754_rem_pio2_two_over_pi in function __internal_cos
      Id: 429099
      Base Address: 8192
      Size: 264
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 2
      Maximum number of references per function: 2
      Maximum number of loads per function: 2
    Internal variable: internal_429330 - 429330 - internal_429330 in function test
      Id: 429330
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 23
      Maximum number of loads per function: 9
    Internal variable: internal_429756 - 429756 - internal_429756 in function test
      Id: 429756
      Base Address: 8192
      Size: 80
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 32
      Maximum number of loads per function: 21
    Internal variable: internal_430532 - 430532 - internal_430532 in function test
      Id: 430532
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 12
      Maximum number of loads per function: 11
    Internal variable: __hide_ieee754_rem_pio2_npio2_hw - 431122 - __hide_ieee754_rem_pio2_npio2_hw in function __internal_sin
    Internal variable: __hide_ieee754_rem_pio2_npio2_hw - 431122 - __hide_ieee754_rem_pio2_npio2_hw in function __internal_cos
      Id: 431122
      Base Address: 8192
      Size: 128
      Is a private memory
      Is a Read Only Memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 2
      Maximum number of references per function: 1
      Maximum number of loads per function: 1
    Internal variable: internal_431756 - 431756 - internal_431756 in function test
      Id: 431756
      Base Address: 8192
      Size: 24
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 10
      Maximum number of loads per function: 7
    Internal variable: internal_431845 - 431845 - internal_431845 in function test
      Id: 431845
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 19
      Maximum number of loads per function: 17
    Internal variable: internal_431962 - 431962 - internal_431962 in function test
      Id: 431962
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 23
      Maximum number of loads per function: 9
    Internal variable: internal_432381 - 432381 - internal_432381 in function test
      Id: 432381
      Base Address: 8192
      Size: 80
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 32
      Maximum number of loads per function: 21
    Internal variable: internal_433128 - 433128 - internal_433128 in function test
      Id: 433128
      Base Address: 8192
      Size: 160
      Is a private memory
      Has proxied accesses
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 12
      Maximum number of loads per function: 11
    Internal variable: internal_495496 - 495496 - internal_495496 in function test
      Id: 495496
      Base Address: 8192
      Size: 1600
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 12
      Maximum number of loads per function: 4
Warning: This function uses unknown addresses: test
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 7
    Internally allocated memory (no private memories): 0
    Internally allocated memory: 36320
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function __float32_to_float64_ieee:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __float_adde11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float_adde8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float_divSRT4e11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float_gee11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __float_gte11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __float_mule11m52b_1023nih:
    Number of complex operations: 4
    Number of complex operations: 4
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function __float_sube11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __int32_to_float64e11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function __internal_sqrt:
    Number of complex operations: 18
    Number of complex operations: 18
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __udivdi3:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __uint32_to_float32e8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __uint32_to_float64e11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function __float32_to_float64_ieee:
    Number of control steps: 3
    Minimum slack: 7.8356666596666633
    Estimated max frequency (MHz): 462.03603731668545
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __float32_to_float64_ieee:
    Number of operations: 79
    Number of basic blocks: 3
    Number of states: 1
    Minimum number of cycles: 1
    Maximum number of cycles 1
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of control steps: 7
    Minimum slack: 7.4129999990000064
    Estimated max frequency (MHz): 386.54812509217408
  Time to perform scheduling: 0.00 seconds

  Number of function call sites = 3

  State Transition Graph Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of operations: 27
    Number of basic blocks: 7
    Number of states: 5
    Minimum number of cycles: 2
    Maximum number of cycles 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of control steps: 8
    Minimum slack: 8.2289999989999991
    Estimated max frequency (MHz): 564.65273824694907
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of operations: 39
    Number of basic blocks: 8
    Number of states: 7
    Minimum number of cycles: 3
    Maximum number of cycles 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of control steps: 7
    Minimum slack: 8.2289999989999991
    Estimated max frequency (MHz): 564.65273824694907
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 9

  State Transition Graph Information of function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of operations: 24
    Number of basic blocks: 7
    Number of states: 5
    Minimum number of cycles: 2
    Maximum number of cycles 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_adde11m52b_1023nih:
    Number of control steps: 4
    Minimum slack: 0.11253464066666591
    Estimated max frequency (MHz): 101.13815458842987
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function __float_adde11m52b_1023nih:
    Number of operations: 438
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_adde8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14211997399999216
    Estimated max frequency (MHz): 101.44168902061249
  Time to perform scheduling: 0.04 seconds

  Number of function call sites = 2

  State Transition Graph Information of function __float_adde8m23b_127nih:
    Number of operations: 400
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float_divSRT4e11m52b_1023nih:
    Number of control steps: 5
    Minimum slack: 2.7191333143333831
    Estimated max frequency (MHz): 137.34628625581581
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __float_divSRT4e11m52b_1023nih:
    Number of operations: 229
    Number of basic blocks: 5
    Number of states: 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_gee11m52b_1023nih:
    Number of control steps: 5
    Minimum slack: 8.4514999989999993
    Estimated max frequency (MHz): 645.78624433594655
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float_gee11m52b_1023nih:
    Number of operations: 26
    Number of basic blocks: 5
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_gte11m52b_1023nih:
    Number of control steps: 5
    Minimum slack: 8.5154999980000028
    Estimated max frequency (MHz): 673.62748309380049
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float_gte11m52b_1023nih:
    Number of operations: 23
    Number of basic blocks: 5
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule11m52b_1023nih:
    Number of control steps: 4
    Minimum slack: 0.048433324333333971
    Estimated max frequency (MHz): 100.4866904469601
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __float_mule11m52b_1023nih:
    Number of operations: 110
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14046665266666675
    Estimated max frequency (MHz): 101.4246785087923
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 9

  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of operations: 124
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_sube11m52b_1023nih:
    Number of control steps: 4
    Minimum slack: 0.11253464066666591
    Estimated max frequency (MHz): 101.13815458842987
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function __float_sube11m52b_1023nih:
    Number of operations: 438
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __int32_to_float64e11m52b_1023nih:
    Number of control steps: 5
    Minimum slack: 1.0565666486666594
    Estimated max frequency (MHz): 111.81388184112917
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __int32_to_float64e11m52b_1023nih:
    Number of operations: 162
    Number of basic blocks: 5
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __internal_sqrt:
    Number of control steps: 13
    Minimum slack: 0.028199989999982578
    Estimated max frequency (MHz): 100.28279738835219
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __internal_sqrt:
    Number of operations: 186
    Number of basic blocks: 7
    Number of states: 12
    Minimum number of cycles: 3
    Maximum number of cycles 10
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __udivdi3:
    Number of control steps: 5
    Minimum slack: 7.0609586546666661
    Estimated max frequency (MHz): 340.24699978713096
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 1

  State Transition Graph Information of function __udivdi3:
    Number of operations: 45
    Number of basic blocks: 5
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __uint32_to_float32e8m23b_127nih:
    Number of control steps: 7
    Minimum slack: 2.3406559880000013
    Estimated max frequency (MHz): 130.55948374081206
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __uint32_to_float32e8m23b_127nih:
    Number of operations: 250
    Number of basic blocks: 7
    Number of states: 5
    Minimum number of cycles: 2
    Maximum number of cycles 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __uint32_to_float64e11m52b_1023nih:
    Number of control steps: 5
    Minimum slack: 2.2765666506666657
    Estimated max frequency (MHz): 129.47609628641612
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 2

  State Transition Graph Information of function __uint32_to_float64e11m52b_1023nih:
    Number of operations: 150
    Number of basic blocks: 5
    Number of states: 3
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float32_to_float64_ieee:
    Bound operations:55/79
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Bound operations:27/27
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Bound operations:37/39
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Bound operations:24/24
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_adde11m52b_1023nih:
    Bound operations:375/438
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_adde8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_divSRT4e11m52b_1023nih:
    Bound operations:139/229
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_gee11m52b_1023nih:
    Bound operations:22/26
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_gte11m52b_1023nih:
    Bound operations:21/23
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule11m52b_1023nih:
    Bound operations:60/110
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:105/124
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_sube11m52b_1023nih:
    Bound operations:375/438
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __int32_to_float64e11m52b_1023nih:
    Bound operations:133/162
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __internal_sqrt:
    Bound operations:115/186
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __udivdi3:
    Bound operations:40/45
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __uint32_to_float32e8m23b_127nih:
    Bound operations:186/250
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __uint32_to_float64e11m52b_1023nih:
    Bound operations:125/150
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_to_float64_ieee:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of storage values inserted: 10
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_adde11m52b_1023nih:
    Number of storage values inserted: 206
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_adde8m23b_127nih:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_divSRT4e11m52b_1023nih:
    Number of storage values inserted: 22
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_gee11m52b_1023nih:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_gte11m52b_1023nih:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule11m52b_1023nih:
    Number of storage values inserted: 15
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_sube11m52b_1023nih:
    Number of storage values inserted: 206
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __int32_to_float64e11m52b_1023nih:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __internal_sqrt:
    Number of storage values inserted: 56
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __udivdi3:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __uint32_to_float32e8m23b_127nih:
    Number of storage values inserted: 18
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __uint32_to_float64e11m52b_1023nih:
    Number of storage values inserted: 3
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float32_to_float64_ieee:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float32_to_float64_ieee:
    Number of modules instantiated: 79
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 801
    Estimated area of MUX21: 0
    Total estimated area: 801
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float32_to_float64_ieee:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float32_to_float64_ieee: 0

  Module binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of modules instantiated: 27
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 252
    Estimated area of MUX21: 0
    Total estimated area: 252
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_to_uint32_round_to_zeroe8m23b_127nih:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_to_uint32_round_to_zeroe8m23b_127nih: 71
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:6)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of modules instantiated: 39
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 472
    Estimated area of MUX21: 0
    Total estimated area: 472
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_to_int32_round_to_zeroe11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 3
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_to_int32_round_to_zeroe11m52b_1023nih: 128

  Module binding information for function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of modules instantiated: 24
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 329
    Estimated area of MUX21: 0
    Total estimated area: 329
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_to_uint32_round_to_zeroe11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_to_uint32_round_to_zeroe11m52b_1023nih: 93
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_adde11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 206 registers
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.01 seconds

  Module binding information for function __float_adde11m52b_1023nih:
    Number of modules instantiated: 438
    Number of performance conflicts: 31
    Estimated resources area (no Muxes and address logic): 5660
    Estimated area of MUX21: 0
    Total estimated area: 5660
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_adde11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 206 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde11m52b_1023nih: 400
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_adde11m52b_1023nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.01 seconds

  Module binding information for function __float_adde8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 28
    Estimated resources area (no Muxes and address logic): 4806
    Estimated area of MUX21: 0
    Total estimated area: 4806
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde8m23b_127nih: 189
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_adde8m23b_127nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_divSRT4e11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_divSRT4e11m52b_1023nih:
    Number of modules instantiated: 229
    Number of performance conflicts: 10
    Estimated resources area (no Muxes and address logic): 2963
    Estimated area of MUX21: 0
    Total estimated area: 2963
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_divSRT4e11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float_divSRT4e11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function __float_divSRT4e11m52b_1023nih: 847
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_gee11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_gee11m52b_1023nih:
    Number of modules instantiated: 26
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 235
    Estimated area of MUX21: 0
    Total estimated area: 235
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_gee11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float_gee11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float_gee11m52b_1023nih: 129
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_gee11m52b_1023nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_gte11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_gte11m52b_1023nih:
    Number of modules instantiated: 23
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 145
    Estimated area of MUX21: 0
    Total estimated area: 145
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_gte11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float_gte11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float_gte11m52b_1023nih: 128
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_gte11m52b_1023nih: function pipelining may come for free

  Module allocation information for function __internal_floor:
    Number of complex operations: 6
    Number of complex operations: 6
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function __internal_floor:
    Number of control steps: 28
    Minimum slack: 0.1125346406666588
    Estimated max frequency (MHz): 101.1381545884298
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __internal_floor:
    Number of operations: 90
    Number of basic blocks: 13
    Number of states: 27
    Minimum number of cycles: 4
    Maximum number of cycles 11
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __internal_floor:
    Bound operations:58/90
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __internal_floor:
    Number of storage values inserted: 28
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_mule11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 15 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule11m52b_1023nih:
    Number of modules instantiated: 110
    Number of performance conflicts: 5
    Estimated resources area (no Muxes and address logic): 1587
    Estimated area of MUX21: 0
    Total estimated area: 1587
    Estimated number of DSPs: 12
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_mule11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 15 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule11m52b_1023nih: 259
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule11m52b_1023nih: function pipelining may come for free

  Module allocation information for function __internal_scalbn:
    Number of complex operations: 6
    Number of complex operations: 6
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function __internal_scalbn:
    Number of control steps: 31
    Minimum slack: 0.048433324333323313
    Estimated max frequency (MHz): 100.48669044696
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __internal_scalbn:
    Number of operations: 136
    Number of basic blocks: 13
    Number of states: 30
    Minimum number of cycles: 3
    Maximum number of cycles 12
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function __internal_scalbn:
    Bound operations:108/136
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __internal_scalbn:
    Number of storage values inserted: 19
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 124
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1401
    Estimated area of MUX21: 0
    Total estimated area: 1401
    Estimated number of DSPs: 3
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 99
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free
  Slack computed in 0.01 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_sube11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 206 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_sube11m52b_1023nih:
    Number of modules instantiated: 438
    Number of performance conflicts: 31
    Estimated resources area (no Muxes and address logic): 5660
    Estimated area of MUX21: 0
    Total estimated area: 5660
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_sube11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 206 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_sube11m52b_1023nih: 400
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_sube11m52b_1023nih: function pipelining may come for free

  Module allocation information for function __hide_kernel_cos:
    Number of complex operations: 27
    Number of complex operations: 27
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __hide_kernel_sin:
    Number of complex operations: 23
    Number of complex operations: 23
  Time to perform module allocation: 0.00 seconds


  Scheduling Information of function __hide_kernel_cos:
    Number of control steps: 76
    Minimum slack: 0.048433324333294892
    Estimated max frequency (MHz): 100.48669044695971
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __hide_kernel_cos:
    Number of operations: 56
    Number of basic blocks: 7
    Number of states: 76
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __hide_kernel_sin:
    Number of control steps: 67
    Minimum slack: 0.048433324333294892
    Estimated max frequency (MHz): 100.48669044695971
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __hide_kernel_sin:
    Number of operations: 42
    Number of basic blocks: 7
    Number of states: 67
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __hide_kernel_cos:
    Bound operations:30/56
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __hide_kernel_sin:
    Bound operations:18/42
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __hide_kernel_cos:
    Number of storage values inserted: 32
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __hide_kernel_sin:
    Number of storage values inserted: 25
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __hide_kernel_cos:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:5)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds

  Register binding information for function __hide_kernel_cos:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:5)
  Time to perform register binding: 0.00 seconds

  Iteration 2 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __hide_kernel_cos:
    Number of modules instantiated: 33
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 8104
    Estimated area of MUX21: 343
    Total estimated area: 8447
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __hide_kernel_cos:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __hide_kernel_cos:
    Number of allocated multiplexers (2-to-1 equivalent): 23
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __hide_kernel_cos: 609
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __hide_kernel_sin:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:4)
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds

  Register binding information for function __hide_kernel_sin:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:4)
  Time to perform register binding: 0.00 seconds

  Iteration 2 completed in 0.00 seconds
  Clique covering computation completed in 0.01 seconds

  Module binding information for function __hide_kernel_sin:
    Number of modules instantiated: 23
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 8045
    Estimated area of MUX21: 278
    Total estimated area: 8323
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __hide_kernel_sin:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __hide_kernel_sin:
    Number of allocated multiplexers (2-to-1 equivalent): 21
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __hide_kernel_sin: 418
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __int32_to_float64e11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __int32_to_float64e11m52b_1023nih:
    Number of modules instantiated: 162
    Number of performance conflicts: 1
    Estimated resources area (no Muxes and address logic): 729
    Estimated area of MUX21: 0
    Total estimated area: 729
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __int32_to_float64e11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __int32_to_float64e11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __int32_to_float64e11m52b_1023nih: 50
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __int32_to_float64e11m52b_1023nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __internal_floor:
    Register allocation algorithm obtains a sub-optimal result: 26 registers(LB:10)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __internal_floor:
    Number of modules instantiated: 86
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 5284
    Estimated area of MUX21: 0
    Total estimated area: 5284
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_floor:
    Register allocation algorithm obtains a sub-optimal result: 26 registers(LB:10)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __internal_floor:
    Number of allocated multiplexers (2-to-1 equivalent): 5
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __internal_floor: 553
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __internal_scalbn:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:8)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __internal_scalbn:
    Number of modules instantiated: 131
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 2940
    Estimated area of MUX21: 103
    Total estimated area: 3043
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_scalbn:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __internal_scalbn:
    Number of allocated multiplexers (2-to-1 equivalent): 13
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __internal_scalbn: 548

  Module allocation information for function __internal_cos:
    Number of complex operations: 222
    Number of complex operations: 222
  Time to perform module allocation: 0.26 seconds


  Module allocation information for function __internal_sin:
    Number of complex operations: 222
    Number of complex operations: 222
  Time to perform module allocation: 0.21 seconds


  Scheduling Information of function __internal_cos:
    Number of control steps: 530
    Minimum slack: 2.7650104428289524e-13
    Estimated max frequency (MHz): 100.00000000000277
  Time to perform scheduling: 0.16 seconds

  Number of function call sites = 3

  State Transition Graph Information of function __internal_cos:
    Number of operations: 1623
    Number of basic blocks: 111
    Number of states: 577
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function __internal_sin:
    Number of control steps: 530
    Minimum slack: 2.7650104428289524e-13
    Estimated max frequency (MHz): 100.00000000000277
  Time to perform scheduling: 0.15 seconds

  Number of function call sites = 3

  State Transition Graph Information of function __internal_sin:
    Number of operations: 1623
    Number of basic blocks: 111
    Number of states: 577
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function __internal_cos:
    Bound operations:749/1623
  Time to perform easy binding: 0.01 seconds


  Easy binding information for function __internal_sin:
    Bound operations:749/1623
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function __internal_cos:
    Number of storage values inserted: 597
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __internal_sin:
    Number of storage values inserted: 597
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.01 seconds
  Weight computation completed in 0.03 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.02 seconds

  Register binding information for function __internal_cos:
    Register allocation algorithm obtains a sub-optimal result: 390 registers(LB:62)
  Time to perform register binding: 0.28 seconds

  Iteration 1 completed in 0.03 seconds
  Clique covering computation completed in 0.33 seconds

  Module binding information for function __internal_cos:
    Number of modules instantiated: 1381
    Number of performance conflicts: 105
    Estimated resources area (no Muxes and address logic): 32786
    Estimated area of MUX21: 2730.333333333333
    Total estimated area: 35516.333333333336
    Estimated number of DSPs: 0
  Time to perform module binding: 0.40 seconds


  Register binding information for function __internal_cos:
    Register allocation algorithm obtains a sub-optimal result: 390 registers(LB:62)
  Time to perform register binding: 0.29 seconds


  Connection Binding Information for function __internal_cos:
    Number of allocated multiplexers (2-to-1 equivalent): 318
  Time to perform interconnection binding: 0.05 seconds

  Total number of flip-flops in function __internal_cos: 10850
  Slack computed in 0.01 seconds
  Weight computation completed in 0.03 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.02 seconds

  Register binding information for function __internal_sin:
    Register allocation algorithm obtains a sub-optimal result: 390 registers(LB:62)
  Time to perform register binding: 0.29 seconds

  Iteration 1 completed in 0.02 seconds
  Clique covering computation completed in 0.33 seconds

  Module binding information for function __internal_sin:
    Number of modules instantiated: 1381
    Number of performance conflicts: 105
    Estimated resources area (no Muxes and address logic): 32786
    Estimated area of MUX21: 2764.333333333333
    Total estimated area: 35550.333333333336
    Estimated number of DSPs: 0
  Time to perform module binding: 0.40 seconds


  Register binding information for function __internal_sin:
    Register allocation algorithm obtains a sub-optimal result: 390 registers(LB:62)
  Time to perform register binding: 0.35 seconds


  Connection Binding Information for function __internal_sin:
    Number of allocated multiplexers (2-to-1 equivalent): 319
  Time to perform interconnection binding: 0.04 seconds

  Total number of flip-flops in function __internal_sin: 10850
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __internal_sqrt:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:25)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __internal_sqrt:
    Number of modules instantiated: 183
    Number of performance conflicts: 62
    Estimated resources area (no Muxes and address logic): 6652
    Estimated area of MUX21: 134
    Total estimated area: 6786
    Estimated number of DSPs: 58
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_sqrt:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:25)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function __internal_sqrt:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __internal_sqrt: 1710

  Module allocation information for function __hide_ieee754_acos:
    Number of complex operations: 84
    Number of complex operations: 84
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function __hide_ieee754_asin:
    Number of complex operations: 70
    Number of complex operations: 70
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function __hide_ieee754_acos:
    Number of control steps: 171
    Minimum slack: 4.9127368839663177e-14
    Estimated max frequency (MHz): 100.0000000000005
  Time to perform scheduling: 0.01 seconds

  Number of function call sites = 1

  State Transition Graph Information of function __hide_ieee754_acos:
    Number of operations: 162
    Number of basic blocks: 9
    Number of states: 175
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __hide_ieee754_asin:
    Number of control steps: 146
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 100.000000005
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 1

  State Transition Graph Information of function __hide_ieee754_asin:
    Number of operations: 152
    Number of basic blocks: 14
    Number of states: 155
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __hide_ieee754_acos:
    Bound operations:74/162
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __hide_ieee754_asin:
    Bound operations:84/152
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __hide_ieee754_acos:
    Number of storage values inserted: 88
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __hide_ieee754_asin:
    Number of storage values inserted: 73
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.01 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __hide_ieee754_acos:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:8)
  Time to perform register binding: 0.03 seconds

  Iteration 1 completed in 0.01 seconds

  Register binding information for function __hide_ieee754_acos:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:8)
  Time to perform register binding: 0.02 seconds

  Iteration 2 completed in 0.01 seconds
  Clique covering computation completed in 0.07 seconds

  Module binding information for function __hide_ieee754_acos:
    Number of modules instantiated: 83
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 10850
    Estimated area of MUX21: 516
    Total estimated area: 11366
    Estimated number of DSPs: 0
  Time to perform module binding: 0.08 seconds


  Register binding information for function __hide_ieee754_acos:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:8)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function __hide_ieee754_acos:
    Number of allocated multiplexers (2-to-1 equivalent): 43
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function __hide_ieee754_acos: 799

  Module allocation information for function __internal_acos:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function __internal_acos:
    Number of control steps: 4
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 100.000000005
  Time to perform scheduling: 0.00 seconds

  Number of function call sites = 1

  State Transition Graph Information of function __internal_acos:
    Number of operations: 4
    Number of basic blocks: 3
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __internal_acos:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __internal_acos:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.01 seconds

  Register binding information for function __hide_ieee754_asin:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:7)
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds

  Register binding information for function __hide_ieee754_asin:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:7)
  Time to perform register binding: 0.01 seconds

  Iteration 2 completed in 0.01 seconds
  Clique covering computation completed in 0.04 seconds

  Module binding information for function __hide_ieee754_asin:
    Number of modules instantiated: 88
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 12804
    Estimated area of MUX21: 583
    Total estimated area: 13387
    Estimated number of DSPs: 0
  Time to perform module binding: 0.04 seconds


  Register binding information for function __hide_ieee754_asin:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:7)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function __hide_ieee754_asin:
    Number of allocated multiplexers (2-to-1 equivalent): 53
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __hide_ieee754_asin: 864

  Module allocation information for function __internal_asin:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.00 seconds


  Scheduling Information of function __internal_asin:
    Number of control steps: 4
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 100.000000005
  Time to perform scheduling: 0.00 seconds

  Number of function call sites = 1

  State Transition Graph Information of function __internal_asin:
    Number of operations: 4
    Number of basic blocks: 3
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __internal_asin:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __internal_asin:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds


  Module binding information for function __internal_acos:
    Number of modules instantiated: 4
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_acos:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __internal_acos: 64

  Module binding information for function __internal_asin:
    Number of modules instantiated: 4
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_asin:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __internal_asin: 64
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __udivdi3:
    Register allocation algorithm obtains an optimal result: 5 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __udivdi3:
    Number of modules instantiated: 45
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 414
    Estimated area of MUX21: 0
    Total estimated area: 414
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __udivdi3:
    Register allocation algorithm obtains an optimal result: 5 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __udivdi3:
    Number of allocated multiplexers (2-to-1 equivalent): 5
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __udivdi3: 256
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __uint32_to_float32e8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:14)
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __uint32_to_float32e8m23b_127nih:
    Number of modules instantiated: 250
    Number of performance conflicts: 1
    Estimated resources area (no Muxes and address logic): 2530
    Estimated area of MUX21: 0
    Total estimated area: 2530
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __uint32_to_float32e8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:14)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __uint32_to_float32e8m23b_127nih:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __uint32_to_float32e8m23b_127nih: 190
  Slack computed in 0.01 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __uint32_to_float64e11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 3 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __uint32_to_float64e11m52b_1023nih:
    Number of modules instantiated: 150
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1372
    Estimated area of MUX21: 0
    Total estimated area: 1372
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __uint32_to_float64e11m52b_1023nih:
    Register allocation algorithm obtains an optimal result: 3 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __uint32_to_float64e11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __uint32_to_float64e11m52b_1023nih: 49
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __uint32_to_float64e11m52b_1023nih: function pipelining may come for free

  Module allocation information for function test:
    Number of complex operations: 67
    Number of complex operations: 67
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function test:
    Number of control steps: 98
    Minimum slack: 6.4948046940571658e-15
    Estimated max frequency (MHz): 100.00000000000007
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 0

  State Transition Graph Information of function test:
    Number of operations: 207
    Number of basic blocks: 7
    Number of states: 119
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function test:
    Bound operations:77/207
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function test:
    Number of storage values inserted: 101
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 68 registers(LB:11)
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds

  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 68 registers(LB:11)
  Time to perform register binding: 0.01 seconds

  Iteration 2 completed in 0.00 seconds
  Clique covering computation completed in 0.02 seconds

  Module binding information for function test:
    Number of modules instantiated: 158
    Number of performance conflicts: 2
    Estimated resources area (no Muxes and address logic): 33076
    Estimated area of MUX21: 822
    Total estimated area: 33898
    Estimated number of DSPs: 6
  Time to perform module binding: 0.02 seconds


  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 68 registers(LB:11)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function test:
    Number of allocated multiplexers (2-to-1 equivalent): 55
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function test: 2395
[0m  Parameter Pd124 (495447) (testvector 0) allocated at 1073741824 : reserved_mem_size = 1600
Padding of 6592 for parameter Pd124
  Parameter Pd124 (495447) (testvector 1) allocated at 1073750016 : reserved_mem_size = 1600
Padding of 6592 for parameter Pd124
  C-based testbench generation for function test: /home/zero/Desktop/COaT_project/FromTaffo_axbench_inversek2j/synthesis_with_opt/HLS_output//simulation/values.c
  Prepared testbench
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.

  Summary of resources:
     - ARRAY_1D_STD_BRAM_NN_SDS: 9
     - ARRAY_1D_STD_BRAM_NN_SDS_BASE: 9
     - ARRAY_1D_STD_DISTRAM_NN_SDS: 11
     - ASSIGN_UNSIGNED_FU: 20
     - BMEMORY_CTRLN: 1
     - DPROXY_CTRLN: 2
     - IIdata_converter_FU: 21
     - IUdata_converter_FU: 106
     - MUX_GATE: 918
     - OR_GATE: 60
     - PROXY_CTRLN: 8
     - SIMPLEJOIN_FU: 2
     - UIdata_converter_FU: 152
     - UUdata_converter_FU: 636
     - __builtin_abs: 1
     - addr_expr_FU: 22
     - bit_and_expr_FU: 38
     - bit_ior_concat_expr_FU: 34
     - bus_merger: 36
     - constant_value: 1257
     - extract_bit_expr_FU: 48
     - flipflop_AR: 29
     - gt_expr_FU: 41
     - lshift_expr_FU: 87
     - lt_expr_FU: 15
     - lut_expr_FU: 610
     - minus_expr_FU: 2
     - multi_read_cond_FU: 28
     - negate_expr_FU: 5
     - plus_expr_FU: 46
     - read_cond_FU: 156
     - register_SE: 848
     - register_STD: 754
     - rshift_expr_FU: 117
     - ternary_plus_expr_FU: 1
     - truth_andif_expr_FU: 8
     - ui_bit_and_expr_FU: 309
     - ui_bit_ior_concat_expr_FU: 66
     - ui_bit_ior_expr_FU: 145
     - ui_bit_xor_expr_FU: 30
     - ui_cond_expr_FU: 137
     - ui_eq_expr_FU: 152
     - ui_extract_bit_expr_FU: 1333
     - ui_fshl_expr_FU: 4
     - ui_gt_expr_FU: 12
     - ui_lshift_expr_FU: 510
     - ui_lt_expr_FU: 33
     - ui_minus_expr_FU: 48
     - ui_mult_expr_FU: 19
     - ui_ne_expr_FU: 26
     - ui_negate_expr_FU: 13
     - ui_plus_expr_FU: 216
     - ui_pointer_plus_expr_FU: 199
     - ui_rshift_expr_FU: 349
     - ui_ternary_mp_expr_FU: 1
     - ui_ternary_plus_expr_FU: 10
     - ui_ternary_pm_expr_FU: 3
Start reading vector           1's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                69398 cycles.

Simulation completed with success

Start reading vector           2's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                71353 cycles.

Simulation completed with success

No more values found. Simulation(s) executed:           2.

- /home/zero/Desktop/COaT_project/FromTaffo_axbench_inversek2j/synthesis_with_opt/HLS_output//simulation/testbench_test_tb.v:243: Verilog $finish
No more values found. Simulation(s) executed:           2.

- /home/zero/Desktop/COaT_project/FromTaffo_axbench_inversek2j/synthesis_with_opt/HLS_output//simulation/testbench_test_tb.v:284: Verilog $finish
- /home/zero/Desktop/COaT_project/FromTaffo_axbench_inversek2j/synthesis_with_opt/HLS_output//simulation/testbench_test_tb.v:284: Second verilog $finish, exiting
1. Simulation completed with SUCCESS; Execution time 69398 cycles;
2. Simulation completed with SUCCESS; Execution time 71353 cycles;
Analyzing Xilinx synthesis results
  Total cycles             : 140751 cycles
  Number of executions     : 2
  Average execution        : 70375 cycles
  Slices                   : 13294
  Luts                     : 40107
  Lut FF Pairs             : 40107
  Power                    : 0.84699999999999998
  Registers                : 30235
  DSPs                     : 58
  BRAMs                    : 30
  Clock period             : 10
  Design minimum period    : 9.9830000000000005
  Design slack             : 0.01699999999999946
  Frequency                : 100.17028949213663
  AreaxTime                : 28177318.237875
  Time                     : 702.55362500000001
  Tot. Time                : 1405.1172329999999
