/* LPM_Libraries.h
 *
 *  Created on: Sep 2, 2021
 *      Author: a0322921
 */

#ifndef LPM_LIBRARIES_H_
#define LPM_LIBRARIES_H_


#define CTRLMMR_WKUP_PADCONFIG40 0x4301C0A0
#define CTRLMMR_WKUP_PADCONFIG41 0x4301C0A4
#define CTRLMMR_WKUP_PADCONFIG62 0x4301C0F8
#define CTRLMMR_WKUP_PADCONFIG63 0x4301C0FC
#define CTRLMMR_WKUP_PADCONFIG67 0x4301C10C

#define CTRLMMR_WKUP_PER_CLKSEL 0x43008060  // program to 1 to use HFOSC as FCLK for WKUP UART / WKUP_I2C0
#define CTRLMMR_MCU_TIMER0_CLKSEL 0x40F08100
#define WKUP_UART_MDR1 0x42300020
#define WKUP_UART_SYSC 0x42300054
#define WKUP_UART_SYSS 0x42300058
#define WKUP_UART_LCR 0x4230000C
#define WKUP_UART_MCR 0x42300010
#define WKUP_UART_IER_UART 0x42300004
#define WKUP_UART_EFR 0x42300008
#define WKUP_UART_FCR 0x42300008
#define WKUP_UART_DLL 0x42300000
#define WKUP_UART_DLH 0x42300004
#define WKUP_UART_THR 0x42300000
#define WKUP_UART_LSR_UART 0x42300014
#define WKUP_MAIN_VDOM_CTRL 0x43018070

#define WKUP_I2C0_SYSC 0x42120010
#define WKUP_I2C0_IRQSTATUS_RAW 0x42120024
#define WKUP_I2C0_IRQSTATUS 0x42120028
#define WKUP_I2C0_SYSS 0x42120090
#define WKUP_I2C0_BUF 0x42120094
#define WKUP_I2C0_CNT 0x42120098
#define WKUP_I2C0_DATA 0x4212009C
#define WKUP_I2C0_CON 0x421200A4
#define WKUP_I2C0_OA 0x421200A8
#define WKUP_I2C0_SA 0x421200AC
#define WKUP_I2C0_PSC 0x421200B0
#define WKUP_I2C0_SCLL 0x421200B4
#define WKUP_I2C0_SCLH 0x421200B8

#define WKUP_GPIO0_DIR23 0x42110038
#define WKUP_GPIO0_DOUT23 0x4211003C
#define WKUP_GPIO0_DIN23 0x42110048
#define CTRLMMR_WKUP_RESET_SRC_STAT 0x43000050
#define WKUP_VTM_CLK_CTRL 0x42050008
#define WKUP_VTM_MISC_CTRL 0x4205000C
#define WKUP_VTM_MISC_CTRL_2 0x42050010
#define WKUP_VTM_SAMPLE_CTRL 0x42050020
#define WKUP_VTM_TEMPSENS_CTRL_0 0x42050300
#define WKUP_VTM_TEMPSENS_STAT_0 0x42040308

#define MCU_TIMER0 0x40400000
#define TIOCP 0x10
#define IRQSTATUS_RAW 0x24
#define IRQSTATUS 0x28
#define IRQWAKEEN 0x34
#define TCLR 0x38
#define TCRR 0x3C
#define TLDR 0x40
#define TSICR 0x54
#define TX_DIS 21
#define RXACTIVE 18
#define PULLSEL 17
#define PULLEN 16
#define ST_EN 14
#define VGPIO_SEL 4
#define MUXMODE 0

#define DDRSS_CTL_0 0x02990000
#define DDRSS_CTL_20 0x02990050
#define DDRSS_CTL_21 0x02990054
#define DDRSS_CTL_88 0x02990160
#define DDRSS_CTL_132 0x02990210
#define DDRSS_CTL_141 0x02990234
#define DDRSS_CTL_147 0x0299024C
#define DDRSS_CTL_149 0x02990254
#define DDRSS_CTL_160 0x02990280
#define DDRSS_CTL_161 0x02990284
#define DDRSS_CTL_162 0x02990288
#define DDRSS_CTL_190 0x029902F8
#define DDRSS_CTL_192 0x02990300
#define DDRSS_CTL_293 0x02990494
#define DDRSS_CTL_295 0x0299049C
#define DDRSS_PI_0 0x02992000
#define DDRSS_PI_5 0x02992014
#define DDRSS_PI_7 0x0299201C
#define DDRSS_PI_12 0x02992030
#define DDRSS_PI_13 0x02992034
#define DDRSS_PI_26 0x02992068
#define DDRSS_PI_29 0x02992074
#define DDRSS_PI_34 0x02992088
#define DDRSS_PI_43 0x029920AC
#define DDRSS_PI_45 0x029920B4
#define DDRSS_PI_53 0x029920D4
#define DDRSS_PI_55 0x029920DC
#define DDRSS_PI_67 0x0299210C
#define DDRSS_PI_68 0x02992110
#define DDRSS_PI_71 0x0299211C
#define DDRSS_PI_79 0x0299213C
#define DDRSS_PI_80 0x02992140
#define DDRSS_PI_134 0x02992218
#define DDRSS_PI_139 0x0299222C
#define DDRSS_PI_149 0x02992254
#define DDRSS_PI_154 0x02992268
#define DDRSS_PI_162 0x02992288
#define DDRSS_PI_175 0x029922BC
#define DDRSS_PI_176 0x029922C0
#define DDRSS_PI_181 0x029922D4
#define DDRSS_PI_182 0x029922D8
#define DDRSS_PI_191 0x029922FC
#define DDRSS_PI_212 0x02992350
#define DDRSS_PI_214 0x02992358
#define DDRSS_PI_217 0x02992364
#define DDRSS_PHY_6 0x02994018
#define DDRSS_PHY_12 0x02994030
#define DDRSS_PHY_31 0x0299407C
#define DDRSS_PHY_34 0x02994088
#define DDRSS_PHY_49 0x029940C4
#define DDRSS_PHY_54 0x029940D8
#define DDRSS_PHY_55 0x029940DC
#define DDRSS_PHY_56 0x029940E0
#define DDRSS_PHY_57 0x029940E4
#define DDRSS_PHY_59 0x029940EC
#define DDRSS_PHY_60 0x029940F0
#define DDRSS_PHY_116 0x029941D0
#define DDRSS_PHY_117 0x029941D4
#define DDRSS_PHY_118 0x029941D8
#define DDRSS_PHY_119 0x029941DC
#define DDRSS_PHY_120 0x029941E0
#define DDRSS_PHY_121 0x029941E4
#define DDRSS_PHY_122 0x029941E8
#define DDRSS_PHY_123 0x029941EC
#define DDRSS_PHY_124 0x029941F0
#define DDRSS_PHY_125 0x029941F4
#define DDRSS_PHY_126 0x029941F8
#define DDRSS_PHY_127 0x029941FC
#define DDRSS_PHY_128 0x02994200
#define DDRSS_PHY_129 0x02994204
#define DDRSS_PHY_130 0x02994208
#define DDRSS_PHY_262 0x02994418
#define DDRSS_PHY_268 0x02994430
#define DDRSS_PHY_287 0x0299447C
#define DDRSS_PHY_290 0x02994488
#define DDRSS_PHY_305 0x029944C4
#define DDRSS_PHY_310 0x029944D8
#define DDRSS_PHY_311 0x029944DC
#define DDRSS_PHY_312 0x029944E0
#define DDRSS_PHY_313 0x029944E4
#define DDRSS_PHY_315 0x029944EC
#define DDRSS_PHY_316 0x029944F0
#define DDRSS_PHY_372 0x029945D0
#define DDRSS_PHY_373 0x029945D4
#define DDRSS_PHY_374 0x029945D8
#define DDRSS_PHY_375 0x029945DC
#define DDRSS_PHY_376 0x029945E0
#define DDRSS_PHY_386 0x02994608
#define DDRSS_PHY_518 0x02994818
#define DDRSS_PHY_524 0x02994830
#define DDRSS_PHY_543 0x0299487C
#define DDRSS_PHY_546 0x02994888
#define DDRSS_PHY_561 0x029948C4
#define DDRSS_PHY_566 0x029948D8
#define DDRSS_PHY_567 0x029948DC
#define DDRSS_PHY_568 0x029948E0
#define DDRSS_PHY_569 0x029948E4
#define DDRSS_PHY_571 0x029948EC
#define DDRSS_PHY_572 0x029948F0
#define DDRSS_PHY_628 0x029949D0
#define DDRSS_PHY_629 0x029949D4
#define DDRSS_PHY_630 0x029949D8
#define DDRSS_PHY_631 0x029949DC
#define DDRSS_PHY_632 0x029949E0
#define DDRSS_PHY_642 0x02994A08
#define DDRSS_PHY_774 0x02994C18
#define DDRSS_PHY_780 0x02994C30
#define DDRSS_PHY_799 0x02994C7C
#define DDRSS_PHY_802 0x02994C88
#define DDRSS_PHY_817 0x02994CC4
#define DDRSS_PHY_822 0x02994CD8
#define DDRSS_PHY_823 0x02994CDC
#define DDRSS_PHY_824 0x02994CE0
#define DDRSS_PHY_825 0x02994CE4
#define DDRSS_PHY_827 0x02994CEC
#define DDRSS_PHY_828 0x02994CF0
#define DDRSS_PHY_884 0x02994DD0
#define DDRSS_PHY_885 0x02994DD4
#define DDRSS_PHY_886 0x02994DD8
#define DDRSS_PHY_887 0x02994DDC
#define DDRSS_PHY_888 0x02994DE0
#define DDRSS_PHY_898 0x02994E08
#define DDRSS_PHY_1041 0x02995044
#define DDRSS_PHY_1042 0x02995048
#define DDRSS_PHY_1043 0x0299504C
#define DDRSS_PHY_1065 0x029950A4
#define DDRSS_PHY_1066 0x029950A8
#define DDRSS_PHY_1067 0x029950AC
#define DDRSS_PHY_1068 0x029950B0
#define DDRSS_PHY_1069 0x029950B4
#define DDRSS_PHY_1070 0x029950B8
#define DDRSS_PHY_1281 0x02995404
#define DDRSS_PHY_1288 0x02995420
#define DDRSS_PHY_1289 0x02995424
#define DDRSS_PHY_1305 0x02995464
#define DDRSS_PHY_1399 0x029955DC
#define DDRSS_PHY_1400 0x029955E0
#define DDRSS_PHY_1401 0x029955E4
#define DDRSS_PHY_1402 0x029955E8
#define DDRSS_PHY_1403 0x029955EC
#define DDRSS_PHY_1404 0x029955F0


#define CTRLMMR_WKUP_MAIN_PWR_CTRL 0x43004004
#define CTRLMMR_WKUP_TEMP_DIODE_TRIM 0x430180A0
#define CTRLMMR_WKUP_POR_RST_CTRL 0x43018170
#define CTRLMMR_CHNG_DDR4_FSP_REQ 0x00114000
#define CTRLMMR_CHNG_DDR4_FSP_ACK 0x00114004
#define CTRLMMR_DDR4_FSP_CLKCHNG_REQ  0x00114080
#define CTRLMMR_DDR4_FSP_CLKCHNG_ACK  0x001140C0
#define CTRLMMR_LOCK5_KICK0 0x00115008
#define CTRLMMR_LOCK5_KICK1 0x0011500C

#define PLL12_CTRL  0x0068C020
#define PLL12_HSDIV0  0x0068C080

#endif /* LPM_LIBRARIES_H_ */
