package org.delta.verilog;

import org.delta.circuit.Circuit;

/**
 * Converts our data structure into Verilog. 
 * @author Group Delta 2009
 *
 */
public class VerilogConverter {
	
	
	/**
	 * Constructs a Verilog source code file that can be used to simulate the circuit on the DE2 board. 
	 * @param	circuit	the top-level circuit used for simulation. 
	 * @return	a string containing the source to a .v verilog program. 
	 */
	public static String convertToVerilog(Circuit circuit) {
		return "";
		
	}
}
