============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:15:00 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     407   3369.482  2008.574     5378.055 
  CSKIP1              skip4                   46    305.293   158.984      464.277 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     60.058    37.157       97.215 
    FA3               full_adder_99           11     60.058    37.157       97.215 
    FA4               full_adder_98            7     50.048    16.969       67.017 
  skip_loop[1].CSKIP2 skip4_107               44    377.862   148.890      526.752 
    FA1               full_adder_97            8     72.570    22.016       94.585 
    FA2               full_adder_96            9     72.570    27.063       99.633 
    FA3               full_adder_95            9     76.323    27.063      103.386 
    FA4               full_adder_94            9     72.570    27.063       99.633 
  skip_loop[2].CSKIP2 skip4_106               45    389.123   152.283      541.407 
    FA1               full_adder_93            8     72.570    22.016       94.585 
    FA2               full_adder_92            9     76.323    27.063      103.386 
    FA3               full_adder_91            9     76.323    27.063      103.386 
    FA4               full_adder_90            9     76.323    27.063      103.386 
  skip_loop[3].CSKIP2 skip4_105               45    389.123   153.937      543.060 
    FA1               full_adder_89            9     76.323    27.063      103.386 
    FA2               full_adder_88            9     76.323    27.063      103.386 
    FA3               full_adder_87            9     76.323    27.063      103.386 
    FA4               full_adder_86            9     76.323    27.063      103.386 
  skip_loop[4].CSKIP2 skip4_104               41    394.128   137.055      531.183 
    FA1               full_adder_85            9     76.323    27.063      103.386 
    FA2               full_adder_84            9     76.323    27.063      103.386 
    FA3               full_adder_83            7     75.072    18.622       93.694 
    FA4               full_adder_82            7     80.077    18.622       98.699 
  skip_loop[5].CSKIP2 skip4_103               36    382.867   116.780      499.647 
    FA1               full_adder_81            7     75.072    18.622       93.694 
    FA2               full_adder_80            7     75.072    18.622       93.694 
    FA3               full_adder_79            7     70.067    20.275       90.343 
    FA4               full_adder_78            6     76.323    13.575       89.898 
  skip_loop[6].CSKIP2 skip4_102               35    366.602   113.386      479.987 
    FA1               full_adder_77            7     71.318    20.275       91.594 
    FA2               full_adder_76            7     71.318    20.275       91.594 
    FA3               full_adder_75            6     76.323    13.575       89.898 
    FA4               full_adder_74            6     75.072    13.575       88.647 
  skip_loop[7].CSKIP2 skip4_101               47    471.702   160.724      632.427 
    FA1               full_adder_73            7     76.323    20.275       96.599 
    FA2               full_adder_72           11    108.854    33.850      142.705 
    FA3               full_adder_71           11    108.854    33.850      142.705 
    FA4               full_adder_70            9     98.845    25.410      124.254 
