<module name="DWC_USB3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="USBOTGSS_CAPLENGTH" acronym="USBOTGSS_CAPLENGTH" offset="0x0" width="32" description="Capability registers length + host controller interface (HCI) version number">
    <bitfield id="HCIVERSION" width="16" begin="31" end="16" resetval="0x0100" description="Host Controller Interface Version (xHCI), in BCD. Set by USBOTGSS_FLADJ[29] XHCI_REVISION field." range="" rwaccess="R">
      <bitenum value="150" id="0_96" token="HCIVERSION_150_r" description="xHCI revision 0.96"/>
      <bitenum value="256" id="1_00" token="HCIVERSION_256_r" description="xHCI revision 1.0 + errata"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CAPLENGTH" width="8" begin="7" end="0" resetval="0x20" description="Capability Register Length: length of the xHCI Capabilities registers bank, in bytes; also the offset of the xHCI Operational registers bank (starting withUSBOTGSS_USBCMD), with respect to xHCI base (i.e. the current register)" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_HCSPARAMS1" acronym="USBOTGSS_HCSPARAMS1" offset="0x4" width="32" description="Host controller structural parameters 1 (xHCI)">
    <bitfield id="MAXPORTS" width="8" begin="31" end="24" resetval="0x02" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MAXINTRS" width="11" begin="18" end="8" resetval="0x001" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="MAXSLOTS" width="8" begin="7" end="0" resetval="0x40" description="See xHCI specification." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_HCSPARAMS2" acronym="USBOTGSS_HCSPARAMS2" offset="0x8" width="32" description="Host controller structural parameters 2 (xHCI)">
    <bitfield id="MAXSCRATCHPADBUFS_LO" width="5" begin="31" end="27" resetval="0x01" description="Max Scratchpad Buffers, lower bits: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="SPR" width="1" begin="26" end="26" resetval="1" description="Scratchpad Restore: See xHCI specification" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="SPR_1_r" description="Integrity of the scratchpad buffer required across power events"/>
      <bitenum value="0" id="no" token="SPR_0_r" description="Scratchpad buffers may be freed and reallocated between power events"/>
    </bitfield>
    <bitfield id="MAXSCRATCHPADBUFS_HI" width="5" begin="25" end="21" resetval="0x00" description="Max Scratchpad Buffers, higher bits: see xHCI 1.0 standard" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="20" end="13" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ERSTMAX" width="4" begin="7" end="4" resetval="0xF" description="Event Ring Segment Table Max: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="IST" width="4" begin="3" end="0" resetval="0x1" description="Isochronous Scheduling Threshold: See xHCI specification" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_HCSPARAMS3" acronym="USBOTGSS_HCSPARAMS3" offset="0xC" width="32" description="Host controller structural parameters 3 (xHCI)">
    <bitfield id="U2_DEVICE_EXIT_LAT" width="16" begin="31" end="16" resetval="0x07FF" description="U2 device exit latency: Worst-case latency to transition from U2 to U0, in &#181;s. Applies to all root hub ports." range="" rwaccess="R">
      <bitenum value="2047" id="2047" token="U2_DEVICE_EXIT_LAT_2047_r" description="Less than 2047 &#181;s (maximum: Greater values are reserved.)"/>
      <bitenum value="2" id="Less_than_2_&#181;s" token="U2_DEVICE_EXIT_LAT_2_r" description="Less than 2 &#181;s"/>
      <bitenum value="1" id="Less_than_1_&#181;s" token="U2_DEVICE_EXIT_LAT_1_r" description="Less than 1 &#181;s"/>
      <bitenum value="0" id="0" token="U2_DEVICE_EXIT_LAT_0_r" description="0"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="U1_DEVICE_EXIT_LAT" width="8" begin="7" end="0" resetval="0x0A" description="U1 device exit latency: Worst-case latency to transition a root hub port link state (PLS) from U1 to U0, in &#181;s." range="" rwaccess="R">
      <bitenum value="2" id="Less_than_2_&#181;s" token="U1_DEVICE_EXIT_LAT_2_r" description="Less than 2 &#181;s"/>
      <bitenum value="1" id="Less_than_1_&#181;s" token="U1_DEVICE_EXIT_LAT_1_r" description="Less than 1 &#181;s"/>
      <bitenum value="0" id="0" token="U1_DEVICE_EXIT_LAT_0_r" description="0"/>
      <bitenum value="10" id="10" token="U1_DEVICE_EXIT_LAT_10_r" description="Less than 10 &#181;s (maximum: Greater values are reserved.)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_HCCPARAMS" acronym="USBOTGSS_HCCPARAMS" offset="0x10" width="32" description="Host controller capability parameters (xHCI)">
    <bitfield id="XECP" width="16" begin="31" end="16" resetval="0x0220" description="xHCI Extended Capabilties Pointer. 32-bit dword offset, with respect to xHCI base, of the first item of the capability list." range="" rwaccess="R"/>
    <bitfield id="MAXPSASIZE" width="4" begin="15" end="12" resetval="0xF" description="Maximum Primary Stream Array Size: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PAE" width="1" begin="8" end="8" resetval="0" description="Parse All Event data: see xHCI 1.0 standard w errata" range="" rwaccess="R"/>
    <bitfield id="NSS" width="1" begin="7" end="7" resetval="0" description="No Secondary SID Support See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="LTC" width="1" begin="6" end="6" resetval="1" description="Latency Tolerance messaging Capability See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="LHRC" width="1" begin="5" end="5" resetval="0" description="Light HC Reset Capability: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="PIND" width="1" begin="4" end="4" resetval="0" description="Port Indicators: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="PPC" width="1" begin="3" end="3" resetval="1" description="Port Power Control: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="CSZ" width="1" begin="2" end="2" resetval="1" description="Context Size: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="BNC" width="1" begin="1" end="1" resetval="0" description="Bandwidth Negotiation Capability: See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="AC64" width="1" begin="0" end="0" resetval="0" description="64-bit Address Capability: See xHCI specification" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_DBOFF" acronym="USBOTGSS_DBOFF" offset="0x14" width="32" description="Doorbell offset (xHCI): Byte offset of the doorbell register array (, with respect to the xHCI base (that is, register)">
    <bitfield id="DOORBELL_ARRAY_OFFSET" width="30" begin="31" end="2" resetval="0x0000 0120" description="Byte address offset MSBs" range="" rwaccess="R"/>
    <bitfield id="ZERO" width="2" begin="1" end="0" resetval="0x0" description="Byte address offset LSBs, always 0 (offset is 32-bit = 4-byte aligned)" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_RTSOFF" acronym="USBOTGSS_RTSOFF" offset="0x18" width="32" description="RunTime space offset (xHCI): Byte offset of the runtime register bank (starting with), with respect to the xHCI base (that is, register)">
    <bitfield id="RUNTIME_REG_SPACE_OFFSET" width="27" begin="31" end="5" resetval="0x000 0022" description="Byte address offset MSBs" range="" rwaccess="R"/>
    <bitfield id="ZERO" width="5" begin="4" end="0" resetval="0x00" description="Byte address offset LSBs, always 0 (offset is 32-byte aligned)" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_USBCMD" acronym="USBOTGSS_USBCMD" offset="0x20" width="32" description="USB command register (xHCI)">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EU3S" width="1" begin="11" end="11" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="EWE" width="1" begin="10" end="10" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="CRS" width="1" begin="9" end="9" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="CSS" width="1" begin="8" end="8" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="LHCRST" width="1" begin="7" end="7" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSEE" width="1" begin="3" end="3" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="INTE" width="1" begin="2" end="2" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="HCRST" width="1" begin="1" end="1" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="R_S" width="1" begin="0" end="0" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_USBSTS" acronym="USBOTGSS_USBSTS" offset="0x24" width="32" description="USB status register (xHCI)">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="HCE" width="1" begin="12" end="12" resetval="0" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="CNR" width="1" begin="11" end="11" resetval="0" description="Controller not ready (see xHCI specification). Runtime or other operational registers are not accessed until field is cleared. Beyond xHCI (that is, USB host mode) functionality, indicates when the reset of the RAM is accessible, which makes the RAM-mapped registers accessible." range="" rwaccess="R">
      <bitenum value="1" id="not_ready" token="CNR_1_r" description="Controller not ready"/>
      <bitenum value="0" id="ready" token="CNR_0_r" description="Controller ready, RAM-mapped registers accessible"/>
    </bitfield>
    <bitfield id="SRE" width="1" begin="10" end="10" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RSS" width="1" begin="9" end="9" resetval="0" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="SSS" width="1" begin="8" end="8" resetval="0" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PCD" width="1" begin="4" end="4" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="EINT" width="1" begin="3" end="3" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="HSE" width="1" begin="2" end="2" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HCH" width="1" begin="0" end="0" resetval="1" description="See xHCI specification." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PAGESIZE" acronym="USBOTGSS_PAGESIZE" offset="0x28" width="32" description="Page size register (xHCI)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PAGE_SIZE" width="16" begin="15" end="0" resetval="0x0001" description="See xHCI specification. When bit n is set to 1, a page size of 2^(n+12) is supported." range="" rwaccess="R">
      <bitenum value="1" id="4-KiB_page_supported" token="PAGE_SIZE_1_r" description="4-KiB page supported"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DNCTRL" acronym="USBOTGSS_DNCTRL" offset="0x34" width="32" description="Device notification control register (xHCI)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="RW"/>
    <bitfield id="N15" width="1" begin="15" end="15" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N14" width="1" begin="14" end="14" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N13" width="1" begin="13" end="13" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N12" width="1" begin="12" end="12" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N11" width="1" begin="11" end="11" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N10" width="1" begin="10" end="10" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N9" width="1" begin="9" end="9" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N8" width="1" begin="8" end="8" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N7" width="1" begin="7" end="7" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N6" width="1" begin="6" end="6" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N5" width="1" begin="5" end="5" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N4" width="1" begin="4" end="4" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N3" width="1" begin="3" end="3" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N2" width="1" begin="2" end="2" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N1" width="1" begin="1" end="1" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="N0" width="1" begin="0" end="0" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_CRCR_LO" acronym="USBOTGSS_CRCR_LO" offset="0x38" width="32" description="Command ring control register, lower half (xHCI)">
    <bitfield id="CMD_RING_PNTR" width="26" begin="31" end="6" resetval="0x000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CRR" width="1" begin="3" end="3" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="CA" width="1" begin="2" end="2" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="CS" width="1" begin="1" end="1" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RCS" width="1" begin="0" end="0" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_CRCR_HI" acronym="USBOTGSS_CRCR_HI" offset="0x3C" width="32" description="Command ring control register, upper half (xHCI)">
    <bitfield id="CMD_RING_PNTR" width="32" begin="31" end="0" resetval="0x0000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DCBAAP_LO" acronym="USBOTGSS_DCBAAP_LO" offset="0x50" width="32" description="Device context base address array pointer, lower half (xHCI)">
    <bitfield id="DEVICE_CONTEXT_BAAP" width="26" begin="31" end="6" resetval="0x000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DCBAAP_HI" acronym="USBOTGSS_DCBAAP_HI" offset="0x54" width="32" description="Device context base address array pointer, upper half (xHCI)">
    <bitfield id="DEVICE_CONTEXT_BAAP" width="32" begin="31" end="0" resetval="0x0000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_CONFIG" acronym="USBOTGSS_CONFIG" offset="0x58" width="32" description="Configure (xHCI)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="RW"/>
    <bitfield id="MAXSLOTSEN" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_PORTSC1" acronym="USBOTGSS_PORTSC1" offset="0x420" width="32" description="Port 1 (USB2) status and control (xHCI)">
    <bitfield id="WPR" width="1" begin="31" end="31" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toSet"/>
    <bitfield id="DR" width="1" begin="30" end="30" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WOE" width="1" begin="27" end="27" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="WDE" width="1" begin="26" end="26" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="WCE" width="1" begin="25" end="25" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="CAS" width="1" begin="24" end="24" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="CEC" width="1" begin="23" end="23" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PLC" width="1" begin="22" end="22" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PRC" width="1" begin="21" end="21" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OCC" width="1" begin="20" end="20" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WRC" width="1" begin="19" end="19" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PEC" width="1" begin="18" end="18" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CSC" width="1" begin="17" end="17" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="LWS" width="1" begin="16" end="16" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PORTSPEED" width="4" begin="13" end="10" resetval="0x0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="PP" width="1" begin="9" end="9" resetval="1" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PLS" width="4" begin="8" end="5" resetval="0x4" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PR" width="1" begin="4" end="4" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toSet"/>
    <bitfield id="OCA" width="1" begin="3" end="3" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PED" width="1" begin="1" end="1" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CCS" width="1" begin="0" end="0" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PORTPMSC1" acronym="USBOTGSS_PORTPMSC1" offset="0x424" width="32" description="Port 1 (USB2) Power mManagement status and control (xHCI) Note that the PMSC register makeup is protocol-dependent (here: USB2)">
    <bitfield id="PORT_TEST_CONTROL" width="4" begin="31" end="28" resetval="0x0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="27" end="17" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HLE" width="1" begin="16" end="16" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="L1_DEVICE_SLOT" width="8" begin="15" end="8" resetval="0x00" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="BESL" width="4" begin="7" end="4" resetval="0x0" description="See xHCI 1.0 standard w. errata" range="" rwaccess="RW"/>
    <bitfield id="RWE" width="1" begin="3" end="3" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="L1S" width="3" begin="2" end="0" resetval="0x0" description="See xHCI specification" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PORTLI1" acronym="USBOTGSS_PORTLI1" offset="0x428" width="32" description="Port 1 (USB2) link info (xHCI)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LINK_ERROR_COUNT" width="16" begin="15" end="0" resetval="0x0000" description="See xHCI specification." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PORTHLPMC1" acronym="USBOTGSS_PORTHLPMC1" offset="0x42C" width="32" description="Port 1 (USB2) Hardware LPM Control (xHCI) Field structure is protocol-dependent (here: USB3)">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BESLD" width="4" begin="13" end="10" resetval="0x0" description="See xHCI 1.0 standard w errata" range="" rwaccess="RW"/>
    <bitfield id="L1_TIMEOUT" width="8" begin="9" end="2" resetval="0x00" description="See xHCI 1.0 standard w errata" range="" rwaccess="RW"/>
    <bitfield id="HIRDM" width="2" begin="1" end="0" resetval="0x0" description="See xHCI 1.0 standard w errata" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_PORTSC2" acronym="USBOTGSS_PORTSC2" offset="0x430" width="32" description="Port 2 (USB3) status and control (xHCI)">
    <bitfield id="WPR" width="1" begin="31" end="31" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toSet"/>
    <bitfield id="DR" width="1" begin="30" end="30" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WOE" width="1" begin="27" end="27" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="WDE" width="1" begin="26" end="26" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="WCE" width="1" begin="25" end="25" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="CAS" width="1" begin="24" end="24" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="CEC" width="1" begin="23" end="23" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PLC" width="1" begin="22" end="22" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PRC" width="1" begin="21" end="21" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OCC" width="1" begin="20" end="20" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WRC" width="1" begin="19" end="19" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PEC" width="1" begin="18" end="18" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CSC" width="1" begin="17" end="17" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="LWS" width="1" begin="16" end="16" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PORTSPEED" width="4" begin="13" end="10" resetval="0x0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="PP" width="1" begin="9" end="9" resetval="1" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PLS" width="4" begin="8" end="5" resetval="0x4" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="PR" width="1" begin="4" end="4" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toSet"/>
    <bitfield id="OCA" width="1" begin="3" end="3" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PED" width="1" begin="1" end="1" resetval="0" description="See xHCI specification" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CCS" width="1" begin="0" end="0" resetval="0" description="See xHCI specification" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PORTPMSC2" acronym="USBOTGSS_PORTPMSC2" offset="0x434" width="32" description="Port 2 (USB3) power management (LPM) status and control (xHCI) Note that the PMSC register makeup is protocol-dependent (here: USB3)">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FLA" width="1" begin="16" end="16" resetval="0" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="U2_TIMEOUT" width="8" begin="15" end="8" resetval="0x00" description="See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="U1_TIMEOUT" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_PORTLI2" acronym="USBOTGSS_PORTLI2" offset="0x438" width="32" description="Port 2 (USB3) link info (xHCI)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LINK_ERROR_COUNT" width="16" begin="15" end="0" resetval="0x0000" description="See xHCI specification." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_PORTHLPMC2" acronym="USBOTGSS_PORTHLPMC2" offset="0x43C" width="32" description="Port 2 (USB3) Hardware LPM Control (xHCI) Field structure is protocol-dependent (here: USB3)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_MFINDEX" acronym="USBOTGSS_MFINDEX" offset="0x440" width="32" description="Microframe index (xHCI)">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MICROFRAME_INDEX" width="14" begin="13" end="0" resetval="0x0000" description="See xHCI specification." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_IMAN" acronym="USBOTGSS_IMAN" offset="0x460" width="32" description="Interrupter Management (xHCI)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IE" width="1" begin="1" end="1" resetval="0" description="Interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="Interrupt_disabled" token="IE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="Interrupt_enabled" token="IE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="IP" width="1" begin="0" end="0" resetval="0" description="Interrupt pending. Set (to 1) when: IE = 1,USBOTGSS_IMOD[31:16] IMODC = 0, the associated event ring is not empty, USBOTGSS_ERDP_LO[3] EHB = 0." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="No_IRQ_pending" token="IP_0" description="No IRQ pending"/>
      <bitenum value="1" id="IRQ_pending" token="IP_1" description="IRQ pending"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_IMOD" acronym="USBOTGSS_IMOD" offset="0x464" width="32" description="Interrupter moderation (xHCI)">
    <bitfield id="IMODC" width="16" begin="31" end="16" resetval="0x0000" description="Interrupt moderation counter: Loaded to IMODI whenever IP is cleared to 0, counts down to 0, and stops. IRQ is generated when counter is 0, event ring is not empty, USBOTGSS_IMAN[1] IE = 1, USBOTGSS_IMAN[0] IP = 1, USBOTGSS_ERDP_LO[3] EHB = 0. Can be directly written to at any time alter the interrupt rate" range="" rwaccess="RW"/>
    <bitfield id="IMODI" width="16" begin="15" end="0" resetval="0x0FA0" description="Interrupt moderation interval: Minimum inter-IRQ interval, in 250-ns increments." range="" rwaccess="RW">
      <bitenum value="4000" id="1-ms_interval_(default)" token="IMODI_4000" description="1-ms interval (default)"/>
      <bitenum value="0" id="IRQ_0" token="IMODI_0" description="IRQ throttling disabled: IRQs generated immediately."/>
      <bitenum value="1" id="250-ns_minimum_interval" token="IMODI_1" description="250-ns minimum interval"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_ERSTSZ" acronym="USBOTGSS_ERSTSZ" offset="0x468" width="32" description="Event ring segment table size (xHCI)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="RW"/>
    <bitfield id="ERS_TABLE_SIZE" width="16" begin="15" end="0" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_ERSTBA_LO" acronym="USBOTGSS_ERSTBA_LO" offset="0x470" width="32" description="Event ring segment table base address, lower half (xHCI)">
    <bitfield id="ERS_TABLE_BAR" width="26" begin="31" end="6" resetval="0x000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_ERSTBA_HI" acronym="USBOTGSS_ERSTBA_HI" offset="0x474" width="32" description="Event ring segment table base address, upper half (xHCI)">
    <bitfield id="ERS_TABLE_BAR" width="32" begin="31" end="0" resetval="0x0000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_ERDP_LO" acronym="USBOTGSS_ERDP_LO" offset="0x478" width="32" description="Event ring dequeue pointer, lower half (xHCI)">
    <bitfield id="ERD_PNTR" width="28" begin="31" end="4" resetval="0x000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="EHB" width="1" begin="3" end="3" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DESI" width="3" begin="2" end="0" resetval="0x0" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_ERDP_HI" acronym="USBOTGSS_ERDP_HI" offset="0x47C" width="32" description="Event ring dequeue pointer, upper half (xHCI)">
    <bitfield id="ERD_PNTR" width="32" begin="31" end="0" resetval="0x0000 0000" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_0" acronym="USBOTGSS_DB_j_0" offset="0x480" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_1" acronym="USBOTGSS_DB_j_1" offset="0x484" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_2" acronym="USBOTGSS_DB_j_2" offset="0x488" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_3" acronym="USBOTGSS_DB_j_3" offset="0x48C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_4" acronym="USBOTGSS_DB_j_4" offset="0x490" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_5" acronym="USBOTGSS_DB_j_5" offset="0x494" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_6" acronym="USBOTGSS_DB_j_6" offset="0x498" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_7" acronym="USBOTGSS_DB_j_7" offset="0x49C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_8" acronym="USBOTGSS_DB_j_8" offset="0x4A0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_9" acronym="USBOTGSS_DB_j_9" offset="0x4A4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_10" acronym="USBOTGSS_DB_j_10" offset="0x4A8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_11" acronym="USBOTGSS_DB_j_11" offset="0x4AC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_12" acronym="USBOTGSS_DB_j_12" offset="0x4B0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_13" acronym="USBOTGSS_DB_j_13" offset="0x4B4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_14" acronym="USBOTGSS_DB_j_14" offset="0x4B8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_15" acronym="USBOTGSS_DB_j_15" offset="0x4BC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_16" acronym="USBOTGSS_DB_j_16" offset="0x4C0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_17" acronym="USBOTGSS_DB_j_17" offset="0x4C4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_18" acronym="USBOTGSS_DB_j_18" offset="0x4C8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_19" acronym="USBOTGSS_DB_j_19" offset="0x4CC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_20" acronym="USBOTGSS_DB_j_20" offset="0x4D0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_21" acronym="USBOTGSS_DB_j_21" offset="0x4D4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_22" acronym="USBOTGSS_DB_j_22" offset="0x4D8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_23" acronym="USBOTGSS_DB_j_23" offset="0x4DC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_24" acronym="USBOTGSS_DB_j_24" offset="0x4E0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_25" acronym="USBOTGSS_DB_j_25" offset="0x4E4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_26" acronym="USBOTGSS_DB_j_26" offset="0x4E8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_27" acronym="USBOTGSS_DB_j_27" offset="0x4EC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_28" acronym="USBOTGSS_DB_j_28" offset="0x4F0" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_29" acronym="USBOTGSS_DB_j_29" offset="0x4F4" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_30" acronym="USBOTGSS_DB_j_30" offset="0x4F8" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_31" acronym="USBOTGSS_DB_j_31" offset="0x4FC" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_32" acronym="USBOTGSS_DB_j_32" offset="0x500" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_33" acronym="USBOTGSS_DB_j_33" offset="0x504" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_34" acronym="USBOTGSS_DB_j_34" offset="0x508" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_35" acronym="USBOTGSS_DB_j_35" offset="0x50C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_36" acronym="USBOTGSS_DB_j_36" offset="0x510" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_37" acronym="USBOTGSS_DB_j_37" offset="0x514" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_38" acronym="USBOTGSS_DB_j_38" offset="0x518" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_39" acronym="USBOTGSS_DB_j_39" offset="0x51C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_40" acronym="USBOTGSS_DB_j_40" offset="0x520" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_41" acronym="USBOTGSS_DB_j_41" offset="0x524" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_42" acronym="USBOTGSS_DB_j_42" offset="0x528" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_43" acronym="USBOTGSS_DB_j_43" offset="0x52C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_44" acronym="USBOTGSS_DB_j_44" offset="0x530" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_45" acronym="USBOTGSS_DB_j_45" offset="0x534" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_46" acronym="USBOTGSS_DB_j_46" offset="0x538" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_47" acronym="USBOTGSS_DB_j_47" offset="0x53C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_48" acronym="USBOTGSS_DB_j_48" offset="0x540" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_49" acronym="USBOTGSS_DB_j_49" offset="0x544" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_50" acronym="USBOTGSS_DB_j_50" offset="0x548" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_51" acronym="USBOTGSS_DB_j_51" offset="0x54C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_52" acronym="USBOTGSS_DB_j_52" offset="0x550" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_53" acronym="USBOTGSS_DB_j_53" offset="0x554" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_54" acronym="USBOTGSS_DB_j_54" offset="0x558" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_55" acronym="USBOTGSS_DB_j_55" offset="0x55C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_56" acronym="USBOTGSS_DB_j_56" offset="0x560" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_57" acronym="USBOTGSS_DB_j_57" offset="0x564" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_58" acronym="USBOTGSS_DB_j_58" offset="0x568" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_59" acronym="USBOTGSS_DB_j_59" offset="0x56C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_60" acronym="USBOTGSS_DB_j_60" offset="0x570" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_61" acronym="USBOTGSS_DB_j_61" offset="0x574" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_62" acronym="USBOTGSS_DB_j_62" offset="0x578" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DB_j_63" acronym="USBOTGSS_DB_j_63" offset="0x57C" width="32" description="Doorbell (xHCI)">
    <bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0000" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x00" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_USBLEGSUP" acronym="USBOTGSS_USBLEGSUP" offset="0x880" width="32" description="USB legacy support capability">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="HCOOS" width="1" begin="24" end="24" resetval="0" description="HC OS Owned Semaphore: See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="HCBOS" width="1" begin="16" end="16" resetval="0" description="HC BIOS Owned Semaphore: See xHCI specification" range="" rwaccess="RW"/>
    <bitfield id="NCP" width="8" begin="15" end="8" resetval="0x04" description="Next Capability Pointer: 32-bit dword offset of the next capability." range="" rwaccess="R">
      <bitenum value="0" id="eol" token="NCP_0_r" description="End of capability list"/>
    </bitfield>
    <bitfield id="ECID" width="8" begin="7" end="0" resetval="0x01" description="Extended Capability ID code (descriptor size, in bytes)" range="" rwaccess="R">
      <bitenum value="2" id="prot" token="ECID_2_r" description="Supported protocol: MajRev.MinRev (12)"/>
      <bitenum value="1" id="legacy" token="ECID_1_r" description="USB legacy support (8)"/>
      <bitenum value="10" id="dbc" token="ECID_10_r" description="USB debug capability (56)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_USBLEGCTLSTS" acronym="USBOTGSS_USBLEGCTLSTS" offset="0x884" width="32" description="USB legacy control/status">
    <bitfield id="SB" width="1" begin="31" end="31" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="SPC" width="1" begin="30" end="30" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="SOOC" width="1" begin="29" end="29" resetval="0" description="See xHCI specification." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SHSE" width="1" begin="20" end="20" resetval="0" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEI" width="1" begin="16" end="16" resetval="0" description="See xHCI specification." range="" rwaccess="R"/>
    <bitfield id="SBE" width="1" begin="15" end="15" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="SPCE" width="1" begin="14" end="14" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="SOOE" width="1" begin="13" end="13" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="12" end="5" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SHSEE" width="1" begin="4" end="4" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="USE" width="1" begin="0" end="0" resetval="0" description="See xHCI specification." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_SUPTPRT2_DW0" acronym="USBOTGSS_SUPTPRT2_DW0" offset="0x890" width="32" description="Supported protocol capability USB2, 32-bit dword 0">
    <bitfield id="MAJREV" width="8" begin="31" end="24" resetval="0x02" description="Major Revision, BCD-encoded" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="8" begin="23" end="16" resetval="0x00" description="Minor Revision, BCD-encoded" range="" rwaccess="R"/>
    <bitfield id="NCP" width="8" begin="15" end="8" resetval="0x04" description="Next Capability Pointer: 32-bit dword offset of the next capability." range="" rwaccess="R">
      <bitenum value="0" id="eol" token="NCP_0_r" description="End of capability list"/>
    </bitfield>
    <bitfield id="ECID" width="8" begin="7" end="0" resetval="0x02" description="Extended Capability ID code (descriptor size, in bytes)" range="" rwaccess="R">
      <bitenum value="2" id="prot" token="ECID_2_r" description="Supported protocol: MajRev.MinRev (12)"/>
      <bitenum value="1" id="legacy" token="ECID_1_r" description="USB legacy support (8)"/>
      <bitenum value="10" id="dbc" token="ECID_10_r" description="USB debug capability (56)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_SUPTPRT2_DW1" acronym="USBOTGSS_SUPTPRT2_DW1" offset="0x894" width="32" description="Supported protocol capability USB2, 32-bit dword 1: Name String 'USB '">
    <bitfield id="CHAR3" width="8" begin="31" end="24" resetval="0x20" description="ASCII ' ' (space)" range="" rwaccess="R"/>
    <bitfield id="CHAR2" width="8" begin="23" end="16" resetval="0x42" description="ASCII 'B'" range="" rwaccess="R"/>
    <bitfield id="CHAR1" width="8" begin="15" end="8" resetval="0x53" description="ASCII 'S'" range="" rwaccess="R"/>
    <bitfield id="CHAR0" width="8" begin="7" end="0" resetval="0x55" description="ASCII 'U'" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_SUPTPRT2_DW2" acronym="USBOTGSS_SUPTPRT2_DW2" offset="0x898" width="32" description="Supported protocol capability USB2, 32-bit dword 2">
    <bitfield id="PSIC" width="4" begin="31" end="28" resetval="0x0" description="Port Speed ID Count. Reserved in xHCI 0.96" range="" rwaccess="R">
      <bitenum value="0" id="all" token="PSIC_0_r" description="USB2 High/Full/Low-speeds supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="HLC" width="1" begin="19" end="19" resetval="1" description="Hardware LPM Capability." range="" rwaccess="R"/>
    <bitfield id="IHI" width="1" begin="18" end="18" resetval="0" description="Integrated Hub Implemented." range="" rwaccess="R"/>
    <bitfield id="HSO" width="1" begin="17" end="17" resetval="0" description="High-Speed Only" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="CPC" width="8" begin="15" end="8" resetval="0x01" description="Compatible Port Count: Number of consecutive ports of the root hub that support this protocol, from CPO to CPO+CPC-1" range="" rwaccess="R"/>
    <bitfield id="CPO" width="8" begin="7" end="0" resetval="0x01" description="Compatible Port Offset: Starting port number of root hub port(s) that support this protocol." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_SUPTPRT2_DW3" acronym="USBOTGSS_SUPTPRT2_DW3" offset="0x89C" width="32" description="Supported protocol capability USB2, 32-bit dword 3">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="PST" width="5" begin="4" end="0" resetval="0x00" description="Protocol Slot Type, see xHCI 1.0 standard w errata" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_SUPTPRT3_DW0" acronym="USBOTGSS_SUPTPRT3_DW0" offset="0x8A0" width="32" description="Supported protocol capability USB3, 32-bit dword 0">
    <bitfield id="MAJREV" width="8" begin="31" end="24" resetval="0x03" description="Major Revision, BCD-encoded" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="8" begin="23" end="16" resetval="0x00" description="Minor Revision, BCD-encoded" range="" rwaccess="R"/>
    <bitfield id="NCP" width="8" begin="15" end="8" resetval="0x00" description="Next Capability Pointer: 32-bit dword offset of the next capability." range="" rwaccess="R">
      <bitenum value="0" id="eol" token="NCP_0_r" description="End of capability list"/>
    </bitfield>
    <bitfield id="ECID" width="8" begin="7" end="0" resetval="0x02" description="Extended Capability ID code (descriptor size, in bytes)" range="" rwaccess="R">
      <bitenum value="2" id="prot" token="ECID_2_r" description="Supported protocol: MajRev.MinRev (12)"/>
      <bitenum value="1" id="legacy" token="ECID_1_r" description="USB legacy support (8)"/>
      <bitenum value="10" id="dbc" token="ECID_10_r" description="USB debug capability (56)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_SUPTPRT3_DW1" acronym="USBOTGSS_SUPTPRT3_DW1" offset="0x8A4" width="32" description="Supported protocol capability USB3, 32-bit dword 1: Name String 'USB '">
    <bitfield id="CHAR3" width="8" begin="31" end="24" resetval="0x20" description="ASCII ' ' (space)" range="" rwaccess="R"/>
    <bitfield id="CHAR2" width="8" begin="23" end="16" resetval="0x42" description="ASCII 'B'" range="" rwaccess="R"/>
    <bitfield id="CHAR1" width="8" begin="15" end="8" resetval="0x53" description="ASCII 'S'" range="" rwaccess="R"/>
    <bitfield id="CHAR0" width="8" begin="7" end="0" resetval="0x55" description="ASCII 'U'" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_SUPTPRT3_DW2" acronym="USBOTGSS_SUPTPRT3_DW2" offset="0x8A8" width="32" description="Supported protocol capability USB3, 32-bit dword 2">
    <bitfield id="PSIC" width="4" begin="31" end="28" resetval="0x0" description="Port Speed ID Count. Reserved in xHCI 0.96" range="" rwaccess="R">
      <bitenum value="0" id="ss" token="PSIC_0_r" description="USB3 Super-Speed supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CPC" width="8" begin="15" end="8" resetval="0x01" description="Compatible Port Count: Number of consecutive ports of the root hub that support this protocol, from CPO to CPO+CPC-1" range="" rwaccess="R"/>
    <bitfield id="CPO" width="8" begin="7" end="0" resetval="0x02" description="Compatible Port Offset: Starting port number of root hub port(s) that support this protocol." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_SUPTPRT3_DW3" acronym="USBOTGSS_SUPTPRT3_DW3" offset="0x8AC" width="32" description="Supported protocol capability USB3, 32-bit dword 3">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="PST" width="5" begin="4" end="0" resetval="0x00" description="Protocol Slot Type, see xHCI 1.0 standard w errata" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GSBUSCFG0" acronym="USBOTGSS_GSBUSCFG0" offset="0xC100" width="32" description="Global device Bus Configuration Register 0">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="RW"/>
    <bitfield id="DESCBIGEND" width="1" begin="12" end="12" resetval="0" description="Endian mode for descriptor accesses." range="" rwaccess="RW">
      <bitenum value="0" id="little" token="DESCBIGEND_0" description="Little-Endian (default)"/>
      <bitenum value="1" id="big" token="DESCBIGEND_1" description="Big-Endian"/>
    </bitfield>
    <bitfield id="DATBIGEND" width="1" begin="11" end="11" resetval="0" description="Endian mode for data accesses." range="" rwaccess="RW">
      <bitenum value="0" id="little" token="DATBIGEND_0" description="Little-Endian (default)"/>
      <bitenum value="1" id="big" token="DATBIGEND_1" description="Big-Endian"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="INCR256BRSTENA" width="1" begin="7" end="7" resetval="0" description="INCR256 Burst Type Enable. 256&#215;64/8= 2-kByte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR128BRSTENA" width="1" begin="6" end="6" resetval="0" description="INCR128 Burst Type Enable. 128&#215;64/8= 1-kByte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR64BRSTENA" width="1" begin="5" end="5" resetval="0" description="INCR64 Burst Type Enable. 64&#215;64/8= 512-Byte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR32BRSTENA" width="1" begin="4" end="4" resetval="0" description="INCR32 Burst Type Enable. 32&#215;64/8= 256-Byte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR16BRSTENA" width="1" begin="3" end="3" resetval="1" description="INCR16 Burst Type Enable. 16&#215;64/8= 128-Byte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR8BRSTENA" width="1" begin="2" end="2" resetval="1" description="INCR8 Burst Type Enable. 8&#215;64/8= 64-Byte burst." range="" rwaccess="RW"/>
    <bitfield id="INCR4BRSTENA" width="1" begin="1" end="1" resetval="1" description="INCR4 Burst Type Enable. 4&#215;64/8= 32-Byte burst: RECOMMENDED Enables bursts of beat length 1, 2, 3, 4, and prevents (16-byte) descriptor accesses from being broken up: highly recommended." range="" rwaccess="RW"/>
    <bitfield id="INCRBRSTENA" width="1" begin="0" end="0" resetval="0" description="Undefined Length INCR Burst Type Enable: DO NOT ENABLE When enabled, this has higher priority than other burst types." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GSBUSCFG1" acronym="USBOTGSS_GSBUSCFG1" offset="0xC104" width="32" description="Global device bus configuration register 1">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN1KPAGE" width="1" begin="12" end="12" resetval="0" description="1k-page boundary enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="EN1KPAGE_0" description="Master breaks requests only on 4-KiB boundaries."/>
      <bitenum value="1" id="1" token="EN1KPAGE_1" description="Master breaks requests on all 1-KiB boundaries."/>
    </bitfield>
    <bitfield id="PIPETRANSLIMIT" width="4" begin="11" end="8" resetval="0xF" description="Maximum number of outstanding (read or write) pipelined sequential (i.e. in-order) transaction requests on the master interface (field value+1)" range="" rwaccess="RW">
      <bitenum value="15" id="Up_to_16_pending_requests_(maximum)." token="PIPETRANSLIMIT_15" description="Up to 16 pending requests (maximum)."/>
      <bitenum value="0" id="Single_request_mode." token="PIPETRANSLIMIT_0" description="Single request mode."/>
      <bitenum value="1" id="Up_to_2_pending_requests" token="PIPETRANSLIMIT_1" description="Up to 2 pending requests"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="Always write 0. (The result of writing a non-0 value is undetermined.)" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GTXTHRCFG" acronym="USBOTGSS_GTXTHRCFG" offset="0xC108" width="32" description="Global TX threshold control register. Valid only in Host mode.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Always write 0, result of writing of a non-zero value is undetermined." range="" rwaccess="RW"/>
    <bitfield id="USBTXPKTCNTSEL" width="1" begin="29" end="29" resetval="0" description="USB Transmit Packet Count Enable: Enables/disables USB trasnmission multi-packet thresholding" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="USBTXPKTCNTSEL_0" description="Disabled: Transmission is only started on the USB after the entire packet has been fetched into the corresponding TXFIFO. Rest of the register must be all-zero."/>
      <bitenum value="1" id="en" token="USBTXPKTCNTSEL_1" description="Enabled: USB transmission is started only after USB Transmit Packet Count amount of packets for the USB transaction (burst) are already in the corresponding TXFIFO This mode is only valid in the host, superspeed mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USBTXPKTCNT" width="4" begin="27" end="24" resetval="0x0" description="USB Transmit Packet Count : Number of packets that must be in the TXFIFO before transmission for the corresponding USB transaction (burst) can start. Don't care if USBTXPKTCNTSEL=0." range="" rwaccess="RW">
      <bitenum value="15" id="max" token="USBTXPKTCNT_15" description="Maximum value"/>
      <bitenum value="0" id="dis" token="USBTXPKTCNT_0" description="Use when and only when disabled (USBTXPKTCNTSEL=0)"/>
      <bitenum value="1" id="min" token="USBTXPKTCNT_1" description="Minimum value (when enabled)"/>
    </bitfield>
    <bitfield id="USBMAXTXBURSTSIZE" width="8" begin="23" end="16" resetval="0x00" description="USB Maximum Transmit Burst Size. Max OUT burst size, when USBTXPKTCNTSEL=1. Avoids TX FIFO underrun when the system bus is slower than the USB. Only applies to SS Bulk / Iso / Int OUT endpoints in host mode. Don't care if USBTXPKTCNTSEL=0." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="USBMAXTXBURSTSIZE_0" description="Use when and only when disabled (USBTXPKTCNTSEL=0)"/>
      <bitenum value="1" id="min" token="USBMAXTXBURSTSIZE_1" description="Burst of up to 1 (minimum value when enabled)"/>
      <bitenum value="16" id="max" token="USBMAXTXBURSTSIZE_16" description="Burst of up to 16 (maximum value)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Always write 0, result of writing of a non-zero value is undetermined." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="10" end="0" resetval="0x000" description="Always write 0, result of writing of a non-zero value is undetermined." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GRXTHRCFG" acronym="USBOTGSS_GRXTHRCFG" offset="0xC10C" width="32" description="Global RX Threshold Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="USBRXPKTCNTSEL" width="1" begin="29" end="29" resetval="0" description="USB ReceivePacket Count Enable Enables/disables USB reception multi-packet thresholding" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="USBRXPKTCNTSEL_0" description="The core can only start reception on the USB when the RX FIFO has space for at least one packet. Rest of the register must be all-zero."/>
      <bitenum value="1" id="en" token="USBRXPKTCNTSEL_1" description="The core can only start reception on the USB when the RX FIFO has space for at least packet. This mode is only valid in the host mode. It is only used for SuperSpeed."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USBRXPKTCNT" width="4" begin="27" end="24" resetval="0x0" description="USB Receive Packet Count: Number of packets that must be available in the RX FIFO before the core can start the corresponding USB RX transaction (burst). Don't care if USBRXPKTCNTSEL=0." range="" rwaccess="RW">
      <bitenum value="15" id="max" token="USBRXPKTCNT_15" description="Maximum value"/>
      <bitenum value="0" id="dis" token="USBRXPKTCNT_0" description="Use when and only when disabled (USBRXPKTCNTSEL=0)"/>
      <bitenum value="1" id="min" token="USBRXPKTCNT_1" description="Minimum value (when enabled)"/>
    </bitfield>
    <bitfield id="USBMAXRXBURSTSIZE" width="5" begin="23" end="19" resetval="0x00" description="USB Maximum Receive Burst Size. Maxi IN burst size, when USBRXPKTCNTSEL = 1. When the system bus is slower than the USB, RX FIFO can overrun during a long burst. User can program a smaller value to this field to limit the RX burst size that the core can do. Only applies to SS Bulk / Iso / Int IN endpoints in host mode. Don't care if USBRXPKTCNTSEL=0." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="USBMAXRXBURSTSIZE_0" description="Use when and only when disabled (USBRXPKTCNTSEL=0)"/>
      <bitenum value="1" id="min" token="USBMAXRXBURSTSIZE_1" description="Burst of up to 1 (minimum value when enabled)"/>
      <bitenum value="16" id="max" token="USBMAXRXBURSTSIZE_16" description="Burst of up to 16 (maximum value)"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Always write 0, result of writing of a non-zero value is undetermined." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="10" end="0" resetval="0x000" description="Always write 0, result of writing of a non-zero value is undetermined." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GCTL" acronym="USBOTGSS_GCTL" offset="0xC110" width="32" description="Global control register">
    <bitfield id="PWRDNSCALE" width="13" begin="31" end="19" resetval="0x04B0" description="Power Down Scale: In P3 state, pipe clock stops and is replaced internally by the suspend clock to create a 16kHz reference. Set field to Fs/16k, rounded up, with Fp suspend clock frequency. Required accuracy is 0-50%" range="" rwaccess="RW">
      <bitenum value="2" id="32k_min" token="PWRDNSCALE_2" description="32kHz suspend clock (minimum frequency)"/>
      <bitenum value="2400" id="38M4" token="PWRDNSCALE_2400" description="38.4 MHz suspend clock"/>
      <bitenum value="750" id="12M" token="PWRDNSCALE_750" description="12 MHz suspend clock"/>
      <bitenum value="1500" id="24M" token="PWRDNSCALE_1500" description="24 MHz suspend clock"/>
      <bitenum value="1200" id="19M2" token="PWRDNSCALE_1200" description="19.2 MHz suspend clock"/>
      <bitenum value="813" id="13M" token="PWRDNSCALE_813" description="13 MHz suspend clock"/>
      <bitenum value="1625" id="26M" token="PWRDNSCALE_1625" description="26 MHz suspend clock"/>
      <bitenum value="7813" id="125M" token="PWRDNSCALE_7813" description="125 MHz suspend clock"/>
    </bitfield>
    <bitfield id="MASTERFILTBYPASS" width="1" begin="18" end="18" resetval="0" description="Master Filter Bypass. Bypasses the double-synchronizers and the 5 ms debounce filters on UTMI+ inputs (the latter are not implemented)." range="" rwaccess="RW"/>
    <bitfield id="BYPSSETADDR" width="1" begin="17" end="17" resetval="0" description="Override of the device address, bypassing the SET ADDRESS control transfer. For simulation only." range="" rwaccess="RW">
      <bitenum value="0" id="func" token="BYPSSETADDR_0" description="Functional mode"/>
      <bitenum value="1" id="bypass" token="BYPSSETADDR_1" description="Device's address set directly to[9:3] DEVADDR"/>
    </bitfield>
    <bitfield id="U2RSTECN" width="1" begin="16" end="16" resetval="0" description="If the super speed connection fails during POLL or LMP exchange, the device connects at non-SS mode. If this bit is set, then device attempts three more times to connect at SS, even if it previously failed to operate in SS mode." range="" rwaccess="RW"/>
    <bitfield id="FRMSCLDWN" width="2" begin="15" end="14" resetval="0x0" description="Frame scale-down This field scales down device view of a SOF (FS/LS) / uSOF (HS) / ITP (SS) duration." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRMSCLDWN_0" description="SS/HS interval=125 us, FS interval=1ms (standard)"/>
      <bitenum value="1" id="1" token="FRMSCLDWN_1" description="SS/HS interval=62.5 us, FS interval=0.5ms"/>
      <bitenum value="3" id="3" token="FRMSCLDWN_3" description="SS/HS interval=15.625 us, FS interval=0.125ms"/>
      <bitenum value="2" id="2" token="FRMSCLDWN_2" description="SS/HS interval=31.25 us, FS interval=0.25ms"/>
    </bitfield>
    <bitfield id="PRTCAPDIR" width="2" begin="13" end="12" resetval="0x3" description="Port Capability Direction" range="" rwaccess="RW">
      <bitenum value="1" id="hst" token="PRTCAPDIR_1" description="Core acts as DRD in host mode"/>
      <bitenum value="3" id="drd" token="PRTCAPDIR_3" description="Core acts as OTG DRD, with the mode set by the ID"/>
      <bitenum value="2" id="dev" token="PRTCAPDIR_2" description="Core acts as DRD in device mode"/>
    </bitfield>
    <bitfield id="CORESOFTRESET" width="1" begin="11" end="11" resetval="0" description="Core Soft Reset. When you reset PHYs (using USBOTGSS_GUSB2PHYCFG or USBOTGSS_GUSB3PIPECTL registers), you must keep the core in reset state until PHY clocks are stable." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="CORESOFTRESET_0" description="No soft reset"/>
      <bitenum value="1" id="reset" token="CORESOFTRESET_1" description="Soft reset to core"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEBUGATTACH" width="1" begin="8" end="8" resetval="0" description="Debug Attach. When this bit is set: a) SS Link proceeds directly to the Polling link state (after RUN/STOP in the USBOTGSS_DCTL register is asserted) without checking remote termination. b) Link LFPS polling timeout is infinite c) Polling timeout during TS1 is infinite (in case link is waiting for TXEQ to finish)." range="" rwaccess="RW"/>
    <bitfield id="RAMCLKSEL" width="2" begin="7" end="6" resetval="0x0" description="RAM Clock Select. No action, hardware always uses bus clock (config 2'b00)" range="" rwaccess="RW">
      <bitenum value="0" id="bus" token="RAMCLKSEL_0" description="AXI bus clock"/>
      <bitenum value="1" id="pipe" token="RAMCLKSEL_1" description="PIPE clock"/>
      <bitenum value="3" id="mac" token="RAMCLKSEL_3" description="MAC clock (125 MHz)"/>
      <bitenum value="2" id="pipe_50" token="RAMCLKSEL_2" description="PIPE/2 clock"/>
    </bitfield>
    <bitfield id="SCALEDOWN" width="2" begin="5" end="4" resetval="0x0" description="Scale-Down Mode Enable Switches to shorter, non-standard protocol time intervals to speed up simulation. DO NOT MODIFY ON ACTUAL HARDWARE." range="" rwaccess="RW">
      <bitenum value="0" id="none" token="SCALEDOWN_0" description="Disable scale-downs. Legal USB timing values are used. Always use on actual hardware."/>
      <bitenum value="1" id="1" token="SCALEDOWN_1" description="Enables scaled down values of : - HS/FS/LS: all except Device-mode suspend and resume. - SS: Number of TxEq training sequences reduce to 8 - SS: LFPS polling burst time reduce to 100 ns - SS: LFPS warm reset receive reduce to 30 us - SS: more ..."/>
      <bitenum value="3" id="3" token="SCALEDOWN_3" description="SS/HS/FS/LS: scale down all the above"/>
      <bitenum value="2" id="2" token="SCALEDOWN_2" description="HS/FS/LS: scale-down of Device-mode suspend and resume. SS: No TxEq training sequences are sent."/>
    </bitfield>
    <bitfield id="DISSCRAMBLE" width="1" begin="3" end="3" resetval="0" description="Disable Scrambling. Transmit request to Link Partner on next transition to Recovery or Polling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSBLCLKGTNG" width="1" begin="0" end="0" resetval="0" description="Disable Clock Gating. When this bit is set to 1 and the core is in Low Power mode, internal clock gating is disabled." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GSTS" acronym="USBOTGSS_GSTS" offset="0xC118" width="32" description="Global status register">
    <bitfield id="CBELT" width="12" begin="31" end="20" resetval="0x3E8" description="Current BELT Value In Host mode, this field indicates the minimum value of all received device BELT values and the BELT value that is set by the Set Latency Tolerance Value command." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="19" end="11" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OTG_IP" width="1" begin="10" end="10" resetval="0" description="OTG interrupt status" range="" rwaccess="R">
      <bitenum value="1" id="pend" token="OTG_IP_1_r" description="Interrupt pending"/>
      <bitenum value="0" id="none" token="OTG_IP_0_r" description="No interrupt pending"/>
    </bitfield>
    <bitfield id="BC_IP" width="1" begin="9" end="9" resetval="0" description="Battery Charger interrupt status: NOT IMPLEMENTED" range="" rwaccess="R"/>
    <bitfield id="ADP_IP" width="1" begin="8" end="8" resetval="0" description="ADP interrupt status: NOT IMPLEMENTED" range="" rwaccess="R"/>
    <bitfield id="HOST_IP" width="1" begin="7" end="7" resetval="0" description="Host interrupt status" range="" rwaccess="R">
      <bitenum value="1" id="pend" token="HOST_IP_1_r" description="Interrupt pending"/>
      <bitenum value="0" id="none" token="HOST_IP_0_r" description="No interrupt pending"/>
    </bitfield>
    <bitfield id="DEVICE_IP" width="1" begin="6" end="6" resetval="0" description="Device interrupt status" range="" rwaccess="R">
      <bitenum value="1" id="pend" token="DEVICE_IP_1_r" description="Interrupt pending"/>
      <bitenum value="0" id="none" token="DEVICE_IP_0_r" description="No interrupt pending"/>
    </bitfield>
    <bitfield id="CSRTIMEOUT" width="1" begin="5" end="5" resetval="0" description="Control/Status Register access Timeout status flag." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CSRTIMEOUT_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="CSRTIMEOUT_1_w" description="Clear the status flag."/>
      <bitenum value="1" id="set" token="CSRTIMEOUT_1_r" description="CSR access timed out after 65,535 clock cycles"/>
      <bitenum value="0" id="noevent" token="CSRTIMEOUT_0_r" description="no CSR timeout"/>
    </bitfield>
    <bitfield id="BUSERRADDRVLD" width="1" begin="4" end="4" resetval="0" description="Bus Error Address Valid status flag. Also flagged onUSBOTGSS_USBSTS[2] HSE field (host mode) and DEPEVT[12] on XferComplete/XferInProgress event (device mode)." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="BUSERRADDRVLD_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="BUSERRADDRVLD_1_w" description="Clear the status flag."/>
      <bitenum value="1" id="set" token="BUSERRADDRVLD_1_r" description="At least one bus error took place, the first one near address GBUSERRADDR."/>
      <bitenum value="0" id="noevent" token="BUSERRADDRVLD_0_r" description="No bus error since last clear; GBUSERRADDR is not valid"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CURMOD" width="2" begin="1" end="0" resetval="0x2" description="Current Mode of Operation." range="" rwaccess="R">
      <bitenum value="2" id="drd" token="CURMOD_2_r" description="DRD"/>
      <bitenum value="1" id="host" token="CURMOD_1_r" description="Host"/>
      <bitenum value="0" id="dev" token="CURMOD_0_r" description="Device"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GSNPSID" acronym="USBOTGSS_GSNPSID" offset="0xC120" width="32" description="Synopsys ID: Core identification and release number. Software uses this register to configure release-specific features in the driver.">
    <bitfield id="SYNOPSYSID_CORE" width="16" begin="31" end="16" resetval="0x5533" description="SYNOPSYSID MSBytes: core identifier" range="" rwaccess="R">
      <bitenum value="21811" id="id" token="SYNOPSYSID_CORE_21811_r" description="ASCII for 'U3' = DWC_USB3"/>
    </bitfield>
    <bitfield id="SYNOPSYSID_REL" width="16" begin="15" end="0" resetval="0x202A" description="SYNOPSYSID LSBytes: version number For instance, version 1.00a =&amp;amp;gt; 0x100A" range="" rwaccess="R">
      <bitenum value="6202" id="1_83a" token="SYNOPSYSID_REL_6202_r" description="version 1.83a"/>
      <bitenum value="8234" id="2_02a" token="SYNOPSYSID_REL_8234_r" description="version 2.02a"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GGPIO" acronym="USBOTGSS_GGPIO" offset="0xC124" width="32" description="Global general-purpose input/output register">
    <bitfield id="GPO" width="16" begin="31" end="16" resetval="0x0000" description="General-purpose output. DO NOT USE: NOT CONNECTED." range="" rwaccess="RW"/>
    <bitfield id="GPI" width="16" begin="15" end="0" resetval="0x0000" description="General-purpose inputs. TIED LOW." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GUID" acronym="USBOTGSS_GUID" offset="0xC128" width="32" description="Global user ID register">
    <bitfield id="USERID" width="32" begin="31" end="0" resetval="0x0000 0000" description="Application-programmable ID field" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GUCTL" acronym="USBOTGSS_GUCTL" offset="0xC12C" width="32" description="Global user control register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="" range="" rwaccess="RW"/>
    <bitfield id="NOEXTRDL" width="1" begin="21" end="21" resetval="0" description="No Extra Delay between SOF and the 1st packet (when host)" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="NOEXTRDL_0" description="2 us delay between SOF and first packet. Some bandwith is lost."/>
      <bitenum value="1" id="en" token="NOEXTRDL_1" description="No extra delay. May cause some devices to misbehave."/>
    </bitfield>
    <bitfield id="PSQEXTRRESSP" width="3" begin="20" end="18" resetval="0x0" description="Protocol Status Queue Extra Reserved Space (Debug only). Additional space in the PSQ reserved before the USB3 protocl transaction layer (U3PTL) initiates a new USB transaction and burst beats." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="PSQEXTRRESSP_0" description=""/>
      <bitenum value="1" id="en" token="PSQEXTRRESSP_1" description=""/>
    </bitfield>
    <bitfield id="SPRSCTRLTRANSEN" width="1" begin="17" end="17" resetval="0" description="Sparse Control Transaction Enable. Valid in host mode only (any speed)." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="SPRSCTRLTRANSEN_0" description="Feature disabled, no limitation on control transactions"/>
      <bitenum value="1" id="en" token="SPRSCTRLTRANSEN_1" description="Host controller schedules transactions for Control transfer in different [micro]frames to prevent incorrect behaviour from device."/>
    </bitfield>
    <bitfield id="RESBWHSEPS" width="1" begin="16" end="16" resetval="0" description="Reserving (more) Bandwidth for HS Periodic EPs. Valid in host mode only." range="" rwaccess="RW">
      <bitenum value="0" id="80" token="RESBWHSEPS_0" description="HC reserves 80% of the bandwidth for periodic EPs"/>
      <bitenum value="1" id="85" token="RESBWHSEPS_1" description="HC reserves 85% of the bandwidth for periodic EPs, which allows 2 high speed, high bandwidth ISOC EPs."/>
    </bitfield>
    <bitfield id="CMDEVADDR" width="1" begin="15" end="15" resetval="1" description="Compliance Mode for Device Address. Valid in host mode only." range="" rwaccess="RW">
      <bitenum value="0" id="eq" token="CMDEVADDR_0" description="Device Address is equal to Slot ID."/>
      <bitenum value="1" id="diff" token="CMDEVADDR_1" description="Increment Device Address on each Address Device command. Slot ID may have different value than Device Address if max_slot_enabled &amp;lt; 128."/>
    </bitfield>
    <bitfield id="USBHSTINAUTORETRYEN" width="1" begin="14" end="14" resetval="0" description="Host IN Auto Retry Enable: host core behaviour upon data packet CRC errors or internal overrun scenarios in non-isochronous IN transfers." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="USBHSTINAUTORETRYEN_0" description="Auto Retry Disabled: Host core to reply with a terminating retry ACK (Retry=1 and NumP=0)"/>
      <bitenum value="1" id="en" token="USBHSTINAUTORETRYEN_1" description="Auto Retry Enabled: Host core to reply with a non-terminating retry ACK (Retry=1 and NumP!=0)"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DTCT" width="2" begin="10" end="9" resetval="0x0" description="Device Timeout Coarse Tuning: time the host waits for a response from device before timeout. Coarse setting." range="" rwaccess="RW">
      <bitenum value="0" id="fine" token="DTCT_0" description="Use DTFT instead"/>
      <bitenum value="1" id="0m5" token="DTCT_1" description="500 us"/>
      <bitenum value="3" id="5ms" token="DTCT_3" description="6.5 ms"/>
      <bitenum value="2" id="1m5" token="DTCT_2" description="1.5 ms"/>
    </bitfield>
    <bitfield id="DTFT" width="9" begin="8" end="0" resetval="0x010" description="Device Timeout Fine Tuning: time the host waits for a response from device before timeout. Fine setting. Timer runs on the 125 MHz clock (8 ns period), timeout is DTFT &#215; 256 &#215; 8 ns ~= DTFT &#215; 2 us Don't care unless DTCT=0" range="" rwaccess="RW">
      <bitenum value="1" id="2us" token="DTFT_1" description="~ 2 us timeout (2,048 ns)"/>
      <bitenum value="125" id="256us" token="DTFT_125" description="256 us timeout (maximum, exact value)"/>
      <bitenum value="50" id="100us" token="DTFT_50" description="~ 100 us timeout (102,400 ns)"/>
      <bitenum value="5" id="10us" token="DTFT_5" description="~ 10 us timeout (10,240 ns)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GBUSERRADDRLO" acronym="USBOTGSS_GBUSERRADDRLO" offset="0xC130" width="32" description="Global Bus Error (non-precise) Address, LSbits: Base address of the first system bus DMA transfer that got a bus error. Note that each DMA transfer can contain several bursts, each spanning several addresses. Valid when the[4] BUSERRADDRVLD field is 1. Cleared upon core reset.">
    <bitfield id="BUSERRADDRLO" width="32" begin="31" end="0" resetval="0x0000 0000" description="BUSERRADDR[31:0]" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GBUSERRADDRHI" acronym="USBOTGSS_GBUSERRADDRHI" offset="0xC134" width="32" description="Global Bus Error (non-precise) Address, MSbits: Base address of the first system bus DMA transfer that got a bus error. Note that each DMA transfer can contain several bursts, each spanning several addresses. Valid when the[4] BUSERRADDRVLD field is 1. Cleared upon core reset.">
    <bitfield id="BUSERRADDRHI" width="32" begin="31" end="0" resetval="0x0000 0000" description="BUSERRADDR[63:32]" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAPLO" acronym="USBOTGSS_GPRTBIMAPLO" offset="0xC138" width="32" description="Global port-to-SS USB instance mapping, low bits [31:0]">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BINUM1" width="4" begin="3" end="0" resetval="0x0" description="SS USB instance number for port number 1 Application-programmable ID field" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAPHI" acronym="USBOTGSS_GPRTBIMAPHI" offset="0xC13C" width="32" description="Global Port-to-SS USB Instance Mapping, high bits [63:32]">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS0" acronym="USBOTGSS_GHWPARAMS0" offset="0xC140" width="32" description="Global hardware parameters 0">
    <bitfield id="DWC_USB3_AWIDTH" width="8" begin="31" end="24" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_AWIDTH: (Master) Address Width (in bits)" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_SDWIDTH" width="8" begin="23" end="16" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_SDWIDTH: Slave Data Width (in bits)" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_MDWIDTH" width="8" begin="15" end="8" resetval="0x40" description="Global hardware configuration parameter DWC_USB3_MDWIDTH: Master Data Width (in bits)" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_SBUS_TYPE" width="2" begin="7" end="6" resetval="0x3" description="Global hardware configuration parameter DWC_USB3_SBUS_TYPE: (System bus) Slave type" range="" rwaccess="R">
      <bitenum value="0" id="native" token="DWC_USB3_SBUS_TYPE_0_r" description="Native slave"/>
    </bitfield>
    <bitfield id="DWC_USB3_MBUS_TYPE" width="3" begin="5" end="3" resetval="0x1" description="Global hardware configuration parameter DWC_USB3_MBUS_TYPE: (System bus) Master type" range="" rwaccess="R">
      <bitenum value="1" id="axi" token="DWC_USB3_MBUS_TYPE_1_r" description="AXI (AMBA 3) master system bus"/>
    </bitfield>
    <bitfield id="DWC_USB3_MODE" width="3" begin="2" end="0" resetval="0x2" description="Global hardware configuration parameter DWC_USB3_MODE" range="" rwaccess="R">
      <bitenum value="2" id="drd" token="DWC_USB3_MODE_2_r" description="Dual-role device (DRD) i.e. both device and host"/>
      <bitenum value="1" id="hst" token="DWC_USB3_MODE_1_r" description="Host-only"/>
      <bitenum value="0" id="dev" token="DWC_USB3_MODE_0_r" description="Device-only"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GHWPARAMS1" acronym="USBOTGSS_GHWPARAMS1" offset="0xC144" width="32" description="Global hardware parameters 1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_RM_OPT_FEATURES" width="1" begin="30" end="30" resetval="0" description="Global hardware configuration parameter DWC_USB3_RM_OPT_FEATURES: Remove Optional Features" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DWC_USB3_RM_OPT_FEATURES_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DWC_USB3_RM_OPT_FEATURES_0_r" description="No"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_RAM_BUS_CLKS_SYNC" width="1" begin="28" end="28" resetval="0" description="Global hardware configuration parameter DWC_USB3_RAM_BUS_CLKS_SYNC: RAM vs. BUS clocks synchronous ?" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DWC_USB3_RAM_BUS_CLKS_SYNC_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DWC_USB3_RAM_BUS_CLKS_SYNC_0_r" description="No"/>
    </bitfield>
    <bitfield id="DWC_USB3_MAC_RAM_CLKS_SYNC" width="1" begin="27" end="27" resetval="0" description="Global hardware configuration parameter DWC_USB3_MAC_RAM_CLKS_SYNC: MAC vs. RAM clocks synchronous ?" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DWC_USB3_MAC_RAM_CLKS_SYNC_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DWC_USB3_MAC_RAM_CLKS_SYNC_0_r" description="No"/>
    </bitfield>
    <bitfield id="DWC_USB3_MAC_PHY_CLKS_SYNC" width="1" begin="26" end="26" resetval="0" description="Global hardware configuration parameter DWC_USB3_MAC_PHY_CLKS_SYNC: MAC vs. PHY clocks synchronous ?" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DWC_USB3_MAC_PHY_CLKS_SYNC_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DWC_USB3_MAC_PHY_CLKS_SYNC_0_r" description="No"/>
    </bitfield>
    <bitfield id="DWC_USB3_EN_PWROPT" width="2" begin="25" end="24" resetval="0x1" description="Global hardware configuration parameter DWC_USB3_EN_PWROPT: Power optimization" range="" rwaccess="R">
      <bitenum value="2" id="clock_hibernation" token="DWC_USB3_EN_PWROPT_2_r" description="Clock hibernation"/>
      <bitenum value="1" id="clock" token="DWC_USB3_EN_PWROPT_1_r" description="Clock"/>
      <bitenum value="0" id="none" token="DWC_USB3_EN_PWROPT_0_r" description="None"/>
    </bitfield>
    <bitfield id="DWC_USB3_SPRAM_TYP" width="1" begin="23" end="23" resetval="1" description="Global hardware configuration parameter DWC_USB3_SPRAM_TYP" range="" rwaccess="R">
      <bitenum value="1" id="SP" token="DWC_USB3_SPRAM_TYP_1_r" description="Single-port RAM"/>
    </bitfield>
    <bitfield id="DWC_USB3_NUM_RAMS" width="2" begin="22" end="21" resetval="0x2" description="Global hardware configuration parameter DWC_USB3_NUM_RAMS: Number of internal RAMs" range="" rwaccess="R">
      <bitenum value="3" id="3" token="DWC_USB3_NUM_RAMS_3_r" description="Three-RAM"/>
      <bitenum value="2" id="2" token="DWC_USB3_NUM_RAMS_2_r" description="Two-RAM"/>
      <bitenum value="1" id="1" token="DWC_USB3_NUM_RAMS_1_r" description="Single-RAM"/>
    </bitfield>
    <bitfield id="DWC_USB3_DEVICE_NUM_INT" width="6" begin="20" end="15" resetval="0x01" description="Global hardware configuration parameter DWC_USB3_DEVICE_NUM_INT: Number of interrupts (and event buffers) in device mode" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_ASPACEWIDTH" width="3" begin="14" end="12" resetval="0x4" description="Global hardware configuration parameter DWC_USB3_ASPACEWIDTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_REQINFOWIDTH" width="3" begin="11" end="9" resetval="0x4" description="Global hardware configuration parameter DWC_USB3_REQINFOWIDTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_DATAINFOWIDTH" width="3" begin="8" end="6" resetval="0x4" description="Global hardware configuration parameter DWC_USB3_DATAINFOWIDTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_BURSTWIDTH" width="3" begin="5" end="3" resetval="0x7" description="Global hardware configuration parameter DWC_USB3_BURSTWIDTH minus one, fixed to 8-1=7" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_IDWIDTH" width="3" begin="2" end="0" resetval="0x3" description="Global hardware configuration parameter DWC_USB3_IDWIDTH minus 1 Note: Sets only the master port's ID width. Slave ID width is set by non-readable DWC_USB3_SIDWIDTH" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS2" acronym="USBOTGSS_GHWPARAMS2" offset="0xC148" width="32" description="Global hardware parameters 2">
    <bitfield id="DWC_USB3_USERID" width="32" begin="31" end="0" resetval="0x0000 0000" description="Global hardware configuration parameter DWC_USB3_USERID" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS3" acronym="USBOTGSS_GHWPARAMS3" offset="0xC14C" width="32" description="Global hardware parameters 3">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_CACHE_TOTAL_XFER_RESOURCES" width="8" begin="30" end="23" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_NUM_CACHE_TOTAL_XFER_RESOURCES: Cache total transfer resources" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_NUM_IN_EPS" width="5" begin="22" end="18" resetval="0x10" description="Global hardware configuration parameter DWC_USB3_NUM_IN_EPS: Number of IN endpoints, with EP0 counting as one." range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_NUM_EPS" width="6" begin="17" end="12" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_NUM_EPS: Total number of endpoints (IN+OUT, with EP0 counting as 2 separate ones)" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_ULPI_CARKIT" width="1" begin="11" end="11" resetval="0" description="Global hardware configuration parameter DWC_USB3_ULPI_CARKIT: ULPI (optional) car-kit mode implementation" range="" rwaccess="R">
      <bitenum value="1" id="vc" token="DWC_USB3_ULPI_CARKIT_1_r" description="CK mode implemented"/>
      <bitenum value="0" id="no" token="DWC_USB3_ULPI_CARKIT_0_r" description="CK mode not implemented"/>
    </bitfield>
    <bitfield id="DWC_USB3_VENDOR_CTL_INTERFACE" width="1" begin="10" end="10" resetval="0" description="Global hardware configuration parameter DWC_USB3_VENDOR_CTL_INTERFACE: (UTMI) Vendor Control i/f implementation" range="" rwaccess="R">
      <bitenum value="1" id="vc" token="DWC_USB3_VENDOR_CTL_INTERFACE_1_r" description="VC i/f implemented"/>
      <bitenum value="0" id="no" token="DWC_USB3_VENDOR_CTL_INTERFACE_0_r" description="VC i/f not implemented"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_HSPHY_DWIDTH" width="2" begin="7" end="6" resetval="0x2" description="Global hardware configuration parameter DWC_USB3_HSPHY_DWIDTH: HS PHY data width" range="" rwaccess="R">
      <bitenum value="2" id="8_16" token="DWC_USB3_HSPHY_DWIDTH_2_r" description="8/16 bit UTMI @60/30 MHz"/>
      <bitenum value="1" id="16" token="DWC_USB3_HSPHY_DWIDTH_1_r" description="16-bit UTMI @30 MHz"/>
      <bitenum value="0" id="8" token="DWC_USB3_HSPHY_DWIDTH_0_r" description="8-bit UTMI @60 MHz"/>
    </bitfield>
    <bitfield id="DWC_USB3_FSPHY_INTERFACE" width="2" begin="5" end="4" resetval="0x0" description="Global hardware configuration parameter DWC_USB3_FSPHY_INTERFACE: Full (/Low)-Speed (serial) PHY interface" range="" rwaccess="R">
      <bitenum value="0" id="none" token="DWC_USB3_FSPHY_INTERFACE_0_r" description="No FS/LS PHY i/f"/>
    </bitfield>
    <bitfield id="DWC_USB3_HSPHY_INTERFACE" width="2" begin="3" end="2" resetval="0x3" description="Global hardware configuration parameter DWC_USB3_HSPHY_INTERFACE: High-speed PHY interface" range="" rwaccess="R">
      <bitenum value="3" id="both" token="DWC_USB3_HSPHY_INTERFACE_3_r" description="UTMI+ and ULPI i/f (mutually exclusive operation)"/>
      <bitenum value="2" id="ulpi" token="DWC_USB3_HSPHY_INTERFACE_2_r" description="ULPI i/f"/>
      <bitenum value="1" id="utmi" token="DWC_USB3_HSPHY_INTERFACE_1_r" description="UTMI+ i/f"/>
      <bitenum value="0" id="none" token="DWC_USB3_HSPHY_INTERFACE_0_r" description="No HS (/FS/LS) PHY i/f"/>
    </bitfield>
    <bitfield id="DWC_USB3_SSPHY_INTERFACE" width="2" begin="1" end="0" resetval="0x1" description="Global hardware configuration parameter DWC_USB3_SSPHY_INTERFACE: Super Speed PHY interface." range="" rwaccess="R">
      <bitenum value="1" id="pipe" token="DWC_USB3_SSPHY_INTERFACE_1_r" description="PIPE i/f for USB3.0"/>
      <bitenum value="0" id="none" token="DWC_USB3_SSPHY_INTERFACE_0_r" description="No SS PHY i/f"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GHWPARAMS4" acronym="USBOTGSS_GHWPARAMS4" offset="0xC150" width="32" description="Global hardware parameters 4">
    <bitfield id="DWC_USB3_BMU_LSP_DEPTH" width="4" begin="31" end="28" resetval="0x4" description="Global hardware configuration parameter DWC_USB3_BMU_LSP_DEPTH: Bus Management Unit / List Processor buffer depth" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_BMU_PTL_DEPTH" width="4" begin="27" end="24" resetval="0x8" description="Global hardware configuration parameter DWC_USB3_BMU_PTL_DEPTH: Bus Management Unit / Protocol Transaction Layer buffer depth" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_EN_ISOC_SUPT" width="1" begin="23" end="23" resetval="1" description="Global hardware configuration parameter DWC_USB3_EN_ISOC_SUPT: Enable Isochronous Support" range="" rwaccess="R">
      <bitenum value="1" id="iso" token="DWC_USB3_EN_ISOC_SUPT_1_r" description="Isochronous transfer type supported"/>
      <bitenum value="0" id="none" token="DWC_USB3_EN_ISOC_SUPT_0_r" description="Isochronous not supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_NUM_SS_USB_INSTANCES" width="4" begin="20" end="17" resetval="0x1" description="Global hardware configuration parameter DWC_USB3_NUM_SS_USB_INSTANCES: Number of (independent) SS USB schedulers" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_HIBER_SCRATCHBUFS" width="4" begin="16" end="13" resetval="0x1" description="Global hardware configuration parameter DWC_USB3_HIBER_SCRATCHBUFS: Number of 4-kbyte buffers required in system memory to store context during hibernation. Don't care since hibernation is not enabled." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="12" end="6" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_CACHE_TRBS_PER_TRANSFER" width="6" begin="5" end="0" resetval="0x04" description="Global hardware configuration parameter DWC_USB3_CACHE_TRBS_PER_TRANSFER" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS5" acronym="USBOTGSS_GHWPARAMS5" offset="0xC154" width="32" description="Global hardware parameters 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_DFQ_FIFO_DEPTH" width="6" begin="27" end="22" resetval="0x10" description="Global hardware configuration parameter DWC_USB3_DFQ_FIFO_DEPTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_DWQ_FIFO_DEPTH" width="6" begin="21" end="16" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_DWQ_FIFO_DEPTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_TXQ_FIFO_DEPTH" width="6" begin="15" end="10" resetval="0x08" description="Global hardware configuration parameter DWC_USB3_TXQ_FIFO_DEPTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_RXQ_FIFO_DEPTH" width="6" begin="9" end="4" resetval="0x08" description="Global hardware configuration parameter DWC_USB3_RXQ_FIFO_DEPTH" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_BMU_BUSGM_DEPTH" width="4" begin="3" end="0" resetval="0x8" description="Global hardware configuration parameter DWC_USB3_BMU_BUSGM_DEPTH" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS6" acronym="USBOTGSS_GHWPARAMS6" offset="0xC158" width="32" description="Global hardware parameters 6">
    <bitfield id="DWC_USB3_RAM0_DEPTH" width="16" begin="31" end="16" resetval="0x0B00" description="Depth of RAM 0, in 64-bit words. RAM0 contains data cache and Rx FIFOs." range="" rwaccess="R"/>
    <bitfield id="BUSFLTRSSUPPORT" width="1" begin="15" end="15" resetval="0" description="Filtering (debounce) on OTG UTMI+ inputs (iddig,vbusvalid,avalid,bvalid,sessend). Reflects DWC_USB3_EN_OTG_FILTERS." range="" rwaccess="R">
      <bitenum value="1" id="imp" token="BUSFLTRSSUPPORT_1_r" description="Implemented"/>
      <bitenum value="0" id="no" token="BUSFLTRSSUPPORT_0_r" description="Not implemented"/>
    </bitfield>
    <bitfield id="BCSUPPORT" width="1" begin="14" end="14" resetval="0" description="Battery Charger detection (ACA = Accessory Charger Adapter) support implemented internally. Reflects DWC_USB3_EN_BC. Note: Support can also be provided OUTSIDE the controller." range="" rwaccess="R">
      <bitenum value="1" id="imp" token="BCSUPPORT_1_r" description="ACA supported by internal logic"/>
      <bitenum value="0" id="no" token="BCSUPPORT_0_r" description="ACA not supported, or supported by external logic"/>
    </bitfield>
    <bitfield id="OTGSSSUPPORT" width="1" begin="13" end="13" resetval="0" description="OTG SuperSpeed support (aka OTG3.0)" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="OTGSSSUPPORT_1_r" description="OTG3.0 supported"/>
      <bitenum value="0" id="no" token="OTGSSSUPPORT_0_r" description="OTG3.0 not supported"/>
    </bitfield>
    <bitfield id="ADPSUPPORT" width="1" begin="12" end="12" resetval="0" description="OTG2.0 ADP (Attach Detection Protocol) support implemented internally. Reflects DWC_USB3_EN_ADP. Note: Support can also be provided OUTSIDE the controller." range="" rwaccess="R">
      <bitenum value="1" id="imp" token="ADPSUPPORT_1_r" description="ADP supported by internal logic"/>
      <bitenum value="0" id="no" token="ADPSUPPORT_0_r" description="ADP not supported, or supported by external logic"/>
    </bitfield>
    <bitfield id="HNPSUPPORT" width="1" begin="11" end="11" resetval="1" description="OTG2.0 HNP (Host Negotiation Protocol) support. Set when in DRD mode." range="" rwaccess="R">
      <bitenum value="1" id="support" token="HNPSUPPORT_1_r" description="Supported"/>
      <bitenum value="0" id="no" token="HNPSUPPORT_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SRPSUPPORT" width="1" begin="10" end="10" resetval="1" description="OTG2.0 SRP (Session Request Protocol) support." range="" rwaccess="R">
      <bitenum value="1" id="support" token="SRPSUPPORT_1_r" description="Supported"/>
      <bitenum value="0" id="no" token="SRPSUPPORT_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_EN_FPGA" width="1" begin="7" end="7" resetval="0" description="Global hardware configuration parameter DWC_USB3_EN_FPGA" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_PSQ_FIFO_DEPTH" width="6" begin="5" end="0" resetval="0x20" description="Global hardware configuration parameter DWC_USB3_PSQ_FIFO_DEPTH" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS7" acronym="USBOTGSS_GHWPARAMS7" offset="0xC15C" width="32" description="Global hardware parameters 7">
    <bitfield id="DWC_USB3_RAM2_DEPTH" width="16" begin="31" end="16" resetval="0x0308" description="Depth of RAM 2, in 64-bit words. RAM2 IS NOT IMPLEMENTED IN 2-RAM CONFIG: don't care" range="" rwaccess="R"/>
    <bitfield id="DWC_USB3_RAM1_DEPTH" width="16" begin="15" end="0" resetval="0x0780" description="Depth of RAM 1, in 64-bit words. RAM1 contains Tx FIFOs." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GDBGFIFOSPACE" acronym="USBOTGSS_GDBGFIFOSPACE" offset="0xC160" width="32" description="Global debug FIFO/queue space available">
    <bitfield id="SPACE_AVAILABLE" width="16" begin="31" end="16" resetval="0x0042" description="Space available (in the selected FIFO/queue), 64-bit words" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FIFOQUEUESELECT_PORTSELECT" width="8" begin="7" end="0" resetval="0x00" description="FIFO/queue select or port select. Default value, when indicated, is the space available when empty, that is, the size of the FIFO/queue. PORTSELECT[3:0] selects the port number when accessing the USBOTGSS_GDBGLTSSM register. FIFOQUEUESELECT[7:0]:" range="" rwaccess="RW">
      <bitenum value="63" id="RX_FIFO_number_31_=_SELECT-32" token="FIFOQUEUESELECT_PORTSELECT_63" description="RX FIFO number 31 = SELECT-32"/>
      <bitenum value="127" id="RxReqQ_number_31_=_SELECT-96" token="FIFOQUEUESELECT_PORTSELECT_127" description="RxReqQ number 31 = SELECT-96"/>
      <bitenum value="161" id="EventQ" token="FIFOQUEUESELECT_PORTSELECT_161" description="EventQ"/>
      <bitenum value="0" id="TxFIFO_number_0_=_SELECT" token="FIFOQUEUESELECT_PORTSELECT_0" description="TxFIFO number 0 = SELECT"/>
      <bitenum value="31" id="TxFIFO_number_31_=_SELECT" token="FIFOQUEUESELECT_PORTSELECT_31" description="TxFIFO number 31 = SELECT"/>
      <bitenum value="128" id="RxInfoQ_number_0_=_SELECT-128" token="FIFOQUEUESELECT_PORTSELECT_128" description="RxInfoQ number 0 = SELECT-128"/>
      <bitenum value="95" id="TxReqQ_number_31_=_SELECT-64" token="FIFOQUEUESELECT_PORTSELECT_95" description="TxReqQ number 31 = SELECT-64"/>
      <bitenum value="160" id="DescFetchQ_(default:16)" token="FIFOQUEUESELECT_PORTSELECT_160" description="DescFetchQ (default:16)"/>
      <bitenum value="159" id="RxInfoQ_number_31_=_SELECT-128" token="FIFOQUEUESELECT_PORTSELECT_159" description="RxInfoQ number 31 = SELECT-128"/>
      <bitenum value="96" id="RxReqQ_number_0_=_SELECT-96" token="FIFOQUEUESELECT_PORTSELECT_96" description="RxReqQ number 0 = SELECT-96"/>
      <bitenum value="64" id="TxReqQ_number_0_=_SELECT-64" token="FIFOQUEUESELECT_PORTSELECT_64" description="TxReqQ number 0 = SELECT-64"/>
      <bitenum value="32" id="RxFIFO_number_0_=_SELECT-32" token="FIFOQUEUESELECT_PORTSELECT_32" description="RxFIFO number 0 = SELECT-32"/>
      <bitenum value="162" id="ProtocolStatusQ_(default:_32)" token="FIFOQUEUESELECT_PORTSELECT_162" description="ProtocolStatusQ (default: 32)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GDBGLTSSM" acronym="USBOTGSS_GDBGLTSSM" offset="0xC164" width="32" description="Global debug LTSSM Port number is defined by [3:0] PORTSELECT">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PORTSHUTDOWN" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PORTSWAPPING" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PORTDIRECTION" width="1" begin="27" end="27" resetval="0" description="Current direction of the port." range="" rwaccess="R">
      <bitenum value="1" id="DS" token="PORTDIRECTION_1_r" description="Downstream (host) port"/>
      <bitenum value="0" id="US" token="PORTDIRECTION_0_r" description="Upstream (device) port"/>
    </bitfield>
    <bitfield id="LTDBTIMEOUT" width="1" begin="26" end="26" resetval="0" description="LTSSM Debug Timeout" range="" rwaccess="R"/>
    <bitfield id="LTDBLINKSTATE" width="4" begin="25" end="22" resetval="0x4" description="LTSSM Debug: Link State" range="" rwaccess="R">
      <bitenum value="3" id="U3" token="LTDBLINKSTATE_3_r" description="U3 low-power state"/>
      <bitenum value="4" id="SSdisabled" token="LTDBLINKSTATE_4_r" description="SS.Disabled"/>
      <bitenum value="11" id="Loopback" token="LTDBLINKSTATE_11_r" description="Loopback"/>
      <bitenum value="2" id="U2" token="LTDBLINKSTATE_2_r" description="U2 low-power state"/>
      <bitenum value="0" id="U0" token="LTDBLINKSTATE_0_r" description="U0 active state"/>
      <bitenum value="10" id="Compliance" token="LTDBLINKSTATE_10_r" description="Compliance mode"/>
      <bitenum value="6" id="SSinactive" token="LTDBLINKSTATE_6_r" description="SS.Inactive"/>
      <bitenum value="1" id="U1" token="LTDBLINKSTATE_1_r" description="U1 low-power state"/>
      <bitenum value="8" id="Recovery" token="LTDBLINKSTATE_8_r" description="Recovery"/>
      <bitenum value="7" id="Polling" token="LTDBLINKSTATE_7_r" description="Polling"/>
      <bitenum value="9" id="HotReset" token="LTDBLINKSTATE_9_r" description="Hot Reset"/>
      <bitenum value="5" id="RXdetect" token="LTDBLINKSTATE_5_r" description="Rx.Detect"/>
    </bitfield>
    <bitfield id="LTDBSUBSTATE" width="4" begin="21" end="18" resetval="0x2" description="LTSSM Debug: Link Sub-State. Note that the actual reset value (0x0) changes before the register can be read out." range="" rwaccess="R"/>
    <bitfield id="ELASTICBUFFERMODE" width="1" begin="17" end="17" resetval="0" description="Debug PIPE Status: ElasticBufferMode" range="" rwaccess="R"/>
    <bitfield id="TXELECIDLE" width="1" begin="16" end="16" resetval="1" description="Debug PIPE Status: TxElecIdle" range="" rwaccess="R"/>
    <bitfield id="RXPOLARITY" width="1" begin="15" end="15" resetval="0" description="Debug PIPE Status: RxPolarity" range="" rwaccess="R"/>
    <bitfield id="TXDETRXLOOPBACK" width="1" begin="14" end="14" resetval="0" description="Debug PIPE Status: TxDetRxLoopback" range="" rwaccess="R"/>
    <bitfield id="LTDBPHYCMDSTATE" width="3" begin="13" end="11" resetval="0x0" description="LTSSM Debug Phy Command State." range="" rwaccess="R">
      <bitenum value="3" id="PHY_PWR_DLY" token="LTDBPHYCMDSTATE_3_r" description="Delay Pipe_PowerDown P0 -&amp;gt; P1/P2/P3 request"/>
      <bitenum value="4" id="PHY_PWR_A" token="LTDBPHYCMDSTATE_4_r" description="Delay for internal logic"/>
      <bitenum value="2" id="PHY_DET_3" token="LTDBPHYCMDSTATE_2_r" description="Wait for Phy_Status (Receiver detection)"/>
      <bitenum value="0" id="PHY_IDLE" token="LTDBPHYCMDSTATE_0_r" description="PHY command state is in IDLE. No PHY request pending"/>
      <bitenum value="1" id="PHY_DET" token="LTDBPHYCMDSTATE_1_r" description="Request to start Receiver detection"/>
      <bitenum value="5" id="PHY_PWR_B" token="LTDBPHYCMDSTATE_5_r" description="Wait for Phy_Status(Power state change request)"/>
    </bitfield>
    <bitfield id="POWERDOWN" width="2" begin="10" end="9" resetval="0x2" description="Debug PIPE Status: PowerDown" range="" rwaccess="R"/>
    <bitfield id="RXEQTRAIN" width="1" begin="8" end="8" resetval="0" description="Debug PIPE Status: RxEqTrain" range="" rwaccess="R"/>
    <bitfield id="TXDEEMPHASIS" width="2" begin="7" end="6" resetval="0x1" description="Debug PIPE Status: TxDeemphasis" range="" rwaccess="R"/>
    <bitfield id="LTDBCLKSTATE" width="3" begin="5" end="3" resetval="0x0" description="LTSSM Debug Clock State" range="" rwaccess="R">
      <bitenum value="3" id="CLK_P3" token="LTDBCLKSTATE_3_r" description="PHY is in P3 and PCLK is not running"/>
      <bitenum value="4" id="CLK_TO_P0" token="LTDBCLKSTATE_4_r" description="P3 exit request to PHY"/>
      <bitenum value="2" id="CLK_WAIT1" token="LTDBCLKSTATE_2_r" description="Wait for Phy_Status (P3 request)"/>
      <bitenum value="0" id="CLK_NORM" token="LTDBCLKSTATE_0_r" description="PHY is in non-P3 state and PCLK is running"/>
      <bitenum value="1" id="CLK_TO_P3" token="LTDBCLKSTATE_1_r" description="P3 entry request to PHY"/>
      <bitenum value="5" id="CLK_WAIT2" token="LTDBCLKSTATE_5_r" description="Wait for Phy_Status (P3 exit request)"/>
    </bitfield>
    <bitfield id="TXSWING" width="1" begin="2" end="2" resetval="0" description="Debug PIPE Status: TxSwing" range="" rwaccess="R"/>
    <bitfield id="RXTERMINATION" width="1" begin="1" end="1" resetval="0" description="Debug PIPE Status: RxTermination" range="" rwaccess="R"/>
    <bitfield id="TXONESZEROS" width="1" begin="0" end="0" resetval="0" description="Debug PIPE Status: TxOnesZeros" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GDBGLSPMUX" acronym="USBOTGSS_GDBGLSPMUX" offset="0xC170" width="32" description="Global debug LSP MUX, for internal use only">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="TRACEPORTMUXSEL" width="6" begin="21" end="16" resetval="0x00" description="Select the 64-bit analyzer trace vector. Not sensitive to warm reset (i.e. including software reset), only to power-on reset." range="" rwaccess="RW">
      <bitenum value="63" id="zero" token="TRACEPORTMUXSEL_63" description="Trace vector is forced to all-zero"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOSTSELECT" width="6" begin="13" end="8" resetval="0x00" description="Host LSP Select[13:8]. Valid only in Host mode." range="" rwaccess="RW"/>
    <bitfield id="DEVSELECT" width="4" begin="7" end="4" resetval="0x0" description="Host LSP Select[7:4] in Host mode Device LSP Select in Device mode" range="" rwaccess="RW"/>
    <bitfield id="EPSELECT" width="4" begin="3" end="0" resetval="0x0" description="Host LSP Select[3:0] in Host mode Device LSP Select in Device mode" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GDBGLSP" acronym="USBOTGSS_GDBGLSP" offset="0xC174" width="32" description="Global debug LSP, for internal use only">
    <bitfield id="DEBUG" width="32" begin="31" end="0" resetval="0x0000 0000" description="LSP debug information" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GDBGEPINFO0" acronym="USBOTGSS_GDBGEPINFO0" offset="0xC178" width="32" description="Global debug endpoint information register 0">
    <bitfield id="DEBUG" width="32" begin="31" end="0" resetval="0x0000 0000" description="EP debug information" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GDBGEPINFO1" acronym="USBOTGSS_GDBGEPINFO1" offset="0xC17C" width="32" description="Global debug endpoint information register 1">
    <bitfield id="DEBUG" width="32" begin="31" end="0" resetval="0x0000 0000" description="EP debug information" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAP_HSLO" acronym="USBOTGSS_GPRTBIMAP_HSLO" offset="0xC180" width="32" description="Global port to USB instance mapping register, high-speed, low bits [31:0]">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BINUM1" width="4" begin="3" end="0" resetval="0x0" description="HS USB instance number for port number 1 Application-programmable ID field" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAP_HSHI" acronym="USBOTGSS_GPRTBIMAP_HSHI" offset="0xC184" width="32" description="Global port to USB instance mapping register, high-speed, high bits [63:32]">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAP_FSLO" acronym="USBOTGSS_GPRTBIMAP_FSLO" offset="0xC188" width="32" description="Global port to USB instance mapping register, full/low-speed, low bits [31:0]">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BINUM1" width="4" begin="3" end="0" resetval="0x0" description="FS USB instance number for port number 1 Application-programmable ID field" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GPRTBIMAP_FSHI" acronym="USBOTGSS_GPRTBIMAP_FSHI" offset="0xC18C" width="32" description="Global port to USB instance mapping register, full/low-speed, high bits [63:32]">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GUSB2PHYCFG" acronym="USBOTGSS_GUSB2PHYCFG" offset="0xC200" width="32" description="Global USB2 (UTMI/ULPI) PHY configuration">
    <bitfield id="PHYSOFTRST" width="1" begin="31" end="31" resetval="0" description="PHY Soft Reset. Active-high, fully static software reset for UTMI USB2 transceiver." range="" rwaccess="RW">
      <bitenum value="0" id="inactive" token="PHYSOFTRST_0" description="Reset inactive."/>
      <bitenum value="1" id="active" token="PHYSOFTRST_1" description="Reset active."/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="30" end="19" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="ULPIEXTVBUSINDICATOR" width="1" begin="18" end="18" resetval="0" description="ULPI External VBUS Indicator Indicates the ULPI PHY VBUS over-current indicator." range="" rwaccess="RW">
      <bitenum value="0" id="int" token="ULPIEXTVBUSINDICATOR_0" description="PHY uses an internal VBUS valid comparator."/>
      <bitenum value="1" id="ext" token="ULPIEXTVBUSINDICATOR_1" description="PHY uses an external VBUS valid comparator."/>
    </bitfield>
    <bitfield id="ULPIEXTVBUSDRV" width="1" begin="17" end="17" resetval="0" description="ULPI External VBUS Drive Selects supply source to drive 5V on VBUS, in the ULPI PHY." range="" rwaccess="RW">
      <bitenum value="0" id="int" token="ULPIEXTVBUSDRV_0" description="PHY drives VBUS with internal charge pump"/>
      <bitenum value="1" id="ext" token="ULPIEXTVBUSDRV_1" description="PHY drives VBUS with an external supply."/>
    </bitfield>
    <bitfield id="ULPICLKSUSM" width="1" begin="16" end="16" resetval="0" description="Sets the ClockSuspendM bit in the Interface Control register on the ULPI PHY. Applicable only in serial FS/LS or Carkit modes. NOT APPLICABLE" range="" rwaccess="RW"/>
    <bitfield id="ULPIAUTORES" width="1" begin="15" end="15" resetval="0" description="ULPI Auto Resume. Sets the AutoResume bit in Interface Control register on the ULPI PHY." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="ULPIAUTORES_0" description="PHY does not use the AutoResume feature."/>
      <bitenum value="1" id="auto" token="ULPIAUTORES_1" description="PHY uses the AutoResume feature."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="USBTRDTIM" width="4" begin="13" end="10" resetval="0x9" description="USB 2.0 Turnaround Time, in PHY clock cycles. Specifies the response time for a MAC request to the Packet FIFO Controller (PFC) to fetch data from the DFIFO (SPRAM)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ENBLSLPM" width="1" begin="8" end="8" resetval="1" description="Enable UTMI Sleep. Controls assertion of utmi_sleep_n, utmi_l1_suspend_n outputs to the PHY when in the L1 state." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="ENBLSLPM_0" description="utmi_sleep_n, utmi_l1_suspend_n assertion from the core not transferred to the external PHY."/>
      <bitenum value="1" id="yes" token="ENBLSLPM_1" description="utmi_sleep_n, utmi_l1_suspend_n assertion from the core transferred to the external PHY."/>
    </bitfield>
    <bitfield id="PHYSEL" width="1" begin="7" end="7" resetval="0" description="PHY Select. (HS vs. serial): Unused, since serial PHY is not supported." range="" rwaccess="R"/>
    <bitfield id="SUSPHY" width="1" begin="6" end="6" resetval="0" description="Suspend enable for USB2.0 HS/FS/LS PHY (ULPI or UTMI). Set to 1 only after core initialization is complete." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPHY_0" description="USB2.0 PHY not placed in Suspend mode"/>
      <bitenum value="1" id="1" token="SUSPHY_1" description="USB2.0 PHY enters Suspend mode if port is suspended or unused."/>
    </bitfield>
    <bitfield id="FSINTF" width="1" begin="5" end="5" resetval="0" description="Full-Speed Serial Interface Select. UNUSED." range="" rwaccess="R"/>
    <bitfield id="ULPI_UTMI_SEL" width="1" begin="4" end="4" resetval="0" description="ULPI or UTMI+ Select" range="" rwaccess="RW">
      <bitenum value="0" id="utmi" token="ULPI_UTMI_SEL_0" description="UTMI+ Interface"/>
      <bitenum value="1" id="ulpi" token="ULPI_UTMI_SEL_1" description="ULPI Interface"/>
    </bitfield>
    <bitfield id="PHYIF" width="1" begin="3" end="3" resetval="0" description="PHY Interface. DO NOT USE. If UTMI+ is selected, configures 8- or 16-bit interface. If ULPI is selected, configures SDR or DDR mode." range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="PHYIF_0" description="8-bit UTMI @60 MHz / SDR (12-pin) ULPI"/>
      <bitenum value="1" id="one" token="PHYIF_1" description="16-bit UTMI @30 MHz, not supported / DDR (8-pin) ULPI, not supported"/>
    </bitfield>
    <bitfield id="TOUTCAL" width="3" begin="2" end="0" resetval="0x0" description="HS/FS Timeout Calibration. The number of PHY clocks, as indicated by the application in this field, is multiplied by a bit-time factor; this factor is added to the high-speed/full-speed interpacket timeout duration in the core to account for additional delays introduced by the PHY. This may be required, since the delay introduced by the PHY in generating the linestate condition may vary among PHYs. The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit times. The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit times. The application must program this field based on the speed of connection. The number of bit times added per PHY clock are: High-speed operation: 8 bit times per 60-MHz PHY clock cycle Full-speed operation: (depending on clock speed) 0.2 bit times per 60-MHz PHY clock cycle 0.25 bit times per 48-MHz PHY clock cycle" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GUSB2PHYACC" acronym="USBOTGSS_GUSB2PHYACC" offset="0xC280" width="32" description="Global USB2 PHY access">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DISULPIDRVR" width="1" begin="26" end="26" resetval="0" description="Disable ULPI drivers, for carkit mode. Auto-cleared. NOT USED." range="" rwaccess="R"/>
    <bitfield id="NEWREGREQ" width="1" begin="25" end="25" resetval="0" description="New register request. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="0" id="No_action" token="NEWREGREQ_0_w" description="No action"/>
      <bitenum value="1" id="Request_new_register_access" token="NEWREGREQ_1_w" description="Request new register access"/>
      <bitenum value="1" id="Access_request_pending" token="NEWREGREQ_1_r" description="Access request pending"/>
      <bitenum value="0" id="No_request_pending" token="NEWREGREQ_0_r" description="No request pending"/>
    </bitfield>
    <bitfield id="VSTSDONE" width="1" begin="24" end="24" resetval="0" description="VStatus Done" range="" rwaccess="R">
      <bitenum value="1" id="access_is_done." token="VSTSDONE_1_r" description="access is done."/>
      <bitenum value="0" id="NEWREGREQ_0" token="VSTSDONE_0_r" description="Application has set the NEWREGREQ bit, access is not done."/>
    </bitfield>
    <bitfield id="VSTSBSY" width="1" begin="23" end="23" resetval="0" description="VStatus busy" range="" rwaccess="R">
      <bitenum value="1" id="Access_is_in_progress." token="VSTSBSY_1_r" description="Access is in progress."/>
      <bitenum value="0" id="Access_is_done." token="VSTSBSY_0_r" description="Access is done."/>
    </bitfield>
    <bitfield id="REGWR" width="1" begin="22" end="22" resetval="0" description="Register write" range="" rwaccess="RW">
      <bitenum value="0" id="Read" token="REGWR_0" description="Read"/>
      <bitenum value="1" id="Write" token="REGWR_1" description="Write"/>
    </bitfield>
    <bitfield id="REGADDR" width="6" begin="21" end="16" resetval="0x00" description="Register address ULPI PHY register address for immediate PHY register set access. Set to 6'h2F for extended PHY register set access." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="EXTREGADDR" width="6" begin="13" end="8" resetval="0x00" description="ULPI: PHY extended register address. UTMI+: Unused" range="" rwaccess="RW"/>
    <bitfield id="REGDATA" width="8" begin="7" end="0" resetval="0x00" description="Register data (read and write data)" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GUSB3PIPECTL" acronym="USBOTGSS_GUSB3PIPECTL" offset="0xC2C0" width="32" description="Global USB3 PIPE control">
    <bitfield id="PHYSOFTRST" width="1" begin="31" end="31" resetval="0" description="PHY Soft Reset. Active-high, fully static software reset for PIPE USB3 transceiver." range="" rwaccess="RW">
      <bitenum value="0" id="inactive" token="PHYSOFTRST_0" description="Reset inactive."/>
      <bitenum value="1" id="active" token="PHYSOFTRST_1" description="Reset active."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="UX_EXIT_IN_PX" width="1" begin="27" end="27" resetval="0" description="Workaround for SS PHY injecting a glitch on RxElecIdle while receiving Ux exit LFPS, and PowerDown change is in progress." range="" rwaccess="RW">
      <bitenum value="0" id="default" token="UX_EXIT_IN_PX_0" description="U1/U2/U3 exit done in PHY power state P0"/>
      <bitenum value="1" id="wa" token="UX_EXIT_IN_PX_1" description="U1/U2/U3 exit done in PHY power state P1/P2/P3 respectively"/>
    </bitfield>
    <bitfield id="PING_ENHANCEMENT_EN" width="1" begin="26" end="26" resetval="0" description="Ping Enhancement Enable: Extended downstream port U1 ping receive timeout. Invalid for Upstream port." range="" rwaccess="RW">
      <bitenum value="0" id="default" token="PING_ENHANCEMENT_EN_0" description="U1 ping rx timeout is 300 ms (default)"/>
      <bitenum value="1" id="500" token="PING_ENHANCEMENT_EN_1" description="U1 ping rx timeout extended to 500 ms"/>
    </bitfield>
    <bitfield id="U1U2EXITFAIL_TO_RECOV" width="1" begin="25" end="25" resetval="0" description="Enhancement to prevent interoperability issue in case of incorrect LFPS handshake by the remote link." range="" rwaccess="RW">
      <bitenum value="0" id="default" token="U1U2EXITFAIL_TO_RECOV_0" description="LTSSM goes to SS Inactive when U1/U2 LFPS handshake fails (default)"/>
      <bitenum value="1" id="enhanced" token="U1U2EXITFAIL_TO_RECOV_1" description="LTSSM goes to Recovery when U1/U2 LFPS handshake fails, and to SS.Inactive only if recovery fails."/>
    </bitfield>
    <bitfield id="REQUEST_P1P2P3" width="1" begin="24" end="24" resetval="0" description="Control the systematic request of P1/P2/P3 for U1/U2/U3" range="" rwaccess="RW">
      <bitenum value="0" id="none" token="REQUEST_P1P2P3_0" description="No P1/P2/P3 change request upon immediate Ux exit (remotely or locally initiated)"/>
      <bitenum value="1" id="always" token="REQUEST_P1P2P3_1" description="Always request transition from P0 to P1/P2/P3 on PHY during transition from U0 to U1/U2/U3 on USB."/>
    </bitfield>
    <bitfield id="STARTRXDETU3RXDET" width="1" begin="23" end="23" resetval="0" description="Manual control for periodic Rx detection required in U3 and Rx.Detect, host mode." range="" rwaccess="RW">
      <bitenum value="0" id="noop" token="STARTRXDETU3RXDET_0_w" description="No action"/>
      <bitenum value="1" id="detect" token="STARTRXDETU3RXDET_1_w" description="Trigger immediate Rx detection on transmitter."/>
    </bitfield>
    <bitfield id="DISRXDETU3RXDET" width="1" begin="22" end="22" resetval="0" description="Disable the HW-scheduled periodic Rx detection required in U3 and SS.Disabled, for host mode." range="" rwaccess="RW">
      <bitenum value="0" id="Auto" token="DISRXDETU3RXDET_0" description="Rx detection is HW-scheduled every 12/100 ms when in SS.Disabled / U3 LTSSM state, respectively. This requires the suspend clock to run permanently."/>
      <bitenum value="1" id="Manual" token="DISRXDETU3RXDET_1" description="HW-scheduled Rx detection is disabled, and must be SW-controlled using DoRxDetect."/>
    </bitfield>
    <bitfield id="P1P2P3DELAY" width="3" begin="21" end="19" resetval="0x0" description="If DelayP0toP1P2P3=1, delays the transition to P1/P2/P3 when entering U1/U2/U3 until P1P2P3Delay*8b10b errors occur, or RxValid=0 on PIPE." range="" rwaccess="RW"/>
    <bitfield id="DELAYP0TOP1P2P3" width="1" begin="18" end="18" resetval="1" description="Delay PHY change from P0 to P1/P2/P3 when link state changes from U0 to U1/U2/U3, respectively." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DELAYP0TOP1P2P3_0" description="When entering U1/U2/U3, transition to P1/P2/P3 without checking RxElecIlde, RxValid on PIPE."/>
      <bitenum value="1" id="en" token="DELAYP0TOP1P2P3_1" description="When entering U1/U2/U3, delay the transition to P1/P2/P3 until RxElecIlde=1, RxValid=0 on PIPE"/>
    </bitfield>
    <bitfield id="SUSPENDENABLE" width="1" begin="17" end="17" resetval="0" description="Suspend Enable for USB3.0 SS PHY. Set to 1 only after core initialization is complete." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDENABLE_0" description="USB3.0 PHY not placed in Suspend mode"/>
      <bitenum value="1" id="1" token="SUSPENDENABLE_1" description="USB 3.0 PHY enters Suspend mode when conditions are valid."/>
    </bitfield>
    <bitfield id="DATWIDTH" width="2" begin="16" end="15" resetval="0x0" description="PIPE Data Width (input from phy: refer to PIPE standard) Field updated to the input's value immediately after reset." range="" rwaccess="R">
      <bitenum value="2" id="8" token="DATWIDTH_2_r" description="PIPE data is 8 bit @500 MHz"/>
      <bitenum value="1" id="16" token="DATWIDTH_1_r" description="PIPE data is 16 bit @250 MHz"/>
      <bitenum value="0" id="32" token="DATWIDTH_0_r" description="PIPE data is 32 bit @125 MHz"/>
    </bitfield>
    <bitfield id="ABORTRXDETINU2" width="1" begin="14" end="14" resetval="0" description="Abort Rx Detect in U2. For Downstream port only." range="" rwaccess="RW">
      <bitenum value="0" id="no_abort" token="ABORTRXDETINU2_0" description="Receiver detection not aborted"/>
      <bitenum value="1" id="abort" token="ABORTRXDETINU2_1" description="When in U2, receiver detection will be aborted if U2 exit LFPS is received."/>
    </bitfield>
    <bitfield id="SKIPRXDET" width="1" begin="13" end="13" resetval="0" description="Skip Rx Detect. When set, the core skips Rx Detection if PIPE signal 'RxElecIdle' is low. Skip is defined as waiting for the appropriate timeout, then repeating the operation." range="" rwaccess="RW"/>
    <bitfield id="LFPSP0ALGN" width="1" begin="12" end="12" resetval="0" description="LFPS P0 Align. When set to 1: - The core deasserts LFPS transmission on the clock edge that it requests PHY power state 0 when exiting U1, U2, or U3 low power states. Otherwise, LFPS transmission is asserted one clock earlier. - The core requests symbol transmission two pipe_rx_pclks periods after the PHY asserts PhyStatus as a result of the PHY switching from P1 or P2 state to P0 state." range="" rwaccess="RW">
      <bitenum value="0" id="def" token="LFPSP0ALGN_0" description="Default"/>
      <bitenum value="1" id="align" token="LFPSP0ALGN_1" description="DO NOT USE"/>
    </bitfield>
    <bitfield id="P3P2TRANOK" width="1" begin="11" end="11" resetval="0" description="P3-to-P2 Transitions OK" range="" rwaccess="RW">
      <bitenum value="0" id="notset" token="P3P2TRANOK_0" description="P0 is always entered as an intermediate state during transitions between P2 and P3, as defined in the PIPE specification."/>
      <bitenum value="1" id="set" token="P3P2TRANOK_1" description="Core transitions directly from PHY power state P2 to P3 or from state P3 to P2. Illegal as per PIPE, use only if PHY cannot do LFPS in P3."/>
    </bitfield>
    <bitfield id="P3EXSIGP2" width="1" begin="10" end="10" resetval="0" description="PHY power state behaviour upon U3 exit handshake." range="" rwaccess="RW">
      <bitenum value="0" id="default" token="P3EXSIGP2_0" description="Default behaviour"/>
      <bitenum value="1" id="p2" token="P3EXSIGP2_1" description="Go to P2 before attempting a U3 exit handshake."/>
    </bitfield>
    <bitfield id="LFPSFILT" width="1" begin="9" end="9" resetval="0" description="LFPS Filter. When set, filter LFPS reception with PIPE 'RxValid' signal in PHY power state P0, that is, ignore LFPS reception from the PHY unless both PIPE signals 'RxElecIdle' and 'RxValid' are deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TXSWING" width="1" begin="6" end="6" resetval="0" description="Tx Swing (output to PHY: refer to PIPE standard)" range="" rwaccess="RW"/>
    <bitfield id="TXMARGIN" width="3" begin="5" end="3" resetval="0x0" description="Tx Margin[2:0] (output to PHY: refer to PIPE standard)" range="" rwaccess="RW"/>
    <bitfield id="TXDEEMPHASIS" width="2" begin="2" end="1" resetval="0x1" description="Tx Deemphasis (output to PHY: refer to PIPE standard) The value driven to the PHY is controlled by the LTSSM during USB3 Compliance mode." range="" rwaccess="RW"/>
    <bitfield id="ELASTICBUFFERMODE" width="1" begin="0" end="0" resetval="0" description="Elastic Buffer Mode (output to PHY: refer to PIPE standard)" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ0" acronym="USBOTGSS_GTXFIFOSIZ0" offset="0xC300" width="32" description="Global Transmit FIFO Size 0: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0000" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0042" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ1" acronym="USBOTGSS_GTXFIFOSIZ1" offset="0xC304" width="32" description="Global Transmit FIFO Size 1: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0042" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0184" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ2" acronym="USBOTGSS_GTXFIFOSIZ2" offset="0xC308" width="32" description="Global Transmit FIFO Size 2: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x01C6" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0184" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ3" acronym="USBOTGSS_GTXFIFOSIZ3" offset="0xC30C" width="32" description="Global Transmit FIFO Size 3: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x034A" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0184" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ4" acronym="USBOTGSS_GTXFIFOSIZ4" offset="0xC310" width="32" description="Global Transmit FIFO Size 4: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x04CE" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0184" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ5" acronym="USBOTGSS_GTXFIFOSIZ5" offset="0xC314" width="32" description="Global Transmit FIFO Size 5: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0652" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ6" acronym="USBOTGSS_GTXFIFOSIZ6" offset="0xC318" width="32" description="Global Transmit FIFO Size 6: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0665" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ7" acronym="USBOTGSS_GTXFIFOSIZ7" offset="0xC31C" width="32" description="Global Transmit FIFO Size 7: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0678" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ8" acronym="USBOTGSS_GTXFIFOSIZ8" offset="0xC320" width="32" description="Global Transmit FIFO Size 8: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x068B" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ9" acronym="USBOTGSS_GTXFIFOSIZ9" offset="0xC324" width="32" description="Global Transmit FIFO Size 9: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x069E" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ10" acronym="USBOTGSS_GTXFIFOSIZ10" offset="0xC328" width="32" description="Global Transmit FIFO Size 10: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x06B1" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ11" acronym="USBOTGSS_GTXFIFOSIZ11" offset="0xC32C" width="32" description="Global Transmit FIFO Size 11: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x06C4" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ12" acronym="USBOTGSS_GTXFIFOSIZ12" offset="0xC330" width="32" description="Global Transmit FIFO Size 12: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x06D7" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ13" acronym="USBOTGSS_GTXFIFOSIZ13" offset="0xC334" width="32" description="Global Transmit FIFO Size 13: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x06EA" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ14" acronym="USBOTGSS_GTXFIFOSIZ14" offset="0xC338" width="32" description="Global Transmit FIFO Size 14: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x06FD" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GTXFIFOSIZ15" acronym="USBOTGSS_GTXFIFOSIZ15" offset="0xC33C" width="32" description="Global Transmit FIFO Size 15: FIFO mapping in RAM1, from staddr to (staddr+dep-1)">
    <bitfield id="TXFSTADDR" width="16" begin="31" end="16" resetval="0x0710" description="Transmit FIFO RAM start address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="Minimum_(RAM1_base)" token="TXFSTADDR_0" description="Minimum (RAM1 base)"/>
      <bitenum value="1888" id="Maximum_(up_to_RAM1_depth_-_32)" token="TXFSTADDR_1888" description="Maximum (up to RAM1 depth - 32)"/>
    </bitfield>
    <bitfield id="TXFDEP" width="16" begin="15" end="0" resetval="0x0013" description="Transmit FIFO depth, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="1920" id="Maximum_depth_(the_whole_buffer)" token="TXFDEP_1920" description="Maximum depth (the whole buffer)"/>
      <bitenum value="32" id="Minimum_depth" token="TXFDEP_32" description="Minimum depth"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GRXFIFOSIZ0" acronym="USBOTGSS_GRXFIFOSIZ0" offset="0xC380" width="32" description="Global Receive FIFO Size 0: FIFO mapping in RAM0, from staddr to (staddr+dep-1)">
    <bitfield id="RXFSTADDR" width="16" begin="31" end="16" resetval="0x071E" description="Receive FIFO RAM Start Address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="min" token="RXFSTADDR_0" description="Minimum (RAM0 base)"/>
      <bitenum value="962" id="max" token="RXFSTADDR_962" description="Maximum (base of descriptor cache in RAM0 - 32)"/>
    </bitfield>
    <bitfield id="RXFDEP" width="16" begin="15" end="0" resetval="0x0185" description="Receive FIFO Depth, in 64-bit RAM words" range="" rwaccess="RW">
      <bitenum value="32" id="min" token="RXFDEP_32" description="Minimum depth"/>
      <bitenum value="994" id="max" token="RXFDEP_994" description="Maximum depth (the whole buffer)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GRXFIFOSIZ1" acronym="USBOTGSS_GRXFIFOSIZ1" offset="0xC384" width="32" description="Global receive FIFO size 1: FIFO mapping in RAM0, from staddr to (staddr+dep-1)">
    <bitfield id="RXFSTADDR" width="16" begin="31" end="16" resetval="0x08A3" description="Receive FIFO RAM Start Address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="min" token="RXFSTADDR_0" description="Minimum (RAM0 base)"/>
      <bitenum value="962" id="max" token="RXFSTADDR_962" description="Maximum (base of descriptor cache in RAM0 - 32)"/>
    </bitfield>
    <bitfield id="RXFDEP" width="16" begin="15" end="0" resetval="0x0000" description="Receive FIFO Depth, in 64-bit RAM words" range="" rwaccess="RW">
      <bitenum value="32" id="min" token="RXFDEP_32" description="Minimum depth"/>
      <bitenum value="994" id="max" token="RXFDEP_994" description="Maximum depth (the whole buffer)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GRXFIFOSIZ2" acronym="USBOTGSS_GRXFIFOSIZ2" offset="0xC388" width="32" description="Global receive FIFO size 2: FIFO mapping in RAM0, from staddr to (staddr+dep-1)">
    <bitfield id="RXFSTADDR" width="16" begin="31" end="16" resetval="0x08A3" description="Receive FIFO RAM Start Address, in 64-bit RAM words." range="" rwaccess="RW">
      <bitenum value="0" id="min" token="RXFSTADDR_0" description="Minimum (RAM0 base)"/>
      <bitenum value="962" id="max" token="RXFSTADDR_962" description="Maximum (base of descriptor cache in RAM0 - 32)"/>
    </bitfield>
    <bitfield id="RXFDEP" width="16" begin="15" end="0" resetval="0x0000" description="Receive FIFO Depth, in 64-bit RAM words" range="" rwaccess="RW">
      <bitenum value="32" id="min" token="RXFDEP_32" description="Minimum depth"/>
      <bitenum value="994" id="max" token="RXFDEP_994" description="Maximum depth (the whole buffer)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_GEVNTADRLO" acronym="USBOTGSS_GEVNTADRLO" offset="0xC400" width="32" description="Global event address: Lower 32 bits of start address of the external memory for the event buffer. During operation, hardware does not update this address.">
    <bitfield id="EVNTADRLO" width="32" begin="31" end="0" resetval="0x0000 0000" description="EVNTADR[31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GEVNTADRHI" acronym="USBOTGSS_GEVNTADRHI" offset="0xC404" width="32" description="Global event address: Upper 32 bits of start address of the external memory for the event buffer. During operation, hardware does not update this address.">
    <bitfield id="EVNTADRHI" width="32" begin="31" end="0" resetval="0x0000 0000" description="EVNTADR[64:32]" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GEVNTSIZ" acronym="USBOTGSS_GEVNTSIZ" offset="0xC408" width="32" description="Global event buffer size">
    <bitfield id="EVNTINTRPTMASK" width="1" begin="31" end="31" resetval="0" description="Event interrupt mask Prevents the interrupt from being generated when set to 1 The events are queued wven when the mask is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENTSIZ" width="16" begin="15" end="0" resetval="0x0000" description="Event buffer size Size of the event buffer in bytes; must be a multiple of 4. Programmed by software once during initialization." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GEVNTCOUNT" acronym="USBOTGSS_GEVNTCOUNT" offset="0xC40C" width="32" description="Global event buffer count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVNTCOUNT" width="16" begin="15" end="0" resetval="0x0000" description="Event count When read, returns the number of valid events in the event buffer in bytes When written, hardware decrements the count by the value written. The interrupt remains active while count is not 0." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS8" acronym="USBOTGSS_GHWPARAMS8" offset="0xC600" width="32" description="Global hardware parameters 8">
    <bitfield id="DWC_USB3_DCACHE_DEPTH_INFO" width="32" begin="31" end="0" resetval="0x0000 071E" description="Depth of data cache, in 64-bit words (fixed). The cache occupies RAM0 from word 0 to DCACHE_DEPTH_INFO-1: Rx FIFOs shall be mapped from word DCACHE_DEPTH_INFO to RAM0_DEPTH-1." range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_GHWPARAMS9" acronym="USBOTGSS_GHWPARAMS9" offset="0xC604" width="32" description="Global hardware parameters 9">
    <bitfield id="GHWPARAMS9" width="32" begin="31" end="0" resetval="0x0000 0000" description="NOT USED" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_DCFG" acronym="USBOTGSS_DCFG" offset="0xC700" width="32" description="Device configuration: Configures the core in device mode after power-on or after certain control commands or enumeration. Does not change after initial programming.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="IGNORESTREAMPP" width="1" begin="23" end="23" resetval="0" description="Ignore Packet-Pending for Stream management. From stream-capable bulk endpoints only." range="" rwaccess="RW">
      <bitenum value="0" id="nochange" token="IGNORESTREAMPP_0" description="When Data Packet is received with PP=0 (OUT EP) or ACK is received with NumP=0 and PP=0 (IN EP), search another stream (CStream) to initiate to the host. This is non-optimal a) When host sets PP=0 even though it has not finished with the stream, and b) if the EP is configured with one transfer resource i.e. can't initiate another stream."/>
      <bitenum value="1" id="ignore" token="IGNORESTREAMPP_1" description="PP is ignored for stream selection, no another stream is searched when DP is received with (PP=0) or ACK with (NumP=0, PP=0), to enhance performance if system bus bandwidth is low or host responds to ERDY quickly."/>
    </bitfield>
    <bitfield id="LPMCAP" width="1" begin="22" end="22" resetval="0" description="Link Power Management (LPM) Capability." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="LPMCAP_0" description="not LPM capable: device cannot respond to LPM transactions."/>
      <bitenum value="1" id="yes" token="LPMCAP_1" description="LPM capable: device shall respond to LPM transactions."/>
    </bitfield>
    <bitfield id="NUMP" width="5" begin="21" end="17" resetval="0x04" description="Number of Receive Buffers. Indicates number of receive buffers to be reported in ACK TP. Value based on RxFIFO size, buffer sizes programmed in descriptors, and system latency." range="" rwaccess="RW"/>
    <bitfield id="INTRNUM" width="5" begin="16" end="12" resetval="0x00" description="Interrupt Number. Interrupt/EventQ number on which non-endpoint-specific device related interrupts (see DEVT) are generated." range="" rwaccess="RW"/>
    <bitfield id="PERFRINT" width="2" begin="11" end="10" resetval="0x2" description="Periodic Frame Interrupt. Time within a (micro)frame when the application must be notified using the End Of Periodic Frame Interrupt, which can be used to determine if all the periodic (isochronous, interrupt) traffic for that (micro)frame is complete." range="" rwaccess="RW">
      <bitenum value="0" id="80" token="PERFRINT_0" description="80% of the (micro)frame interval"/>
      <bitenum value="1" id="85" token="PERFRINT_1" description="85% of the (micro)frame interval"/>
      <bitenum value="3" id="95" token="PERFRINT_3" description="95% of the (micro)frame interval"/>
      <bitenum value="2" id="90" token="PERFRINT_2" description="90% of the (micro)frame interval"/>
    </bitfield>
    <bitfield id="DEVADDR" width="7" begin="9" end="3" resetval="0x00" description="Device Address. Configure upon set-address USB command, clear to 0 upon USB reset." range="" rwaccess="RW">
      <bitenum value="0" id="def" token="DEVADDR_0" description="Default address for unenumerated device."/>
    </bitfield>
    <bitfield id="DEVSPD" width="3" begin="2" end="0" resetval="0x0" description="Device Speed: USB speed at which the core should connect. Actual bus speed is determined only after chirp completion, based on the speed of the attached USB host." range="" rwaccess="RW">
      <bitenum value="0" id="hs" token="DEVSPD_0" description="High Speed (HS): 480 Mbit/s"/>
      <bitenum value="1" id="fs" token="DEVSPD_1" description="Full Speed (FS): 12 Mbit/s"/>
      <bitenum value="3" id="fs_serial" token="DEVSPD_3" description="Full Speed (FS): 12 Mbit/s on serial PHY: NOT SUPPORTED"/>
      <bitenum value="4" id="ss" token="DEVSPD_4" description="Super Speed (SS): 5 Gbit/s"/>
      <bitenum value="2" id="ls_serial" token="DEVSPD_2" description="Low Speed (LS): 1.5 Mbit/s on serial PHY: NOT SUPPORTED"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DCTL" acronym="USBOTGSS_DCTL" offset="0xC704" width="32" description="Device control">
    <bitfield id="RUNSTOP" width="1" begin="31" end="31" resetval="0" description="Run/Stop" range="" rwaccess="RW">
      <bitenum value="0" id="stop" token="RUNSTOP_0" description="Stop USB device controller operation and signal disconnect to attached host. Clear only after all active transfers have been removed. For USB 3.0 disconnection, proceed by changing the target state to RX_DET. [22] DEVCTRLHLT is set once disconect is complete and core is idle."/>
      <bitenum value="1" id="start" token="RUNSTOP_1" description="Start USB device controller operation, after programming the device CSR. Controller will not signal connect to the attached host until the bit is set."/>
    </bitfield>
    <bitfield id="CSFTRST" width="1" begin="30" end="30" resetval="0" description="Core Soft Reset. Auto-cleared. The reset has the following effect: - Interrupts are cleared. - Registers are cleared except: USBOTGSS_GSTS, USBOTGSS_GSNPSID, USBOTGSS_GGPIO, USBOTGSS_GUID, USBOTGSS_GUSB2PHYCFG, USBOTGSS_GUSB3PIPECTL, USBOTGSS_DCFG, USBOTGSS_DCTL, USBOTGSS_DEVTEN, USBOTGSS_DSTS. TxFIFOs and RxFIFO are flushed. - State machines are reset to the idle state, except the device slave. - Transactions on the device bus Master are terminated after completion. - Transactions on the USB are terminated immediately." range="" rwaccess="RW">
      <bitenum value="1" id="reset" token="CSFTRST_1_w" description="Start reset (self-clearing)"/>
      <bitenum value="1" id="active" token="CSFTRST_1_r" description="Reset ongoing"/>
      <bitenum value="0" id="idle" token="CSFTRST_0_r" description="No ongoing reset, reset complete."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HIRDTHRES_4" width="1" begin="28" end="28" resetval="0" description="Host Initiated Resume Duration (HIRD) Threshold, MSbit: See HIRDTHRES_TIME" range="" rwaccess="RW"/>
    <bitfield id="HIRDTHRES_TIME" width="4" begin="27" end="24" resetval="0x0" description="Host Initiated Resume Duration (HIRD) Threshold, LSBits = timeout value. utmi_l1_suspend_n is asserted in L1 when : (HIRD value &amp;amp;gt;= HIRDTHRES_TIME) and (HIRDTHRES_4=1) utmi_sleep_n is asserted in L1 when : (HIRD value &amp;amp;lt; HIRDTHRES_TIME) or (HIRDTHRES_4=0)" range="" rwaccess="RW">
      <bitenum value="6" id="6" token="HIRDTHRES_TIME_6" description="510 us"/>
      <bitenum value="1" id="1" token="HIRDTHRES_TIME_1" description="135 us"/>
      <bitenum value="10" id="10" token="HIRDTHRES_TIME_10" description="810 us"/>
      <bitenum value="7" id="7" token="HIRDTHRES_TIME_7" description="585 us"/>
      <bitenum value="0" id="0" token="HIRDTHRES_TIME_0" description="60 us"/>
      <bitenum value="2" id="2" token="HIRDTHRES_TIME_2" description="210 us"/>
      <bitenum value="8" id="8" token="HIRDTHRES_TIME_8" description="660 us"/>
      <bitenum value="9" id="9" token="HIRDTHRES_TIME_9" description="735 us"/>
      <bitenum value="11" id="11" token="HIRDTHRES_TIME_11" description="885 us"/>
      <bitenum value="4" id="4" token="HIRDTHRES_TIME_4" description="360 us"/>
      <bitenum value="5" id="5" token="HIRDTHRES_TIME_5" description="435 us"/>
      <bitenum value="12" id="12" token="HIRDTHRES_TIME_12" description="960 us (maximum: higher values are invalid)"/>
      <bitenum value="3" id="3" token="HIRDTHRES_TIME_3" description="285 us"/>
    </bitfield>
    <bitfield id="APPL1RES" width="1" begin="23" end="23" resetval="0" description="LPM Response Programmed by Application: Handshake response made to LPM token. Note that if USBOTGSS_DCFG[22] LPMCAP = 0, the response is always timeout (no response)." range="" rwaccess="RW">
      <bitenum value="0" id="can_nyet" token="APPL1RES_0" description="NYET handshake to correct LPM transaction if data is pending in Tx FIFO or if OUT (Rx) endpoints are in flow controlled state."/>
      <bitenum value="1" id="ack" token="APPL1RES_1" description="Core shall ACK correct LPM transaction regardless of Tx FIFO status and OUT (Rx) endpoint flow control."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="KEEPCONNECT" width="1" begin="19" end="19" resetval="0" description="Used for Save-and-Restore operation. DO NOT USE, SAR NOT IMPLEMENTED" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="KEEPCONNECT_0" description=""/>
      <bitenum value="1" id="keep" token="KEEPCONNECT_1" description="Prevents device disconnection when RUNSTOP is cleared to 0. Enables the 'Hibernation Request Event' when the link goes to U3/L2. Prevents LTSSM from automatically going to U0/L0 when host requests resume from U3/L2."/>
    </bitfield>
    <bitfield id="L1HIBERNATIONEN" width="1" begin="18" end="18" resetval="0" description="DO NOT USE, SAR NOT IMPLEMENTED" range="" rwaccess="RW"/>
    <bitfield id="CRS" width="1" begin="17" end="17" resetval="0" description="Controller Restore State. DO NOT USE, SAR NOT IMPLEMENTED" range="" rwaccess="RW">
      <bitenum value="0" id="restore" token="CRS_0_w" description="Initiate restore process, sets[25] RSS to 1"/>
      <bitenum value="1" id="noaction" token="CRS_1_w" description=""/>
    </bitfield>
    <bitfield id="CSS" width="1" begin="16" end="16" resetval="0" description="Controller Save State. DO NOT USE, SAR NOT IMPLEMENTED" range="" rwaccess="RW">
      <bitenum value="0" id="save" token="CSS_0_w" description="Initiate save process, sets[24] SSS to 1"/>
      <bitenum value="1" id="noaction" token="CSS_1_w" description=""/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INITU2ENA" width="1" begin="12" end="12" resetval="0" description="Initiate U2 Enable. Cleared to 0 by USB reset." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="INITU2ENA_0" description="May not initiate U2"/>
      <bitenum value="1" id="newEnum2" token="INITU2ENA_1" description="May initiate U2"/>
    </bitfield>
    <bitfield id="ACCEPTU2ENA" width="1" begin="11" end="11" resetval="0" description="Accept U2 Enable. Cleared to 0 by USB reset." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="ACCEPTU2ENA_0" description="Reject U2 except when Force_LinkPM_Accept bit is set"/>
      <bitenum value="1" id="yes" token="ACCEPTU2ENA_1" description="Accept transition to U2 state if nothing is pending on the application side"/>
    </bitfield>
    <bitfield id="INITU1ENA" width="1" begin="10" end="10" resetval="0" description="Initiate U1 Enable. Cleared to 0 by USB reset." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="INITU1ENA_0" description="May not initiate U1"/>
      <bitenum value="1" id="yes" token="INITU1ENA_1" description="May initiate U1"/>
    </bitfield>
    <bitfield id="ACCEPTU1ENA" width="1" begin="9" end="9" resetval="0" description="Accept U1 Enable. Cleared to 0 by USB reset." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="ACCEPTU1ENA_0" description="Reject U1 except when Force_LinkPM_Accept bit is set"/>
      <bitenum value="1" id="yes" token="ACCEPTU1ENA_1" description="Accept transition to U1 state if nothing is pending on the application side."/>
    </bitfield>
    <bitfield id="ULSTCHNGREQ" width="4" begin="8" end="5" resetval="0x0" description="USB/Link State Change Request. A new request is indicated by a change of value. To issue the same request back-to-back, a 0 shall be written between the two requests. State change request result is reflected inUSBOTGSS_DSTS." range="" rwaccess="RW">
      <bitenum value="6" id="inact" token="ULSTCHNGREQ_6" description="SS: SS.Inactive"/>
      <bitenum value="8" id="rec" token="ULSTCHNGREQ_8" description="SS: Recovery HS/FS/LS: Remote wakeup request. Issue only when device is in early suspend or suspend state"/>
      <bitenum value="5" id="rxdet" token="ULSTCHNGREQ_5" description="SS: Rx.Detect"/>
      <bitenum value="10" id="comp" token="ULSTCHNGREQ_10" description="SS: Compliance"/>
      <bitenum value="11" id="loop" token="ULSTCHNGREQ_11" description="SS: Loopback"/>
      <bitenum value="0" id="noop" token="ULSTCHNGREQ_0" description="No action"/>
      <bitenum value="4" id="dis" token="ULSTCHNGREQ_4" description="SS: SS.Disabled"/>
    </bitfield>
    <bitfield id="TSTCTL" width="4" begin="4" end="1" resetval="0x0" description="Test Control" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="TSTCTL_1" description="Test_J mode"/>
      <bitenum value="0" id="0" token="TSTCTL_0" description="Test mode disabled"/>
      <bitenum value="2" id="2" token="TSTCTL_2" description="Test_K mode"/>
      <bitenum value="4" id="4" token="TSTCTL_4" description="Test_Packet mode"/>
      <bitenum value="5" id="5" token="TSTCTL_5" description="Tes_Force_Enable mode"/>
      <bitenum value="3" id="3" token="TSTCTL_3" description="Test_SE0_NAK mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_DEVTEN" acronym="USBOTGSS_DEVTEN" offset="0xC708" width="32" description="Device event enable: Enables the generation of device-specific events (see USBOTGSS_DEVT).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="INACTTIMEOUTRCVEDEN" width="1" begin="13" end="13" resetval="0" description="U2 Inactive Timeout Received Event Enable" range="" rwaccess="RW"/>
    <bitfield id="VNDRDEVTSTRCVEDEN" width="1" begin="12" end="12" resetval="0" description="Vendor Device Test Received event Enable" range="" rwaccess="RW"/>
    <bitfield id="EVNTOVERFLOWEN" width="1" begin="11" end="11" resetval="0" description="Event Overflow event Enable" range="" rwaccess="RW"/>
    <bitfield id="CMDCMPLTEN" width="1" begin="10" end="10" resetval="0" description="Command Complete event Enable" range="" rwaccess="RW"/>
    <bitfield id="ERRTICERREN" width="1" begin="9" end="9" resetval="0" description="Erratic Error event Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFEN" width="1" begin="7" end="7" resetval="0" description="Start of (micro)Frame event Enable. For debug only." range="" rwaccess="RW"/>
    <bitfield id="EOPFEN" width="1" begin="6" end="6" resetval="0" description="End of Periodic Frame event Enable. For debug only." range="" rwaccess="RW"/>
    <bitfield id="HIBERNATIONREQEVTEN" width="1" begin="5" end="5" resetval="0" description="Hibernation Request Event Enable. DO NOT USE, HIBERNATION NOT IMPLEMENTED" range="" rwaccess="RW"/>
    <bitfield id="WKUPEVTEN" width="1" begin="4" end="4" resetval="0" description="Resume/Remote Wakeup Detected Event Enable." range="" rwaccess="RW"/>
    <bitfield id="ULSTCNGEN" width="1" begin="3" end="3" resetval="0" description="USB/Link State Change event Enable" range="" rwaccess="RW"/>
    <bitfield id="CONNECTDONEEN" width="1" begin="2" end="2" resetval="0" description="Connection Done event Enable" range="" rwaccess="RW"/>
    <bitfield id="USBRSTEN" width="1" begin="1" end="1" resetval="0" description="USB Reset Enable" range="" rwaccess="RW"/>
    <bitfield id="DISCONNEVTEN" width="1" begin="0" end="0" resetval="0" description="Disconnct Event Enable" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DSTS" acronym="USBOTGSS_DSTS" offset="0xC70C" width="32" description="Device status">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCNRD" width="1" begin="29" end="29" resetval="0" description="Device Controller Not Ready" range="" rwaccess="R">
      <bitenum value="1" id="wait" token="DCNRD_1_r" description="Core is completing the state transitions after hibernation exit. Wait before processing USBLNKST"/>
      <bitenum value="0" id="rdy" token="DCNRD_0_r" description="Core is ready."/>
    </bitfield>
    <bitfield id="SRE" width="1" begin="28" end="28" resetval="0" description="Save/Restore Error. NOT SUPPORTED." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSS" width="1" begin="25" end="25" resetval="0" description="Restore State Status, triggered by writing 1 to RSS" range="" rwaccess="R">
      <bitenum value="1" id="restoring" token="RSS_1_r" description="Restore is ongoing"/>
      <bitenum value="0" id="idle" token="RSS_0_r" description="Restore is complete / inactive"/>
    </bitfield>
    <bitfield id="SSS" width="1" begin="24" end="24" resetval="0" description="Save State Status, triggered by writing 1 to CSS" range="" rwaccess="R">
      <bitenum value="1" id="saving" token="SSS_1_r" description="Save is ongoing"/>
      <bitenum value="0" id="idle" token="SSS_0_r" description="Save is complete / inactive"/>
    </bitfield>
    <bitfield id="COREIDLE" width="1" begin="23" end="23" resetval="1" description="Core Idle status. asserted when all RxFIFO data transferred to system memory, all completed descriptors are written, and all Event Counts are zero. Changes after reset, so that reset value may not match first readout." range="" rwaccess="R">
      <bitenum value="1" id="idle" token="COREIDLE_1_r" description="core is idle"/>
      <bitenum value="0" id="active" token="COREIDLE_0_r" description="core has unfinished activities"/>
    </bitfield>
    <bitfield id="DEVCTRLHLT" width="1" begin="22" end="22" resetval="0" description="Device Controller Halted. Cleared (0) when theUSBOTGSS_DCTL[31] RUNSTOP is written to 1. Set (1) after USBOTGSS_DCTL[31] RUNSTOP has been written to 0, core is idle and disconnect process is complete. When DEVCTRLHLT =1, no Device events are generated." range="" rwaccess="R"/>
    <bitfield id="USBLNKST" width="4" begin="21" end="18" resetval="0x4" description="USB/Link State. Encoding depends on the connection speed (SS or HS/FS/LS)" range="" rwaccess="R">
      <bitenum value="3" id="3" token="USBLNKST_3_r" description="SS: LTSSM = U3 HS/FS/LS: Suspend state"/>
      <bitenum value="14" id="14" token="USBLNKST_14_r" description="HS/FS/LS: Reset"/>
      <bitenum value="4" id="4" token="USBLNKST_4_r" description="SS: LTSSM = SS_DIS HS/FS/LS: Disconnected state (default)"/>
      <bitenum value="11" id="11" token="USBLNKST_11_r" description="SS: LTSSM = LPBK"/>
      <bitenum value="15" id="15" token="USBLNKST_15_r" description="SS: LTSSM = Reset/Resume. USB resume or reset received from the host while in suspend. Write RECOV=8 to[8:5] ULSTCHNGREQ field to acknowledge it. HS/FS/LS: Resume"/>
      <bitenum value="2" id="2" token="USBLNKST_2_r" description="SS: LTSSM = U2 HS/FS/LS: Sleep state"/>
      <bitenum value="0" id="0" token="USBLNKST_0_r" description="SS: LTSSM = U0 HS/FS/LS: On state"/>
      <bitenum value="10" id="10" token="USBLNKST_10_r" description="SS: LTSSM = CMPLY"/>
      <bitenum value="6" id="6" token="USBLNKST_6_r" description="SS: LTSSM = SS_INACT"/>
      <bitenum value="1" id="1" token="USBLNKST_1_r" description="SS: LTSSM = U1"/>
      <bitenum value="8" id="8" token="USBLNKST_8_r" description="SS: LTSSM = RECOV"/>
      <bitenum value="7" id="7" token="USBLNKST_7_r" description="SS: LTSSM = POLL"/>
      <bitenum value="9" id="9" token="USBLNKST_9_r" description="SS: LTSSM = HRESET"/>
      <bitenum value="5" id="5" token="USBLNKST_5_r" description="SS: LTSSM = RX_DET HS/FS/LS: Early Suspend state"/>
    </bitfield>
    <bitfield id="RXFIFOEMPTY" width="1" begin="17" end="17" resetval="1" description="Rx FIFO Empty" range="" rwaccess="R">
      <bitenum value="1" id="empty" token="RXFIFOEMPTY_1_r" description="Rx FIFO is empty"/>
      <bitenum value="0" id="notempty" token="RXFIFOEMPTY_0_r" description="Rx FIFO is not empty"/>
    </bitfield>
    <bitfield id="SOFFN" width="14" begin="16" end="3" resetval="0x0000" description="received Start Of Frame's Frame Number" range="" rwaccess="R"/>
    <bitfield id="CONNECTSPD" width="3" begin="2" end="0" resetval="0x4" description="Connection Speed. USB speed at which the device has come up after speed detection through a chirp sequence." range="" rwaccess="R">
      <bitenum value="3" id="fs_serial" token="CONNECTSPD_3_r" description="Full Speed (FS): 12 Mbit/s on serial PHY: NOT SUPPORTED"/>
      <bitenum value="2" id="ls_serial" token="CONNECTSPD_2_r" description="Low Speed (LS): 1.5 Mbit/s on serial PHY: NOT SUPPORTED"/>
      <bitenum value="1" id="fs" token="CONNECTSPD_1_r" description="Full Speed (FS): 12 Mbit/s"/>
      <bitenum value="0" id="hs" token="CONNECTSPD_0_r" description="High Speed (HS): 480 Mbit/s"/>
      <bitenum value="4" id="ss" token="CONNECTSPD_4_r" description="Super Speed (SS): 5 Gbit/s"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DGCMDPAR" acronym="USBOTGSS_DGCMDPAR" offset="0xC710" width="32" description="Device generic command parameter: To be programmed before or along with the device command itself.">
    <bitfield id="PARAMETER" width="32" begin="31" end="0" resetval="0x0000 0000" description="Parameter of the command; command-dependent." range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DGCMD" acronym="USBOTGSS_DGCMD" offset="0xC714" width="32" description="Device generic command: Generic command interface to send link management packets and notifications.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CMDSTATUS" width="1" begin="15" end="15" resetval="0" description="Command Status." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="CMDSTATUS_1_r" description="CmdErr: Error while processing the command."/>
      <bitenum value="0" id="none" token="CMDSTATUS_0_r" description="No error"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="start" token="CMDACT_1_w" description="Start generic command execution (self-clearing)"/>
      <bitenum value="1" id="active" token="CMDACT_1_r" description="Command active (ongoing)"/>
      <bitenum value="0" id="idle" token="CMDACT_0_r" description="No ongoing command, command complete."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt numberUSBOTGSS_DCFG[16:12] INTNUM. Reads return 0." range="" rwaccess="W">
      <bitenum value="1" id="ioc" token="CMDIOC_1_w" description="Generic Command Completion event to be issued after executing the command."/>
    </bitfield>
    <bitfield id="CMDTYP" width="8" begin="7" end="0" resetval="0x00" description="Command Type. Reads return 0." range="" rwaccess="W">
      <bitenum value="12" id="12" token="CMDTYP_12_w" description="Set Endpoint NRDY: Makes the core think that the given endpoint is in an NRDY state. If buffers are available in that endpoint, an ERDY is immediately transmitted. Parameter[4:0] = Physical Endpoint Number"/>
      <bitenum value="3" id="3" token="CMDTYP_3_w" description="Transmit Function Wake Device Notification (Notification-only in SuperSpeed) Parameter[7:0] - Interface Number (IntfNum) that caused remote wakeup"/>
      <bitenum value="6" id="6" token="CMDTYP_6_w" description="Transmit Function Host Role Request Device Notification (Notification-only in SuperSpeed) Parameter[1:0] = RSP Phase (Notification Type Specific) is INITIATE (2'b01) or CONFIRM (2'b10)."/>
      <bitenum value="10" id="10" token="CMDTYP_10_w" description="All FIFO Flush. (No parameter)"/>
      <bitenum value="2" id="2" token="CMDTYP_2_w" description="Set Periodic Parameters Parameter[9:0] (SystemExitLatency): Set value programmed by the host through the Set SEL device request, in microseconds. The Set SEL control transfer has 6 bytes of data and contains 4 values; Refer to the USB 3.0 spec, Section 9.4.12. Offset / Name / Meaning: 0 U1SEL Time in us for U1 System Exit Latency 1 U1PEL Time in us for U1 Device to Host Exit Latency 2 U2SEL Time in us for U2 System Exit Latency 4 U2PEL Time in us for U2 Device to Host Exit Latency If the device is enabled for U1 and U2, then the U2PEL should be programmed. If the device is enabled only for U1, then U1PEL should be programmed into this parameter. If the value is greater than 125 us, then the software must program a value of zero into this register."/>
      <bitenum value="1" id="1" token="CMDTYP_1_w" description="Transmit Set Link Function LPM. (Reserved in non-SuperSpeed operations) Parameter[0] = [Force_LinkPM_Accept] (0: De-assert 1: Assert)"/>
      <bitenum value="9" id="9" token="CMDTYP_9_w" description="Selected FIFO Flush Parameter[4:0] = FIFO Number Paramer[5] = TX FIFO (1) or RX FIFO (0)"/>
      <bitenum value="16" id="16" token="CMDTYP_16_w" description="Run device Bus LoopBack Test: Issue this command first, then the Start Transfer command to EP 0 and 1. Configure EP0 as OUT and EP1 as IN. The core reads data from the IN buffers and writes it back to OUT buffers. The IN and OUT must have an equal amount of data buffer. The endpoint 1 Tx-FIFO default value of (512/8)+2 = 66 should be changed to (1024/8)+2 = 130 for loopback mode. Parameter[0] = enable (1) and disable (0) Loopback mode."/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DALEPENA" acronym="USBOTGSS_DALEPENA" offset="0xC720" width="32" description="Device active USB endpoint enable. Set each bit (1) to enable the corresponding endpoint. Bits 0 and 1 are set after USB reset as they enable the control endpoint. All other bits are set according to enumeration, and cleared on a USB reset.">
    <bitfield id="USBACTEP15_IN" width="1" begin="31" end="31" resetval="0" description="USB Activate Endpoint 15 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP15_OUT" width="1" begin="30" end="30" resetval="0" description="USB Activate Endpoint 15 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP14_IN" width="1" begin="29" end="29" resetval="0" description="USB Activate Endpoint 14 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP14_OUT" width="1" begin="28" end="28" resetval="0" description="USB Activate Endpoint 14 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP13_IN" width="1" begin="27" end="27" resetval="0" description="USB Activate Endpoint 13 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP13_OUT" width="1" begin="26" end="26" resetval="0" description="USB Activate Endpoint 13 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP12_IN" width="1" begin="25" end="25" resetval="0" description="USB Activate Endpoint 12 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP12_OUT" width="1" begin="24" end="24" resetval="0" description="USB Activate Endpoint 12 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP11_IN" width="1" begin="23" end="23" resetval="0" description="USB Activate Endpoint 11 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP11_OUT" width="1" begin="22" end="22" resetval="0" description="USB Activate Endpoint 11 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP10_IN" width="1" begin="21" end="21" resetval="0" description="USB Activate Endpoint 10 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP10_OUT" width="1" begin="20" end="20" resetval="0" description="USB Activate Endpoint 10 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP9_IN" width="1" begin="19" end="19" resetval="0" description="USB Activate Endpoint 9 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP9_OUT" width="1" begin="18" end="18" resetval="0" description="USB Activate Endpoint 9 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP8_IN" width="1" begin="17" end="17" resetval="0" description="USB Activate Endpoint 8 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP8_OUT" width="1" begin="16" end="16" resetval="0" description="USB Activate Endpoint 8 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP7_IN" width="1" begin="15" end="15" resetval="0" description="USB Activate Endpoint 7 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP7_OUT" width="1" begin="14" end="14" resetval="0" description="USB Activate Endpoint 7 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP6_IN" width="1" begin="13" end="13" resetval="0" description="USB Activate Endpoint 6 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP6_OUT" width="1" begin="12" end="12" resetval="0" description="USB Activate Endpoint 6 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP5_IN" width="1" begin="11" end="11" resetval="0" description="USB Activate Endpoint 5 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP5_OUT" width="1" begin="10" end="10" resetval="0" description="USB Activate Endpoint 5 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP4_IN" width="1" begin="9" end="9" resetval="0" description="USB Activate Endpoint 4 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP4_OUT" width="1" begin="8" end="8" resetval="0" description="USB Activate Endpoint 4 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP3_IN" width="1" begin="7" end="7" resetval="0" description="USB Activate Endpoint 3 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP3_OUT" width="1" begin="6" end="6" resetval="0" description="USB Activate Endpoint 3 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP2_IN" width="1" begin="5" end="5" resetval="0" description="USB Activate Endpoint 2 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP2_OUT" width="1" begin="4" end="4" resetval="0" description="USB Activate Endpoint 2 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP1_IN" width="1" begin="3" end="3" resetval="0" description="USB Activate Endpoint 1 IN" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP1_OUT" width="1" begin="2" end="2" resetval="0" description="USB Activate Endpoint 1 OUT" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP0_IN" width="1" begin="1" end="1" resetval="0" description="USB Activate Endpoint 0 IN (control)" range="" rwaccess="RW"/>
    <bitfield id="USBACTEP0_OUT" width="1" begin="0" end="0" resetval="0" description="USB Activate Endpoint 0 OUT (control)" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_0" acronym="USBOTGSS_DEPCMDPAR2_i_0" offset="0xC800" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_1" acronym="USBOTGSS_DEPCMDPAR2_i_1" offset="0xC810" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_2" acronym="USBOTGSS_DEPCMDPAR2_i_2" offset="0xC820" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_3" acronym="USBOTGSS_DEPCMDPAR2_i_3" offset="0xC830" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_4" acronym="USBOTGSS_DEPCMDPAR2_i_4" offset="0xC840" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_5" acronym="USBOTGSS_DEPCMDPAR2_i_5" offset="0xC850" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_6" acronym="USBOTGSS_DEPCMDPAR2_i_6" offset="0xC860" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_7" acronym="USBOTGSS_DEPCMDPAR2_i_7" offset="0xC870" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_8" acronym="USBOTGSS_DEPCMDPAR2_i_8" offset="0xC880" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_9" acronym="USBOTGSS_DEPCMDPAR2_i_9" offset="0xC890" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_10" acronym="USBOTGSS_DEPCMDPAR2_i_10" offset="0xC8A0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_11" acronym="USBOTGSS_DEPCMDPAR2_i_11" offset="0xC8B0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_12" acronym="USBOTGSS_DEPCMDPAR2_i_12" offset="0xC8C0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_13" acronym="USBOTGSS_DEPCMDPAR2_i_13" offset="0xC8D0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_14" acronym="USBOTGSS_DEPCMDPAR2_i_14" offset="0xC8E0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_15" acronym="USBOTGSS_DEPCMDPAR2_i_15" offset="0xC8F0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_16" acronym="USBOTGSS_DEPCMDPAR2_i_16" offset="0xC900" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_17" acronym="USBOTGSS_DEPCMDPAR2_i_17" offset="0xC910" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_18" acronym="USBOTGSS_DEPCMDPAR2_i_18" offset="0xC920" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_19" acronym="USBOTGSS_DEPCMDPAR2_i_19" offset="0xC930" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_20" acronym="USBOTGSS_DEPCMDPAR2_i_20" offset="0xC940" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_21" acronym="USBOTGSS_DEPCMDPAR2_i_21" offset="0xC950" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_22" acronym="USBOTGSS_DEPCMDPAR2_i_22" offset="0xC960" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_23" acronym="USBOTGSS_DEPCMDPAR2_i_23" offset="0xC970" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_24" acronym="USBOTGSS_DEPCMDPAR2_i_24" offset="0xC980" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_25" acronym="USBOTGSS_DEPCMDPAR2_i_25" offset="0xC990" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_26" acronym="USBOTGSS_DEPCMDPAR2_i_26" offset="0xC9A0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_27" acronym="USBOTGSS_DEPCMDPAR2_i_27" offset="0xC9B0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_28" acronym="USBOTGSS_DEPCMDPAR2_i_28" offset="0xC9C0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_29" acronym="USBOTGSS_DEPCMDPAR2_i_29" offset="0xC9D0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_30" acronym="USBOTGSS_DEPCMDPAR2_i_30" offset="0xC9E0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR2_i_31" acronym="USBOTGSS_DEPCMDPAR2_i_31" offset="0xC9F0" width="32" description="Device physical endpoint-n command parameter 2. Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_0" acronym="USBOTGSS_DEPCMDPAR1_i_0" offset="0xC804" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_1" acronym="USBOTGSS_DEPCMDPAR1_i_1" offset="0xC814" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_2" acronym="USBOTGSS_DEPCMDPAR1_i_2" offset="0xC824" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_3" acronym="USBOTGSS_DEPCMDPAR1_i_3" offset="0xC834" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_4" acronym="USBOTGSS_DEPCMDPAR1_i_4" offset="0xC844" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_5" acronym="USBOTGSS_DEPCMDPAR1_i_5" offset="0xC854" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_6" acronym="USBOTGSS_DEPCMDPAR1_i_6" offset="0xC864" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_7" acronym="USBOTGSS_DEPCMDPAR1_i_7" offset="0xC874" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_8" acronym="USBOTGSS_DEPCMDPAR1_i_8" offset="0xC884" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_9" acronym="USBOTGSS_DEPCMDPAR1_i_9" offset="0xC894" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_10" acronym="USBOTGSS_DEPCMDPAR1_i_10" offset="0xC8A4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_11" acronym="USBOTGSS_DEPCMDPAR1_i_11" offset="0xC8B4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_12" acronym="USBOTGSS_DEPCMDPAR1_i_12" offset="0xC8C4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_13" acronym="USBOTGSS_DEPCMDPAR1_i_13" offset="0xC8D4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_14" acronym="USBOTGSS_DEPCMDPAR1_i_14" offset="0xC8E4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_15" acronym="USBOTGSS_DEPCMDPAR1_i_15" offset="0xC8F4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_16" acronym="USBOTGSS_DEPCMDPAR1_i_16" offset="0xC904" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_17" acronym="USBOTGSS_DEPCMDPAR1_i_17" offset="0xC914" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_18" acronym="USBOTGSS_DEPCMDPAR1_i_18" offset="0xC924" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_19" acronym="USBOTGSS_DEPCMDPAR1_i_19" offset="0xC934" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_20" acronym="USBOTGSS_DEPCMDPAR1_i_20" offset="0xC944" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_21" acronym="USBOTGSS_DEPCMDPAR1_i_21" offset="0xC954" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_22" acronym="USBOTGSS_DEPCMDPAR1_i_22" offset="0xC964" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_23" acronym="USBOTGSS_DEPCMDPAR1_i_23" offset="0xC974" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_24" acronym="USBOTGSS_DEPCMDPAR1_i_24" offset="0xC984" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_25" acronym="USBOTGSS_DEPCMDPAR1_i_25" offset="0xC994" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_26" acronym="USBOTGSS_DEPCMDPAR1_i_26" offset="0xC9A4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_27" acronym="USBOTGSS_DEPCMDPAR1_i_27" offset="0xC9B4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_28" acronym="USBOTGSS_DEPCMDPAR1_i_28" offset="0xC9C4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_29" acronym="USBOTGSS_DEPCMDPAR1_i_29" offset="0xC9D4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_30" acronym="USBOTGSS_DEPCMDPAR1_i_30" offset="0xC9E4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR1_i_31" acronym="USBOTGSS_DEPCMDPAR1_i_31" offset="0xC9F4" width="32" description="Device physical endpoint-n command parameter 1 Must be programmed before issuing the command, if required by the command.">
    <bitfield id="PARAMETER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_0" acronym="USBOTGSS_DEPCMDPAR0_i_0" offset="0xC808" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_1" acronym="USBOTGSS_DEPCMDPAR0_i_1" offset="0xC818" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_2" acronym="USBOTGSS_DEPCMDPAR0_i_2" offset="0xC828" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_3" acronym="USBOTGSS_DEPCMDPAR0_i_3" offset="0xC838" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_4" acronym="USBOTGSS_DEPCMDPAR0_i_4" offset="0xC848" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_5" acronym="USBOTGSS_DEPCMDPAR0_i_5" offset="0xC858" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_6" acronym="USBOTGSS_DEPCMDPAR0_i_6" offset="0xC868" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_7" acronym="USBOTGSS_DEPCMDPAR0_i_7" offset="0xC878" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_8" acronym="USBOTGSS_DEPCMDPAR0_i_8" offset="0xC888" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_9" acronym="USBOTGSS_DEPCMDPAR0_i_9" offset="0xC898" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_10" acronym="USBOTGSS_DEPCMDPAR0_i_10" offset="0xC8A8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_11" acronym="USBOTGSS_DEPCMDPAR0_i_11" offset="0xC8B8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_12" acronym="USBOTGSS_DEPCMDPAR0_i_12" offset="0xC8C8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_13" acronym="USBOTGSS_DEPCMDPAR0_i_13" offset="0xC8D8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_14" acronym="USBOTGSS_DEPCMDPAR0_i_14" offset="0xC8E8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_15" acronym="USBOTGSS_DEPCMDPAR0_i_15" offset="0xC8F8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_16" acronym="USBOTGSS_DEPCMDPAR0_i_16" offset="0xC908" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_17" acronym="USBOTGSS_DEPCMDPAR0_i_17" offset="0xC918" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_18" acronym="USBOTGSS_DEPCMDPAR0_i_18" offset="0xC928" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_19" acronym="USBOTGSS_DEPCMDPAR0_i_19" offset="0xC938" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_20" acronym="USBOTGSS_DEPCMDPAR0_i_20" offset="0xC948" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_21" acronym="USBOTGSS_DEPCMDPAR0_i_21" offset="0xC958" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_22" acronym="USBOTGSS_DEPCMDPAR0_i_22" offset="0xC968" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_23" acronym="USBOTGSS_DEPCMDPAR0_i_23" offset="0xC978" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_24" acronym="USBOTGSS_DEPCMDPAR0_i_24" offset="0xC988" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_25" acronym="USBOTGSS_DEPCMDPAR0_i_25" offset="0xC998" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_26" acronym="USBOTGSS_DEPCMDPAR0_i_26" offset="0xC9A8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_27" acronym="USBOTGSS_DEPCMDPAR0_i_27" offset="0xC9B8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_28" acronym="USBOTGSS_DEPCMDPAR0_i_28" offset="0xC9C8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_29" acronym="USBOTGSS_DEPCMDPAR0_i_29" offset="0xC9D8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_30" acronym="USBOTGSS_DEPCMDPAR0_i_30" offset="0xC9E8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMDPAR0_i_31" acronym="USBOTGSS_DEPCMDPAR0_i_31" offset="0xC9F8" width="32" description="Device physical endpoint-n command parameter 0 Must be programmed before issuing the command.">
    <bitfield id="PARAMETER0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command-dependent" range="" rwaccess="RW"/>
  </register>
  <register id="USBOTGSS_DEPCMD_i_0" acronym="USBOTGSS_DEPCMD_i_0" offset="0xC80C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_1" acronym="USBOTGSS_DEPCMD_i_1" offset="0xC81C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_2" acronym="USBOTGSS_DEPCMD_i_2" offset="0xC82C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_3" acronym="USBOTGSS_DEPCMD_i_3" offset="0xC83C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_4" acronym="USBOTGSS_DEPCMD_i_4" offset="0xC84C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_5" acronym="USBOTGSS_DEPCMD_i_5" offset="0xC85C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_6" acronym="USBOTGSS_DEPCMD_i_6" offset="0xC86C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_7" acronym="USBOTGSS_DEPCMD_i_7" offset="0xC87C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_8" acronym="USBOTGSS_DEPCMD_i_8" offset="0xC88C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_9" acronym="USBOTGSS_DEPCMD_i_9" offset="0xC89C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_10" acronym="USBOTGSS_DEPCMD_i_10" offset="0xC8AC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_11" acronym="USBOTGSS_DEPCMD_i_11" offset="0xC8BC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_12" acronym="USBOTGSS_DEPCMD_i_12" offset="0xC8CC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_13" acronym="USBOTGSS_DEPCMD_i_13" offset="0xC8DC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_14" acronym="USBOTGSS_DEPCMD_i_14" offset="0xC8EC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_15" acronym="USBOTGSS_DEPCMD_i_15" offset="0xC8FC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_16" acronym="USBOTGSS_DEPCMD_i_16" offset="0xC90C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_17" acronym="USBOTGSS_DEPCMD_i_17" offset="0xC91C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_18" acronym="USBOTGSS_DEPCMD_i_18" offset="0xC92C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_19" acronym="USBOTGSS_DEPCMD_i_19" offset="0xC93C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_20" acronym="USBOTGSS_DEPCMD_i_20" offset="0xC94C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_21" acronym="USBOTGSS_DEPCMD_i_21" offset="0xC95C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_22" acronym="USBOTGSS_DEPCMD_i_22" offset="0xC96C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_23" acronym="USBOTGSS_DEPCMD_i_23" offset="0xC97C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_24" acronym="USBOTGSS_DEPCMD_i_24" offset="0xC98C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_25" acronym="USBOTGSS_DEPCMD_i_25" offset="0xC99C" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_26" acronym="USBOTGSS_DEPCMD_i_26" offset="0xC9AC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_27" acronym="USBOTGSS_DEPCMD_i_27" offset="0xC9BC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_28" acronym="USBOTGSS_DEPCMD_i_28" offset="0xC9CC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_29" acronym="USBOTGSS_DEPCMD_i_29" offset="0xC9DC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_30" acronym="USBOTGSS_DEPCMD_i_30" offset="0xC9EC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_DEPCMD_i_31" acronym="USBOTGSS_DEPCMD_i_31" offset="0xC9FC" width="32" description="Device physical endpoint-n command">
    <bitfield id="CMDPARAM_EVTPARAM" width="16" begin="31" end="16" resetval="0x0000" description="Read: Event parameters (see, ). Write: Command parameters (see , ) command-dependent: DEPSTRTXFER on isoc EP: [31:16] microframe number for the first TRB (StartMicroFramNum) DEPSTRTXFER on stream-capable EP: [31:16] USB stream ID for the transfer (StreamID) DEPUPDXFER/DEPENDXFER: [22:16] Transfer resource index returned by HW upon transfer start (XferRscIdx) DEPSTARTCFG: [22:16] Transfer resource index assigned by software upon new configuration start (XferRscIdx)" range="" rwaccess="RW"/>
    <bitfield id="CMDSTATUS" width="4" begin="15" end="12" resetval="0x0" description="Command Completion Status. Additional information about the command completion. Same format as bits 15:12 of the Endpoint Command Complete event." range="" rwaccess="RW"/>
    <bitfield id="HIPRI_FORCERM" width="1" begin="11" end="11" resetval="0" description="HighPriority/ForceRM. Write-only field, reads return 0. Start Transfer command: HighPriority value End Transfer command: ForceRM value" range="" rwaccess="RW">
      <bitenum value="0" id="HighPriority/ForceRM=0" token="HIPRI_FORCERM_0_w" description="HighPriority/ForceRM=0"/>
      <bitenum value="1" id="HighPriority/ForceRM=1" token="HIPRI_FORCERM_1_w" description="HighPriority/ForceRM=1"/>
    </bitfield>
    <bitfield id="CMDACT" width="1" begin="10" end="10" resetval="0" description="Command Active. Auto-cleared." range="" rwaccess="RW">
      <bitenum value="1" id="Execute_the_generic_command." token="CMDACT_1_w" description="Execute the generic command."/>
      <bitenum value="1" id="Command_execution_is_being_started." token="CMDACT_1_r" description="Command execution is being started."/>
      <bitenum value="0" id="0" token="CMDACT_0_r" description="Endpoint is ready to accept another command, CmdStatus field is valid. The effects of the previously-issued command may not all have taken place yet."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDIOC" width="1" begin="8" end="8" resetval="0" description="Command Interrupt On Complete. Event mapped to interrupt number DEPCFG.IntNum (the command). Reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt_on_complete" token="CMDIOC_0_w" description="No interrupt on complete"/>
      <bitenum value="1" id="1" token="CMDIOC_1_w" description="generic Endpoint Command Complete event issued after executing the command."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Register is stored in RAM, so that the field is actually writable (value is still don't care)." range="" rwaccess="RW"/>
    <bitfield id="CMDTYP" width="4" begin="3" end="0" resetval="0x0" description="Command Type." range="" rwaccess="RW">
      <bitenum value="4" id="DEPSETSTALL:_Set_Stall_(No_Parameter)" token="CMDTYP_4_w" description="DEPSETSTALL: Set Stall (No Parameter)"/>
      <bitenum value="3" id="DEPGETDSEQ:_3" token="CMDTYP_3_w" description="DEPGETDSEQ: Get Data Sequence Number (No Parameter)"/>
      <bitenum value="6" id="DEPSTRTXFER:_6" token="CMDTYP_6_w" description="DEPSTRTXFER: Start Transfer (64-bit parameter)"/>
      <bitenum value="2" id="DEPXFERCFG:_2" token="CMDTYP_2_w" description="DEPXFERCFG: Set Endpoint Transfer Resource Configuration (32-bit parameter)"/>
      <bitenum value="8" id="DEPENDXFER:_End_Transfer_(No_Parameter)" token="CMDTYP_8_w" description="DEPENDXFER: End Transfer (No Parameter)"/>
      <bitenum value="1" id="DEPCFG:_1" token="CMDTYP_1_w" description="DEPCFG: Set Endpoint Configuration (64-bit parameter)"/>
      <bitenum value="9" id="DEPSTARTCFG:_9" token="CMDTYP_9_w" description="DEPSTARTCFG: Start New Configuration (No Parameter)"/>
      <bitenum value="5" id="DEPCSTALL:_Clear_Stall_(No_Parameter)" token="CMDTYP_5_w" description="DEPCSTALL: Clear Stall (No Parameter)"/>
      <bitenum value="7" id="DEPUPDXFER:_7" token="CMDTYP_7_w" description="DEPUPDXFER: Update Transfer (No Parameter)"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_OCFG" acronym="USBOTGSS_OCFG" offset="0xCC00" width="32" description="OTG configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="OTGSFTRSTMSK" width="1" begin="3" end="3" resetval="0" description="Protects OTG, PHY and VBUS filters from the following software resets: xHCIUSBOTGSS_USBCMD[1] HCRST (host), USBOTGSS_DCTL[30] CSFTRST (device). Note: In OTG2 applications, it is not recommended to program USBOTGSS_USBCMD[1] HCRST during role switch." range="" rwaccess="RW">
      <bitenum value="0" id="default" token="OTGSFTRSTMSK_0" description="OTG logic reset by software resets"/>
      <bitenum value="1" id="mask" token="OTGSFTRSTMSK_1" description="OTG logic not affected by software resets. Use only with[13:12] PRTCAPDIR = 0x3"/>
    </bitfield>
    <bitfield id="OTGVERSION" width="1" begin="2" end="2" resetval="0" description="Debug, always write 0." range="" rwaccess="RW"/>
    <bitfield id="HNPCAP" width="1" begin="1" end="1" resetval="0" description="HNP Capabilty Enable." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="HNPCAP_0" description="HNP capability is disabled"/>
      <bitenum value="1" id="yes" token="HNPCAP_1" description="HNP capability is enabled"/>
    </bitfield>
    <bitfield id="SRPCAP" width="1" begin="0" end="0" resetval="0" description="SRP Capability enable. For A-device, SRP detection. For B-device, SRP generation." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="SRPCAP_0" description="SRP capability is disabled"/>
      <bitenum value="1" id="yes" token="SRPCAP_1" description="SRP capability is enabled"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_OCTL" acronym="USBOTGSS_OCTL" offset="0xCC04" width="32" description="OTG control IMPORTANT NOTE: Register is reinitialized on ID change, but is not affected by a software reset.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="OTG3_GOERR" width="1" begin="7" end="7" resetval="0" description="To be set upon TRSP_ACK_ERR, TRSP_CNF_ERR, or TRSP_WRST_ERR timeout. Auto-cleared. OTG3: NOT IMPLEMENTED, DO NOT SET." range="" rwaccess="RW">
      <bitenum value="0" id="noop" token="OTG3_GOERR_0" description=""/>
      <bitenum value="1" id="pending" token="OTG3_GOERR_1_r" description="LTSSM transition to error state is pending"/>
      <bitenum value="1" id="go" token="OTG3_GOERR_1_w" description="Sends LTSSM to error state during OTG 3.0 RSP"/>
    </bitfield>
    <bitfield id="PERIMODE" width="1" begin="6" end="6" resetval="1" description="Peripheral Mode. Program the core to work as a peripheral or as a host." range="" rwaccess="RW">
      <bitenum value="1" id="yes" token="PERIMODE_1_r" description="OTG device acts as a peripheral"/>
      <bitenum value="0" id="no" token="PERIMODE_0_r" description="OTG device acts as a host"/>
    </bitfield>
    <bitfield id="PRTPWRCTL" width="1" begin="5" end="5" resetval="0" description="Port Power Control. Set or cleared by software. Self-cleared in any of the following conditions: 1) transition to a_idle OTG state 2) aidl_bdis_tout event when in a_suspend OTG state 3) a_wait_bcon_tout event when in a_wait_bcon OTG state 4) transition to any b_* OTG state" range="" rwaccess="RW">
      <bitenum value="0" id="swoff" token="PRTPWRCTL_0_w" description="Manually switch off VBUS drive."/>
      <bitenum value="1" id="req" token="PRTPWRCTL_1_w" description="Initiate the VBUS drive on the USB, when A-device."/>
      <bitenum value="1" id="on" token="PRTPWRCTL_1_r" description="VBUS is driven."/>
      <bitenum value="0" id="off" token="PRTPWRCTL_0_r" description="VBUS drive is off"/>
    </bitfield>
    <bitfield id="HNPREQ" width="1" begin="4" end="4" resetval="0" description="HNP Request. Set (1) by software to initiate HNP request to the connected USB host. Clear (0) by software upon eitherUSBOTGSS_OEVT[11] OTGBDEVHOSTENDEVNT or USBOTGSS_OEVT[8] OTGBDEVVBUSCHNGEVNT." range="" rwaccess="RW">
      <bitenum value="0" id="done" token="HNPREQ_0" description="HNP request inactive."/>
      <bitenum value="1" id="ongoing" token="HNPREQ_1" description="HNP request active."/>
    </bitfield>
    <bitfield id="SESREQ" width="1" begin="3" end="3" resetval="0" description="Session Request. In the absence ofUSBOTGSS_OEVT[9] OTGBDEVSESSVLDDETEVNT after a request, the application must wait for at least TB_SRP_FAIL (6 secs) before another request." range="" rwaccess="RW">
      <bitenum value="0" id="noop" token="SESREQ_0_w" description="No action"/>
      <bitenum value="1" id="srp" token="SESREQ_1_w" description="Initiate the SRP (data line pulsing) on the USB."/>
      <bitenum value="0" id="zero" token="SESREQ_0_r" description="All reads return zero."/>
    </bitfield>
    <bitfield id="TERMSELDLPULSE" width="1" begin="2" end="2" resetval="0" description="TermSelect Data Line Pulse. Alternate SRP data line pulsing method on UTMI interface." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="TERMSELDLPULSE_0" description="utmi_txvalid used for SRP generation (default)"/>
      <bitenum value="1" id="newEnum2" token="TERMSELDLPULSE_1" description="utmi_termselect used for SRP generation"/>
    </bitfield>
    <bitfield id="DEVSETHNPEN" width="1" begin="1" end="1" resetval="0" description="Device Set HNP Enable. To be set when HNP has been successfully enabled by the connected host, using the SetFeature.SetHNPEnable command." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DEVSETHNPEN_0" description="HNP disabled in device"/>
      <bitenum value="1" id="en" token="DEVSETHNPEN_1" description="HNP enabled in device"/>
    </bitfield>
    <bitfield id="HSTSETHNPEN" width="1" begin="0" end="0" resetval="0" description="Host Set HNP Enable. To be set when HNP has been successfully enabled on the connected device, using the SetFeature.SetHNPEnable command." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="HSTSETHNPEN_0" description="HNP disabled in host"/>
      <bitenum value="1" id="en" token="HSTSETHNPEN_1" description="HNP enabled in host"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_OEVT" acronym="USBOTGSS_OEVT" offset="0xCC08" width="32" description="OTG event: OTG interrupt status. All writable bits are cleared by writing a 1.">
    <bitfield id="DEVICEMODE" width="1" begin="31" end="31" resetval="1" description="Dual-role device's mode, based on iddig input." range="" rwaccess="R">
      <bitenum value="1" id="b" token="DEVICEMODE_1_r" description="B-device = default peripheral"/>
      <bitenum value="0" id="a" token="DEVICEMODE_0_r" description="A-device = default host"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="30" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OTGCONIDSTSCHNGEVNT" width="1" begin="24" end="24" resetval="0" description="Connector ID status change event. Set in both A-device and B-device mode." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGCONIDSTSCHNGEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGCONIDSTSCHNGEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGCONIDSTSCHNGEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGCONIDSTSCHNGEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="HRRCONFNOTIFEVNT" width="1" begin="23" end="23" resetval="0" description="Host Role Request Confirm Notifier Event. Set upon reception of HRR Device Notification TP with Confirm field set. Set in OTG3, SS, A-host or B-host mode only. OTG3: NOT IMPLEMENTED" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="HRRCONFNOTIFEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="HRRCONFNOTIFEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="HRRCONFNOTIFEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="HRRCONFNOTIFEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="HRRINITNOTIFEVNT" width="1" begin="22" end="22" resetval="0" description="Host Role Request Initiate Notifier Event. Set upon reception of HRR Device Notification TP with Initiate field set. Set in OTG3, SS, A-host or B-host mode only. OTG3: NOT IMPLEMENTED" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="HRRINITNOTIFEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="HRRINITNOTIFEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="HRRINITNOTIFEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="HRRINITNOTIFEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVIDLEEVNT" width="1" begin="21" end="21" resetval="0" description="A-device A-IDLE Event. Set when OTG FSM enters A-IDLE state from any other state. Set in A-device mode only. OTG3: NOT IMPLEMENTED" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVIDLEEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVIDLEEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVIDLEEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVIDLEEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVBHOSTENDEVNT" width="1" begin="20" end="20" resetval="0" description="A-device B-host End Event. Set when connected B-device has completed its B-host role and returns to B-peripheral. Set in A-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVBHOSTENDEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVBHOSTENDEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVBHOSTENDEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVBHOSTENDEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVHOSTEVNT" width="1" begin="19" end="19" resetval="0" description="A-device Host Event. Set when device enters host role, upon initial connect to B-device as well as upon HNP from A-peripheral to A-host. Set in A-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVHOSTEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVHOSTEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVHOSTEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVHOSTEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVHNPCHNGDETEVNT" width="1" begin="18" end="18" resetval="0" description="A-device HNP change Detected Event. Set when there is an HNP event. Set in A-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVHNPCHNGDETEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVHNPCHNGDETEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVHNPCHNGDETEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVHNPCHNGDETEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVSRPDETEVNT" width="1" begin="17" end="17" resetval="0" description="A-device SRP Detected Event. Set when SRP request from B-device is detected. Set in A-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVSRPDETEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVSRPDETEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVSRPDETEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVSRPDETEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGADEVSESSENDDETEVNT" width="1" begin="16" end="16" resetval="0" description="A-device Session End Detected Event. Set when UTMI input 'a-vbus-valid' is deasserted (0). Set in A-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGADEVSESSENDDETEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGADEVSESSENDDETEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGADEVSESSENDDETEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGADEVSESSENDDETEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OTGBDEVHOSTENDEVNT" width="1" begin="11" end="11" resetval="0" description="B-device Host End Event. Set completing B-host role and returning to default B-peripheral role. Set in B-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGBDEVHOSTENDEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGBDEVHOSTENDEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGBDEVHOSTENDEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGBDEVHOSTENDEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGBDEVHNPCHNGEVNT" width="1" begin="10" end="10" resetval="0" description="B-device HNP Change Event. Set upon (success of failure of an) HNP attempt. Set in B-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGBDEVHNPCHNGEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGBDEVHNPCHNGEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGBDEVHNPCHNGEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGBDEVHNPCHNGEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGBDEVSESSVLDDETEVNT" width="1" begin="9" end="9" resetval="0" description="B-device Session Valid Detected Event. Set when B-device succeeds in starting a session. Set in B-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGBDEVSESSVLDDETEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGBDEVSESSVLDDETEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGBDEVSESSVLDDETEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGBDEVSESSVLDDETEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="OTGBDEVVBUSCHNGEVNT" width="1" begin="8" end="8" resetval="0" description="B-device VBUS Change Event. Set when UTMI input 'b-session-valid' transitions (to 0 or 1). Set in B-device mode only." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OTGBDEVVBUSCHNGEVNT_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OTGBDEVVBUSCHNGEVNT_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OTGBDEVVBUSCHNGEVNT_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OTGBDEVVBUSCHNGEVNT_0_r" description="Event was not set"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BSESVLD" width="1" begin="3" end="3" resetval="0" description="B-Session Valid. Updated when OTGBDevVBUSChngEvnt is set." range="" rwaccess="R">
      <bitenum value="1" id="valid" token="BSESVLD_1_r" description="B-session is valid on VBUS"/>
      <bitenum value="0" id="invalid" token="BSESVLD_0_r" description="B-session is not valid on VBUS"/>
    </bitfield>
    <bitfield id="HSTNEGSTS" width="1" begin="2" end="2" resetval="0" description="Host Negociation Status. Updated when OTGADevHNPChngEvnt or OTGBDevHNPChngEvnt is set." range="" rwaccess="R">
      <bitenum value="1" id="success" token="HSTNEGSTS_1_r" description="Host negotiation success."/>
      <bitenum value="0" id="failure" token="HSTNEGSTS_0_r" description="Host negotiation failure. In A-device, indicates imminent end of session indication from core. In B-device, it indicates that the timer used to wait for an A-device to signal a connection (b_ase0_brst_tmout) timed out resulting in B-device staying as B-peripheral."/>
    </bitfield>
    <bitfield id="SESREQSTS" width="1" begin="1" end="1" resetval="0" description="Session Request Status. Updated when OTGBDevSessVldDetEvnt is set." range="" rwaccess="R">
      <bitenum value="1" id="SRP" token="SESREQSTS_1_r" description="Session started as a result of successful SRP."/>
      <bitenum value="0" id="noSRP" token="SESREQSTS_0_r" description="Session not started as a result of SRP."/>
    </bitfield>
    <bitfield id="OEVTERROR" width="1" begin="0" end="0" resetval="0" description="No errors currently defined." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noop" token="OEVTERROR_0_w" description="No action"/>
      <bitenum value="1" id="clr" token="OEVTERROR_1_w" description="Clear the event"/>
      <bitenum value="1" id="evt" token="OEVTERROR_1_r" description="Event was set by core"/>
      <bitenum value="0" id="noevt" token="OEVTERROR_0_r" description="Event was not set"/>
    </bitfield>
  </register>
  <register id="USBOTGSS_OEVTEN" acronym="USBOTGSS_OEVTEN" offset="0xCC0C" width="32" description="OTG event enable: OTG interrupt event enable.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OTGCONIDSTSCHNGEVNTEN" width="1" begin="24" end="24" resetval="0" description="Connector ID Status Change Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGCONIDSTSCHNGEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGCONIDSTSCHNGEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="HRRCONFNOTIFEVNTEN" width="1" begin="23" end="23" resetval="0" description="Host Role Request Confirm Notifier Event Enable. OTG3: NOT IMPLEMENTED" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="HRRCONFNOTIFEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="HRRCONFNOTIFEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="HRRINITNOTIFEVNTEN" width="1" begin="22" end="22" resetval="0" description="Host Role Request Initiate Notifier Event Enable. OTG3: NOT IMPLEMENTED" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="HRRINITNOTIFEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="HRRINITNOTIFEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVIDLEEVNTEN" width="1" begin="21" end="21" resetval="0" description="A-device A-IDLE Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVIDLEEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVIDLEEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVBHOSTENDEVNTEN" width="1" begin="20" end="20" resetval="0" description="A-device B-host End Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVBHOSTENDEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVBHOSTENDEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVHOSTEVNTEN" width="1" begin="19" end="19" resetval="0" description="A-device Host Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVHOSTEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVHOSTEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVHNPCHNGDETEVNTEN" width="1" begin="18" end="18" resetval="0" description="A-device HNP change Detected Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVHNPCHNGDETEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVHNPCHNGDETEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVSRPDETEVNTEN" width="1" begin="17" end="17" resetval="0" description="A-device SRP Detected Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVSRPDETEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVSRPDETEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGADEVSESSENDDETEVNTEN" width="1" begin="16" end="16" resetval="0" description="A-device Session End Detected Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGADEVSESSENDDETEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGADEVSESSENDDETEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OTGBDEVHOSTENDEVNTEN" width="1" begin="11" end="11" resetval="0" description="B-device Host End Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGBDEVHOSTENDEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGBDEVHOSTENDEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGBDEVHNPCHNGEVNTEN" width="1" begin="10" end="10" resetval="0" description="B-device HNP Change Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGBDEVHNPCHNGEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGBDEVHNPCHNGEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGBDEVSESSVLDDETEVNTEN" width="1" begin="9" end="9" resetval="0" description="B-device Session Valid Detected Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGBDEVSESSVLDDETEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGBDEVSESSVLDDETEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="OTGBDEVVBUSCHNGEVNTEN" width="1" begin="8" end="8" resetval="0" description="B-device VBUS Change Event Enable." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OTGBDEVVBUSCHNGEVNTEN_0" description="Event disabled"/>
      <bitenum value="1" id="en" token="OTGBDEVVBUSCHNGEVNTEN_1" description="Event enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="USBOTGSS_OSTS" acronym="USBOTGSS_OSTS" offset="0xCC10" width="32" description="OTG status">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTGSTATE" width="4" begin="11" end="8" resetval="0x8" description="[A-device and B-device] OTG state machine state, for debug. Default value can vary depending on integration." range="" rwaccess="R">
      <bitenum value="3" id="a_wait_vfall" token="OTGSTATE_3_r" description="a_wait_vfall"/>
      <bitenum value="14" id="a_wait_switch" token="OTGSTATE_14_r" description="a_wait_switch"/>
      <bitenum value="12" id="b_wait_acon" token="OTGSTATE_12_r" description="b_wait_acon"/>
      <bitenum value="4" id="a_vbus_err" token="OTGSTATE_4_r" description="a_vbus_err"/>
      <bitenum value="11" id="b_peripheral" token="OTGSTATE_11_r" description="b_peripheral"/>
      <bitenum value="15" id="b_wait_switch" token="OTGSTATE_15_r" description="b_wait_switch"/>
      <bitenum value="2" id="a_wait_bcon" token="OTGSTATE_2_r" description="a_wait_bcon"/>
      <bitenum value="0" id="a_idle" token="OTGSTATE_0_r" description="a_idle"/>
      <bitenum value="10" id="b_srp_init" token="OTGSTATE_10_r" description="b_srp_init"/>
      <bitenum value="6" id="a_suspend" token="OTGSTATE_6_r" description="a_suspend"/>
      <bitenum value="1" id="a_wait_vrise" token="OTGSTATE_1_r" description="a_wait_vrise"/>
      <bitenum value="8" id="a_wait_ppwr" token="OTGSTATE_8_r" description="a_wait_ppwr"/>
      <bitenum value="7" id="a_peripheral" token="OTGSTATE_7_r" description="a_peripheral"/>
      <bitenum value="9" id="b_idle" token="OTGSTATE_9_r" description="b_idle"/>
      <bitenum value="13" id="b_host" token="OTGSTATE_13_r" description="b_host"/>
      <bitenum value="5" id="a_host" token="OTGSTATE_5_r" description="a_host"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PERIPHERALSTATE" width="1" begin="4" end="4" resetval="1" description="[A-device and B-device] Current role of the controller" range="" rwaccess="R">
      <bitenum value="1" id="Peripheral" token="PERIPHERALSTATE_1_r" description="Peripheral"/>
      <bitenum value="0" id="Host" token="PERIPHERALSTATE_0_r" description="Host"/>
    </bitfield>
    <bitfield id="XHCIPRTPOWER" width="1" begin="3" end="3" resetval="1" description="[A-device] xHCI host port power. Reflects host bit fieldUSBOTGSS_PORTSC1/2[9] PP." range="" rwaccess="R"/>
    <bitfield id="BSESVLD" width="1" begin="2" end="2" resetval="0" description="[B-device] VBUS B-session valid status" range="" rwaccess="R">
      <bitenum value="1" id="B-session_is_valid." token="BSESVLD_1_r" description="B-session is valid."/>
      <bitenum value="0" id="B-session_is_not_valid." token="BSESVLD_0_r" description="B-session is not valid."/>
    </bitfield>
    <bitfield id="VBUSVLD" width="1" begin="1" end="1" resetval="0" description="[A-device] VBUS valid status" range="" rwaccess="R">
      <bitenum value="1" id="VBUS_is_valid." token="VBUSVLD_1_r" description="VBUS is valid."/>
      <bitenum value="0" id="VBUS_is_not_valid." token="VBUSVLD_0_r" description="VBUS is not valid."/>
    </bitfield>
    <bitfield id="CONIDSTS" width="1" begin="0" end="0" resetval="1" description="[A-device and B-device] Connector ID status. Default value can vary depending on integration." range="" rwaccess="R">
      <bitenum value="1" id="Core_is_B-device." token="CONIDSTS_1_r" description="Core is B-device."/>
      <bitenum value="0" id="Core_is_A-device." token="CONIDSTS_0_r" description="Core is A-device."/>
    </bitfield>
  </register>
</module>
