Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,22298
design__instance__area,229565
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,211
design__max_cap_violation__count__corner:nom_tt_025C_1v80,28
power__internal__total,0.011273277923464775
power__switching__total,0.0038663523737341166
power__leakage__total,2.703375514556683e-07
power__total,0.015139900147914886
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.131893
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.131893
timing__hold__ws__corner:nom_tt_025C_1v80,0.471414
timing__setup__ws__corner:nom_tt_025C_1v80,12.711922
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.471414
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,29
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,211
design__max_cap_violation__count__corner:nom_ss_100C_1v60,28
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.208278
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.208278
timing__hold__ws__corner:nom_ss_100C_1v60,1.199567
timing__setup__ws__corner:nom_ss_100C_1v60,9.676654
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.199567
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,211
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,28
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.098912
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.098912
timing__hold__ws__corner:nom_ff_n40C_1v95,0.209035
timing__setup__ws__corner:nom_ff_n40C_1v95,14.014641
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.209035
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,29
design__max_fanout_violation__count,211
design__max_cap_violation__count,29
clock__skew__worst_hold,-0.091275
clock__skew__worst_setup,-0.227907
timing__hold__ws,0.201698
timing__setup__ws,9.55676
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.201698
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,22298
design__instance__area__stdcell,229565
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.533205
design__instance__utilization__stdcell,0.533205
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,486894
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4096
antenna__violating__nets,21
antenna__violating__pins,27
route__antenna_violation__count,21
route__net,16207
route__net__special,2
route__drc_errors__iter:1,12362
route__wirelength__iter:1,580480
route__drc_errors__iter:2,2655
route__wirelength__iter:2,574649
route__drc_errors__iter:3,2264
route__wirelength__iter:3,572243
route__drc_errors__iter:4,173
route__wirelength__iter:4,571901
route__drc_errors__iter:5,18
route__wirelength__iter:5,571808
route__drc_errors__iter:6,0
route__wirelength__iter:6,571791
route__drc_errors,0
route__wirelength,571791
route__vias,118613
route__vias__singlecut,118613
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1266.59
timing__unannotated_net__count__corner:nom_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,211
design__max_cap_violation__count__corner:min_tt_025C_1v80,20
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.1224
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.1224
timing__hold__ws__corner:min_tt_025C_1v80,0.460729
timing__setup__ws__corner:min_tt_025C_1v80,12.787123
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.460729
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,211
design__max_cap_violation__count__corner:min_ss_100C_1v60,20
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.193189
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.193189
timing__hold__ws__corner:min_ss_100C_1v60,1.180774
timing__setup__ws__corner:min_ss_100C_1v60,9.827778
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.180774
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,211
design__max_cap_violation__count__corner:min_ff_n40C_1v95,20
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.091275
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.091275
timing__hold__ws__corner:min_ff_n40C_1v95,0.201698
timing__setup__ws__corner:min_ff_n40C_1v95,14.065089
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.201698
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,211
design__max_cap_violation__count__corner:max_tt_025C_1v80,29
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.144368
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.144368
timing__hold__ws__corner:max_tt_025C_1v80,0.484521
timing__setup__ws__corner:max_tt_025C_1v80,12.67062
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.484521
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,29
design__max_fanout_violation__count__corner:max_ss_100C_1v60,211
design__max_cap_violation__count__corner:max_ss_100C_1v60,29
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.227907
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.227907
timing__hold__ws__corner:max_ss_100C_1v60,1.222419
timing__setup__ws__corner:max_ss_100C_1v60,9.55676
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.222419
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,211
design__max_cap_violation__count__corner:max_ff_n40C_1v95,29
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.108119
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.108119
timing__hold__ws__corner:max_ff_n40C_1v95,0.217526
timing__setup__ws__corner:max_ff_n40C_1v95,13.987411
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.217526
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000882817
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000946716
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000959234
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000946716
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000957999999999999975706932442420793449855409562587738037109375
ir__drop__worst,0.00008830000000000000500398333880269774454063735902309417724609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
