\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Refinement of a VHDL model for synthesis}{1}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces wave diagram showing sync reset}}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Synthesis reports}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {3}GUI}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Circuit}}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Improving the design}{3}}
