/*
 * Copyright (c) 2025 Filics
 *
 * SPDX-License-Identifier: LicenseRef-Filics
 */

/dts-v1/;
#include <st/g4/stm32g474Xe.dtsi>
#include <st/g4/stm32g474r(b-c-e)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/led/led.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	model = "mjbots fdcanusb" ;
	compatible = "mjbots,fdcanusb";

	chosen {
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,canbus = &fdcan1;
	};

	aliases {
		led0 = &blue_led;
		led1 = &green_led;
	};

	leds: leds {
		compatible = "gpio-leds";
		blue_led: led_2 {
			gpios = <&gpioa 15 GPIO_ACTIVE_LOW>;
			label = "blue-status D2";
		};
		green_led: led_3 {
			gpios = <&gpioa 0 GPIO_ACTIVE_LOW>;
			label = "green-word D3";
		};
	};
		
	transceiver0: tja1057-can-phy0 {
		compatible = "can-transceiver-gpio";
		standby-gpios = <&gpioc 10 GPIO_ACTIVE_HIGH>;
		max-bitrate = <5000000>;
		#phy-cells = <0>;
	};
};

/* internal 32 kHz low speed internal RC */
&clk_lsi {
	status = "okay";
};

&clk_hsi48 {
	status = "okay";
};

&clk_hse {
	clock-frequency = <DT_FREQ_M(24)>;
	status = "okay";
};

/* See Reference Manual Page 294 for PLL frequency calculation:
 * f(VCO clock) = f(PLL clock input) * (mul-n / div-m) = 24MHz * 14,167 = 340 MHz
 * f(PLL_P) = f(VCO clock) / div-p = 49MHz (ADC clock)
 * f(PLL_Q) = f(VCO clock) / div-q = 170MHz (PLL48M1CLK -> USB, RNG, SAI) -> used for FDCAN
 * f(PLL_R) = f(VCO clock) / div-r = 170MHz (system clock -> PLLCLK)
 */
&pll {
	div-m = <6>;
	mul-n = <85>;
	div-p = <7>;
	div-q = <2>;
	div-r = <2>;
	clocks = <&clk_hse>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(170)>;
	ahb-prescaler = <1>;
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
};


&timers2 {
	status = "okay";
};

&timers3 {
	st,prescaler = <10000>;
	status = "okay";
};

&lptim1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>,
			<&rcc STM32_SRC_LSI LPTIM1_SEL(1)>;
	status = "okay";
};

&rtc {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000400>,
		 <&rcc STM32_SRC_LSI RTC_SEL(2)>;
	status = "okay";
};

zephyr_udc0: &usb {
	pinctrl-0 = <&usb_dm_pa11 &usb_dp_pa12>;
	pinctrl-names = "default";
	clocks = <&rcc STM32_CLOCK(APB1, 23U)>,
		 <&rcc STM32_SRC_HSI48 CLK48_SEL(0)>;
	status = "okay";
};

&fdcan1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x02000000>,
			 <&rcc STM32_SRC_PLL_Q FDCAN_SEL(1)>;
	pinctrl-0 = <&fdcan1_rx_pa11 &fdcan1_tx_pa12>;
	pinctrl-names = "default";

	bitrate = <1000000>;
	bitrate-data = <5000000>;
	sample-point = <800>;
	sample-point-data = <650>;

	clk-divider = <1>;
	status = "okay";
	phys = <&transceiver0>;
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(34)>;
		};
		slot0_partition: partition@8800 {
			label = "image-0";
			reg = <0x00008800 DT_SIZE_K(240)>;
		};
		slot1_partition: partition@44800 {
			label = "image-1";
			reg = <0x00044800 DT_SIZE_K(234)>;
		};
		/* Set 4Kb of storage at the end of the 512Kb of flash */
		storage_partition: partition@7f000 {
			label = "storage";
			reg = <0x0007f000 DT_SIZE_K(4)>;
		};
	};
};
