{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 8164,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.002617309568449855,
    "power__switching__total": 0.0004812355909962207,
    "power__leakage__total": 2.4368569029320497e-06,
    "power__total": 0.0031009819358587265,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.2626228198133515,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.26689912146939354,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11392104249056782,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 6.844824456526386,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.113921,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.27634165182761034,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.27805161737849915,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.5999603761391304,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 3.8450053118622116,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.59996,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 3.845005,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.26792113730361683,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.271140811921664,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.292846422067504,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 6.0158431050540795,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.292846,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 6.015843,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.2626228198133515,
    "clock__skew__worst_setup": 0.26689912146939354,
    "timing__hold__ws": 0.11392104249056782,
    "timing__setup__ws": 3.8450053118622116,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.113921,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 3.845005,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 4265,
    "design__instance__area__stdcell": 64073.7,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.686375,
    "design__instance__utilization__stdcell": 0.686375,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:buffer": 1,
    "design__instance__area__class:buffer": 7.2576,
    "design__instance__count__class:inverter": 100,
    "design__instance__area__class:inverter": 596.938,
    "design__instance__count__class:sequential_cell": 376,
    "design__instance__area__class:sequential_cell": 18815.3,
    "design__instance__count__class:multi_input_combinational_cell": 2990,
    "design__instance__area__class:multi_input_combinational_cell": 30182.5,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 720,
    "design__instance__area__class:timing_repair_buffer": 12804.2,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 99997.3,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 68,
    "design__instance__area__class:clock_buffer": 1603.93,
    "design__instance__count__class:clock_inverter": 10,
    "design__instance__area__class:clock_inverter": 63.504,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 492,
    "global_route__vias": 27185,
    "global_route__wirelength": 163680,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 4265,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 972,
    "route__wirelength__iter:0": 109477,
    "route__drc_errors__iter:1": 312,
    "route__wirelength__iter:1": 108904,
    "route__drc_errors__iter:2": 271,
    "route__wirelength__iter:2": 108704,
    "route__drc_errors__iter:3": 3,
    "route__wirelength__iter:3": 108705,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 108702,
    "route__drc_errors": 0,
    "route__wirelength": 108702,
    "route__vias": 24890,
    "route__vias__singlecut": 24890,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 10,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 573.77,
    "design__instance__count__class:fill_cell": 3899,
    "design__instance__area__class:fill_cell": 29277.2,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 29,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 29,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 29,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 29,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19927,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19973,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.000730233,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000556401,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000249968,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000556401,
    "design_powergrid__voltage__worst": 0.000556401,
    "design_powergrid__voltage__worst__net:VPWR": 1.19927,
    "design_powergrid__drop__worst": 0.000730233,
    "design_powergrid__drop__worst__net:VPWR": 0.000730233,
    "design_powergrid__voltage__worst__net:VGND": 0.000556401,
    "design_powergrid__drop__worst__net:VGND": 0.000556401,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000268,
    "ir__drop__worst": 0.00073,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}