

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_DBqXwa"
Parsing file _cuobjdump_complete_output_DBqXwa
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kXLxQ1"
Running: cat _ptx_kXLxQ1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xvssbT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xvssbT --output-file  /dev/null 2> _ptx_kXLxQ1info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kXLxQ1 _ptx2_xvssbT _ptx_kXLxQ1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:45:34 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(39,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 667232 (ipc=444.8) sim_rate=333616 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:45:35 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 885568 (ipc=354.2) sim_rate=295189 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:45:36 2019
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 924256 (ipc=184.9) sim_rate=231064 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:45:37 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 980960 (ipc=130.8) sim_rate=196192 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:45:38 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1057952 (ipc=105.8) sim_rate=176325 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:45:39 2019
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 1106080 (ipc=92.2) sim_rate=158011 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:45:40 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1179840 (ipc=84.3) sim_rate=147480 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:45:41 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1254944 (ipc=76.1) sim_rate=139438 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:45:42 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1323264 (ipc=71.5) sim_rate=132326 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:45:43 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1415680 (ipc=67.4) sim_rate=128698 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:45:44 2019
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1470688 (ipc=63.9) sim_rate=122557 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:45:45 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1523872 (ipc=61.0) sim_rate=117220 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:45:46 2019
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1588384 (ipc=58.8) sim_rate=113456 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:45:47 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(36,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 1661632 (ipc=56.3) sim_rate=110775 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:45:48 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(15,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 1717088 (ipc=54.5) sim_rate=107318 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:45:49 2019
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 1779072 (ipc=53.1) sim_rate=104651 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:45:50 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(18,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 1849152 (ipc=51.4) sim_rate=102730 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:45:51 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 1908224 (ipc=50.2) sim_rate=100432 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:45:52 2019
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 1964448 (ipc=49.1) sim_rate=98222 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:45:53 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2043328 (ipc=48.1) sim_rate=97301 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:45:54 2019
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(36,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2100096 (ipc=47.2) sim_rate=95458 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:45:55 2019
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2151392 (ipc=46.3) sim_rate=93538 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:45:56 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 2217088 (ipc=45.7) sim_rate=92378 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:45:57 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 2292096 (ipc=44.9) sim_rate=91683 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:45:58 2019
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 2357472 (ipc=44.5) sim_rate=90672 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:45:59 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(37,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 2418912 (ipc=44.0) sim_rate=89589 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:46:00 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(50,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 2475968 (ipc=43.4) sim_rate=88427 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:46:01 2019
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 2555904 (ipc=43.0) sim_rate=88134 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:46:02 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(48,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 2610944 (ipc=42.5) sim_rate=87031 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:46:03 2019
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(50,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 2687872 (ipc=42.0) sim_rate=86705 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:46:04 2019
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 2755008 (ipc=41.7) sim_rate=86094 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:46:05 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 2841696 (ipc=41.5) sim_rate=86112 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:46:06 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(50,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 2946176 (ipc=41.5) sim_rate=86652 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:46:07 2019
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(45,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 3033632 (ipc=41.6) sim_rate=86675 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:46:08 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(5,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 3151360 (ipc=41.7) sim_rate=87537 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:46:09 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(48,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 3238016 (ipc=41.8) sim_rate=87513 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:46:10 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(83,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 3348936 (ipc=42.1) sim_rate=88129 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:46:11 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(61,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 3479804 (ipc=42.4) sim_rate=89225 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:46:12 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 3582110 (ipc=42.6) sim_rate=89552 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:46:13 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 3710620 (ipc=42.9) sim_rate=90502 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:46:14 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(11,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(70,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 3818352 (ipc=43.1) sim_rate=90913 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:46:15 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 3959683 (ipc=43.5) sim_rate=92085 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:46:16 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 4051525 (ipc=43.6) sim_rate=92080 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:46:17 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(89,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 4156389 (ipc=43.5) sim_rate=92364 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:46:18 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 4255391 (ipc=43.4) sim_rate=92508 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:46:19 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 4344266 (ipc=43.2) sim_rate=92431 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:46:20 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 4427914 (ipc=43.0) sim_rate=92248 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:46:21 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 4515034 (ipc=42.8) sim_rate=92143 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:46:22 2019
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 4575874 (ipc=42.6) sim_rate=91517 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:46:23 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(84,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 4670425 (ipc=42.5) sim_rate=91576 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:46:24 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(87,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 4749629 (ipc=42.2) sim_rate=91339 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:46:25 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(87,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 4821117 (ipc=41.9) sim_rate=90964 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:46:26 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(9,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 4915709 (ipc=41.7) sim_rate=91031 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:46:27 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(11,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 4995485 (ipc=41.5) sim_rate=90827 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:46:28 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 5065789 (ipc=41.2) sim_rate=90460 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:46:29 2019
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 5136925 (ipc=40.9) sim_rate=90121 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:46:30 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(11,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 5230045 (ipc=40.7) sim_rate=90173 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:46:31 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(8,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 5306589 (ipc=40.5) sim_rate=89942 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:46:32 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 5384541 (ipc=40.3) sim_rate=89742 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:46:33 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 5478854 (ipc=40.1) sim_rate=89817 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:46:34 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (138088,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(138089,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 5625008 (ipc=40.5) sim_rate=90725 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:46:35 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(90,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(21,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 5782096 (ipc=41.0) sim_rate=91779 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:46:36 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(7,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 6015510 (ipc=41.9) sim_rate=93992 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:46:37 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(24,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 6248056 (ipc=42.9) sim_rate=96123 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:46:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (145738,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(145739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (145826,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(145827,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (146140,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(146141,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (146500,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(146501,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(25,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (146965,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(146966,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 6460719 (ipc=43.8) sim_rate=97889 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:46:39 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (147774,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(147775,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(16,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (147931,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(147932,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (148427,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(148428,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(10,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 6608862 (ipc=44.2) sim_rate=98639 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:46:40 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (149723,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(149724,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (150242,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(150243,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(100,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 6760412 (ipc=44.6) sim_rate=99417 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:46:41 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(32,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (151727,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(151728,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (152240,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(152241,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (152472,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(152473,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(95,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 6896322 (ipc=44.9) sim_rate=99946 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:46:42 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(96,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 6996498 (ipc=45.0) sim_rate=99949 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:46:43 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(16,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 7111612 (ipc=45.0) sim_rate=100163 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:46:44 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(43,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (160125,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(160126,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 7216376 (ipc=45.0) sim_rate=100227 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:46:45 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(17,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 7311129 (ipc=45.0) sim_rate=100152 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:46:46 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(24,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 7412564 (ipc=44.9) sim_rate=100169 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:46:47 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(27,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 7493942 (ipc=44.9) sim_rate=99919 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:46:48 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(28,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 7569879 (ipc=44.7) sim_rate=99603 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:46:49 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(22,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 7652119 (ipc=44.5) sim_rate=99378 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:46:50 2019
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 7710903 (ipc=44.3) sim_rate=98857 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:46:51 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(103,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 7788055 (ipc=44.1) sim_rate=98582 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:46:52 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(103,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 7861303 (ipc=43.9) sim_rate=98266 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:46:53 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(92,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 7939735 (ipc=43.7) sim_rate=98021 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:46:54 2019
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 8014135 (ipc=43.6) sim_rate=97733 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:46:55 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(19,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 8094679 (ipc=43.4) sim_rate=97526 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:46:56 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(19,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 8165143 (ipc=43.2) sim_rate=97204 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:46:57 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(103,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 8261527 (ipc=43.1) sim_rate=97194 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:46:58 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(16,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 8380423 (ipc=43.2) sim_rate=97446 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:46:59 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(44,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(27,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 8548275 (ipc=43.5) sim_rate=98256 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:47:00 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(56,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(59,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 8724572 (ipc=44.0) sim_rate=99142 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:47:01 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(45,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (199360,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(199361,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(37,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 8933975 (ipc=44.6) sim_rate=100381 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:47:02 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(22,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(28,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (202289,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(202290,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 9156933 (ipc=45.2) sim_rate=101743 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:47:03 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(43,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(29,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(16,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 9362790 (ipc=45.8) sim_rate=102887 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:47:04 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(36,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (205321,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(205322,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(31,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 9568595 (ipc=46.3) sim_rate=104006 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:47:05 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (206816,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(206817,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(41,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (207706,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(207707,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (207951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(207952,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 9689077 (ipc=46.5) sim_rate=104183 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:47:06 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(55,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (209887,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(209888,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (210236,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(210237,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 9792235 (ipc=46.5) sim_rate=104172 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:47:07 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(34,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (211977,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(211978,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (212274,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(212275,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 9911689 (ipc=46.6) sim_rate=104333 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:47:08 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(34,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (214061,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(214062,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 10003181 (ipc=46.6) sim_rate=104199 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:47:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (214572,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(214573,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(34,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (216047,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(216048,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (216458,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(216459,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 10072438 (ipc=46.5) sim_rate=103839 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:47:10 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(31,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 10148784 (ipc=46.4) sim_rate=103559 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:47:11 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(34,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 10232720 (ipc=46.3) sim_rate=103360 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:47:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (221286,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(221287,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 10302865 (ipc=46.2) sim_rate=103028 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:47:13 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(106,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 10377105 (ipc=46.0) sim_rate=102743 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:47:14 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(31,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 10434065 (ipc=45.9) sim_rate=102294 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:47:15 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(105,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 10518705 (ipc=45.7) sim_rate=102123 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:47:16 2019
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 10575505 (ipc=45.6) sim_rate=101687 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:47:17 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(118,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 10652049 (ipc=45.4) sim_rate=101448 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:47:18 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(118,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 10723889 (ipc=45.2) sim_rate=101168 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:47:19 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(39,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 10793873 (ipc=45.1) sim_rate=100877 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:47:20 2019
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 10869169 (ipc=44.9) sim_rate=100640 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:47:21 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(115,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 10944017 (ipc=44.8) sim_rate=100403 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:47:22 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(47,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 11029329 (ipc=44.7) sim_rate=100266 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:47:23 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(65,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 11148529 (ipc=44.7) sim_rate=100437 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:47:24 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(42,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(38,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 11317939 (ipc=45.0) sim_rate=101053 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:47:25 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(71,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(33,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 11471572 (ipc=45.2) sim_rate=101518 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:47:26 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(57,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(71,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 11660395 (ipc=45.5) sim_rate=102284 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:47:27 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(35,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (257051,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(257052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (257308,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(257309,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (257590,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(257591,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (257674,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(257675,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(121,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 11878635 (ipc=46.0) sim_rate=103292 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:47:28 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(50,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (258511,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(258512,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (258636,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(258637,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(43,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 12045266 (ipc=46.4) sim_rate=103838 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:47:29 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(47,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(57,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 12244009 (ipc=46.8) sim_rate=104649 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:47:30 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(61,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (262824,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(262825,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 12389437 (ipc=47.0) sim_rate=104995 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:47:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (263620,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(263621,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(40,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (263939,0), 5 CTAs running
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(127,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (265010,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 12555117 (ipc=47.3) sim_rate=105505 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:47:32 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (265542,0), 5 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(61,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (266418,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 12660541 (ipc=47.3) sim_rate=105504 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:47:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (268003,0), 5 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(53,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (268613,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 12756918 (ipc=47.2) sim_rate=105429 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:47:34 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 12852326 (ipc=47.2) sim_rate=105346 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:47:35 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(59,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (273583,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 12916075 (ipc=47.1) sim_rate=105008 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:47:36 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(51,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 12996139 (ipc=46.9) sim_rate=104807 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:47:37 2019
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 13075467 (ipc=46.8) sim_rate=104603 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:47:38 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(122,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 13148811 (ipc=46.6) sim_rate=104355 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:47:39 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(52,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 13231083 (ipc=46.5) sim_rate=104181 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:47:40 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(121,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 13300587 (ipc=46.3) sim_rate=103910 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:47:41 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(127,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 13381227 (ipc=46.2) sim_rate=103730 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:47:42 2019
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 13451019 (ipc=46.1) sim_rate=103469 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:47:43 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(85,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 13530539 (ipc=45.9) sim_rate=103286 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:47:44 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(48,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 13626379 (ipc=45.9) sim_rate=103230 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:47:45 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(81,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(48,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 13763531 (ipc=46.0) sim_rate=103485 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:47:46 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(58,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(78,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 13972068 (ipc=46.3) sim_rate=104269 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:47:47 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(126,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (303454,0), 4 CTAs running
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(55,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 14151581 (ipc=46.6) sim_rate=104826 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:47:48 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(74,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(67,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 14366912 (ipc=47.0) sim_rate=105639 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:47:49 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(59,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (306870,0), 5 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(45,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (307680,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 14553740 (ipc=47.3) sim_rate=106231 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:47:50 2019
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(60,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (308826,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(59,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (310254,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 14779780 (ipc=47.6) sim_rate=107099 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:47:51 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(64,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (311204,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (311446,0), 4 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(72,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (311865,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 14923499 (ipc=47.8) sim_rate=107363 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:47:52 2019
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(73,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(50,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 15146572 (ipc=48.1) sim_rate=108189 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:47:53 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(72,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (316930,0), 5 CTAs running
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(67,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 15282381 (ipc=48.1) sim_rate=108385 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:47:54 2019
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(72,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (319579,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (319740,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (319824,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 15399150 (ipc=48.1) sim_rate=108444 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:47:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (320851,0), 4 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(72,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 15488561 (ipc=48.0) sim_rate=108311 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:47:56 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(74,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (324468,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 15595812 (ipc=47.9) sim_rate=108304 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:47:57 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (325858,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(67,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 15667653 (ipc=47.8) sim_rate=108052 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:47:58 2019
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(70,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 15765605 (ipc=47.6) sim_rate=107983 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:47:59 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(64,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 15847077 (ipc=47.4) sim_rate=107803 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:48:00 2019
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 15920581 (ipc=47.3) sim_rate=107571 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:48:01 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(84,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(78,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 16057445 (ipc=47.3) sim_rate=107768 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:48:02 2019
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(67,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(70,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 16224077 (ipc=47.4) sim_rate=108160 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:48:03 2019
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(83,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 16402880 (ipc=47.6) sim_rate=108628 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:48:04 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(94,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(84,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (345735,0), 3 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(96,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 16606530 (ipc=47.9) sim_rate=109253 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:48:05 2019
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(88,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(89,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 16834137 (ipc=48.3) sim_rate=110027 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:48:06 2019
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(83,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (349693,0), 3 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(115,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (350599,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 17048115 (ipc=48.6) sim_rate=110702 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:48:07 2019
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (351800,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(88,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (352578,0), 3 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(82,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 17278654 (ipc=48.9) sim_rate=111475 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:48:08 2019
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(71,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (355318,0), 4 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(61,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 17468187 (ipc=49.1) sim_rate=111975 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:48:09 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (356424,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (356938,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (357350,0), 3 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(79,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (358349,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 17618991 (ipc=49.1) sim_rate=112222 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:48:10 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(82,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(87,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 17751551 (ipc=49.2) sim_rate=112351 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:48:11 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (361273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (361576,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (361805,0), 4 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(89,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 17849477 (ipc=49.0) sim_rate=112260 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:48:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (365455,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (365559,0), 4 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(89,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 17948415 (ipc=48.9) sim_rate=112177 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:48:13 2019
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(80,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 18042143 (ipc=48.8) sim_rate=112063 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:48:14 2019
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 18128191 (ipc=48.6) sim_rate=111902 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:48:15 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(75,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(77,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 18240223 (ipc=48.4) sim_rate=111903 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:48:16 2019
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(82,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 18324351 (ipc=48.3) sim_rate=111733 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:48:17 2019
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(101,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 18473151 (ipc=48.3) sim_rate=111958 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:48:18 2019
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(88,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 18672507 (ipc=48.4) sim_rate=112484 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:48:19 2019
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(113,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(94,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 18876824 (ipc=48.7) sim_rate=113034 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:48:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (388082,0), 2 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(116,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(76,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (389403,0), 2 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(93,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 19101626 (ipc=48.9) sim_rate=113700 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:48:21 2019
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (391387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (391407,0), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(76,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 19352891 (ipc=49.2) sim_rate=114514 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:48:22 2019
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(98,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (393669,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (394259,0), 3 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(94,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(89,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 19571931 (ipc=49.5) sim_rate=115129 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:48:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (395864,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (396305,0), 3 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(94,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(104,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (398377,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 19814111 (ipc=49.7) sim_rate=115871 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:48:24 2019
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(82,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (400013,0), 2 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(92,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (400574,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 19976753 (ipc=49.8) sim_rate=116143 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:48:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (401556,0), 3 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(103,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (402671,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 20105898 (ipc=49.8) sim_rate=116219 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:48:26 2019
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(124,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (405847,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 20215601 (ipc=49.7) sim_rate=116181 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:48:27 2019
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(93,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (407580,0), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(96,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 20324473 (ipc=49.5) sim_rate=116139 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:48:28 2019
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 20418425 (ipc=49.4) sim_rate=116013 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:48:29 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(91,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(96,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 20517529 (ipc=49.2) sim_rate=115918 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:48:30 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(113,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 20652305 (ipc=49.2) sim_rate=116024 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:48:31 2019
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(119,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(114,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (422289,0), 1 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(101,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 20915288 (ipc=49.4) sim_rate=116845 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:48:32 2019
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(112,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 21064487 (ipc=49.5) sim_rate=117024 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:48:33 2019
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(110,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (426745,0), 1 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(93,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (427578,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (428236,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 21266570 (ipc=49.6) sim_rate=117494 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:48:34 2019
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(103,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(116,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 21416682 (ipc=49.6) sim_rate=117674 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:48:35 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(116,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(94,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(91,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 21667407 (ipc=49.9) sim_rate=118401 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:48:36 2019
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(109,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(95,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 21877292 (ipc=50.1) sim_rate=118898 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:48:37 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (437322,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (437325,0), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(102,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (438839,0), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(122,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 22066873 (ipc=50.2) sim_rate=119280 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:48:38 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (440125,0), 1 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(92,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (441933,0), 1 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(119,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 22241264 (ipc=50.3) sim_rate=119576 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:48:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (443662,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (443737,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (444063,0), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(118,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (445470,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 22356331 (ipc=50.2) sim_rate=119552 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:48:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (446117,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(118,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 22499616 (ipc=50.1) sim_rate=119678 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:48:41 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(105,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (451933,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(112,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 22630715 (ipc=50.0) sim_rate=119739 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:48:42 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(114,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (454846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(113,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (455964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 22807355 (ipc=50.0) sim_rate=120038 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:48:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (457052,0), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(119,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (457996,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (458491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (459358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 22976952 (ipc=49.9) sim_rate=120298 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:48:44 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(118,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 23074328 (ipc=49.6) sim_rate=120178 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:48:45 2019
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(127,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(123,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 23323564 (ipc=49.6) sim_rate=120847 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:48:46 2019
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(115,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(122,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (473597,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 23545532 (ipc=49.6) sim_rate=121368 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:48:47 2019
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(126,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (475017,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (475311,0), 1 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(125,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (479177,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 23705403 (ipc=49.4) sim_rate=121566 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:48:48 2019
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(106,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (481001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (482427,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(124,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 23897998 (ipc=49.3) sim_rate=121928 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:48:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (486694,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(124,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 24002261 (ipc=49.0) sim_rate=121838 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:48:50 2019
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(123,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (495371,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 24111592 (ipc=48.7) sim_rate=121775 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:48:51 2019
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(120,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (496538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (497514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(125,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (500022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 24292241 (ipc=48.4) sim_rate=122071 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:48:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (502339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(126,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (503268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (504298,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (507156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(124,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 24441502 (ipc=47.6) sim_rate=122207 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:48:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (514148,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 5.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 514149
gpu_sim_insn = 24441600
gpu_ipc =      47.5380
gpu_tot_sim_cycle = 514149
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =      47.5380
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 421
gpu_stall_icnt2sh    = 313
gpu_total_sim_rate=122208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465339
	L1I_total_cache_misses = 1723
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6262
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 440664
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443433
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444840
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487404
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436749
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496895
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488885
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443985
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 485463
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487234
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 482919
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441017
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 481262
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 491763
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 439327
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6991840
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3404
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6989215
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2625
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1723
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6262
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 6995244
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3404
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3404
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6991840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11713831	W0_Idle:833837	W0_Scoreboard:1065380	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 351 
averagemflatency = 273 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 514148 
mrq_lat_table:63823 	231 	241 	509 	743 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	253 	65554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65894 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49133 	16337 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	70 	171 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        10        21        11        19        14        15        11        20        13        19        10        32        26        31        28 
dram[1]:        27        13        20        20        15        14        14        16        20        14        15        11        30        22        30        25 
dram[2]:         9        14        21        20        14        23        10        16        15        23        11        23        28        31        28        30 
dram[3]:        11        26        18        12        12        17        13        15        16        21        10        23        23        29        27        29 
dram[4]:        26        14        18        16        22        12        14         8        20        14        21        11        32        26        32        26 
dram[5]:        27        17        18        18        14         9         8        17        19        11        22        13        29        22        31        27 
maximum service time to same row:
dram[0]:     18951      8192     16215     10164     21615     13231     28049     11668     26459      9863     16979     12808     48566     41031     45613     38466 
dram[1]:     25540     15691     17006     22444     11580     13705     25804     18928     16177     14394     12582     12937     46922     34332     43505     33063 
dram[2]:      8466     10036     21038     20561     11640     19303     14984     28148     12601     26518     15519     16695     43853     48563     36576     43232 
dram[3]:     13353     22858     19872     13217     13625     15384     15970     26105     14504     17831     13066     19944     34940     43814     33097     41506 
dram[4]:     20600     16140     17790     13504     21633     12172     28648     11395     26797     12610     16694     15812     48567     39906     46141     34801 
dram[5]:     23624     18366     15562     18515     12908     11569     21372     19916     14861     10099     18025     14597     45220     34974     44316     32837 
average row accesses per activate:
dram[0]:  1.618705  1.414737  1.577465  1.493333  1.542986  1.394683  1.567929  1.460581  1.648712  1.520518  1.613208  1.467091  1.635036  1.643032  1.723077  1.530752 
dram[1]:  1.497778  1.426752  1.506727  1.476923  1.469828  1.403292  1.574944  1.482105  1.589165  1.454545  1.537079  1.438155  1.701266  1.490022  1.607656  1.534247 
dram[2]:  1.392562  1.584906  1.493333  1.516930  1.432773  1.568807  1.530435  1.564444  1.557522  1.648712  1.467811  1.608491  1.671642  1.718670  1.559165  1.768421 
dram[3]:  1.384774  1.510112  1.460870  1.506727  1.420833  1.537079  1.478992  1.537118  1.494692  1.633411  1.393075  1.542986  1.510112  1.627119  1.537757  1.600000 
dram[4]:  1.600000  1.385567  1.651106  1.476923  1.567816  1.443038  1.614679  1.507495  1.610984  1.501066  1.617371  1.479393  1.663366  1.541284  1.714286  1.559165 
dram[5]:  1.527273  1.454545  1.534247  1.480176  1.515556  1.404517  1.622120  1.523810  1.567929  1.507495  1.577011  1.454158  1.615385  1.490022  1.596200  1.500000 
average row locality = 65568/42769 = 1.533073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65553
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
total reads: 15
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        277       274       273       274       273       275       273       274       272       274       273       284       273       273       272       274
dram[1]:        273       274       274       274       274       275       273       274       273       275       274       286       273       274       273       274
dram[2]:        274       273       274       274       274       273       274       273       273       272       274       273       273       272       273       272
dram[3]:        274       273       274       273       274       273       274       273       274       273       275       273       274       273       274       274
dram[4]:        273       275       272       274       273       274       273       274       273       274       284       274       272       273       272       274
dram[5]:        273       274       273       274       273       275       273       274       273       274       285       274       273       274       273       274
maximum mf latency per bank:
dram[0]:        310       307       307       307       314       307       315       317       305       312       320       318       319       307       315       304
dram[1]:        320       308       348       313       307       327       351       313       346       309       307       314       313       315       307       306
dram[2]:        307       306       310       317       327       311       314       308       309       311       306       313       312       303       326       311
dram[3]:        312       311       306       307       308       309       318       306       338       312       307       309       311       303       320       312
dram[4]:        317       313       306       310       312       305       316       306       306       308       309       310       307       309       307       307
dram[5]:        310       313       307       335       312       305       330       308       319       315       310       308       317       309       311       308

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642699 n_act=7064 n_pre=7048 n_req=10934 n_rd=21856 n_write=9 bw_util=0.06443
n_activity=299364 dram_eff=0.1461
bk0: 1350a 665170i bk1: 1344a 663687i bk2: 1344a 664809i bk3: 1344a 664337i bk4: 1364a 664445i bk5: 1364a 663228i bk6: 1408a 664043i bk7: 1408a 663230i bk8: 1408a 664627i bk9: 1408a 663756i bk10: 1368a 664802i bk11: 1370a 663576i bk12: 1344a 665161i bk13: 1344a 665286i bk14: 1344a 665732i bk15: 1344a 664647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00769145
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642348 n_act=7245 n_pre=7229 n_req=10928 n_rd=21852 n_write=2 bw_util=0.0644
n_activity=300321 dram_eff=0.1455
bk0: 1348a 664339i bk1: 1344a 663726i bk2: 1344a 664427i bk3: 1344a 664183i bk4: 1364a 663893i bk5: 1364a 663300i bk6: 1408a 664133i bk7: 1408a 663515i bk8: 1408a 664273i bk9: 1408a 663198i bk10: 1368a 664261i bk11: 1368a 663461i bk12: 1344a 665462i bk13: 1344a 664239i bk14: 1344a 665100i bk15: 1344a 664649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00747337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642848 n_act=6996 n_pre=6980 n_req=10926 n_rd=21852 n_write=0 bw_util=0.0644
n_activity=298672 dram_eff=0.1463
bk0: 1348a 663664i bk1: 1344a 664959i bk2: 1344a 664392i bk3: 1344a 664426i bk4: 1364a 663563i bk5: 1368a 664478i bk6: 1408a 663904i bk7: 1408a 664074i bk8: 1408a 664064i bk9: 1408a 664702i bk10: 1368a 663795i bk11: 1364a 664746i bk12: 1344a 665332i bk13: 1344a 665708i bk14: 1344a 664905i bk15: 1344a 666087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00615316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642350 n_act=7246 n_pre=7230 n_req=10925 n_rd=21850 n_write=0 bw_util=0.06439
n_activity=301051 dram_eff=0.1452
bk0: 1346a 663420i bk1: 1344a 664472i bk2: 1344a 664178i bk3: 1344a 664462i bk4: 1364a 663473i bk5: 1368a 664308i bk6: 1408a 663444i bk7: 1408a 663869i bk8: 1408a 663488i bk9: 1408a 664516i bk10: 1368a 663250i bk11: 1364a 664395i bk12: 1344a 664342i bk13: 1344a 665077i bk14: 1344a 664640i bk15: 1344a 664930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00628429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642767 n_act=7035 n_pre=7019 n_req=10929 n_rd=21848 n_write=7 bw_util=0.0644
n_activity=297033 dram_eff=0.1472
bk0: 1344a 665039i bk1: 1344a 663455i bk2: 1344a 665239i bk3: 1344a 664257i bk4: 1364a 664656i bk5: 1368a 663720i bk6: 1408a 664257i bk7: 1408a 663557i bk8: 1408a 664312i bk9: 1408a 663494i bk10: 1368a 664622i bk11: 1364a 663950i bk12: 1344a 665281i bk13: 1344a 664658i bk14: 1344a 665638i bk15: 1344a 664747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0066173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=678676 n_nop=642476 n_act=7183 n_pre=7167 n_req=10926 n_rd=21848 n_write=2 bw_util=0.06439
n_activity=302193 dram_eff=0.1446
bk0: 1344a 664546i bk1: 1344a 664000i bk2: 1344a 664639i bk3: 1344a 664157i bk4: 1364a 664285i bk5: 1368a 663248i bk6: 1408a 664539i bk7: 1408a 663879i bk8: 1408a 664156i bk9: 1408a 663693i bk10: 1368a 664521i bk11: 1364a 663740i bk12: 1344a 664961i bk13: 1344a 664177i bk14: 1344a 664942i bk15: 1344a 664242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00767524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 343
L2_cache_bank[1]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 176
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65553
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 17
L2_total_cache_reservation_fails = 519
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 411
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.19621
	minimum = 6
	maximum = 43
Network latency average = 9.16477
	minimum = 6
	maximum = 40
Slowest packet = 17297
Flit latency average = 7.5564
	minimum = 6
	maximum = 36
Slowest flit = 51783
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00949602
	minimum = 0.00801324 (at node 0)
	maximum = 0.010744 (at node 16)
Accepted packet rate average = 0.00949602
	minimum = 0.00801324 (at node 0)
	maximum = 0.010744 (at node 16)
Injected flit rate average = 0.0284306
	minimum = 0.00804436 (at node 0)
	maximum = 0.0534962 (at node 15)
Accepted flit rate average= 0.0284306
	minimum = 0.0106234 (at node 20)
	maximum = 0.0449208 (at node 3)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19621 (1 samples)
	minimum = 6 (1 samples)
	maximum = 43 (1 samples)
Network latency average = 9.16477 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 7.5564 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00949602 (1 samples)
	minimum = 0.00801324 (1 samples)
	maximum = 0.010744 (1 samples)
Accepted packet rate average = 0.00949602 (1 samples)
	minimum = 0.00801324 (1 samples)
	maximum = 0.010744 (1 samples)
Injected flit rate average = 0.0284306 (1 samples)
	minimum = 0.00804436 (1 samples)
	maximum = 0.0534962 (1 samples)
Accepted flit rate average = 0.0284306 (1 samples)
	minimum = 0.0106234 (1 samples)
	maximum = 0.0449208 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 122208 (inst/sec)
gpgpu_simulation_rate = 2570 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 199109.703125 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
