// Generated by CIRCT firtool-1.76.0
module frontend(	// src/main/scala/Frontend/frontend.scala:36:7
  input         clock,	// src/main/scala/Frontend/frontend.scala:36:7
                reset,	// src/main/scala/Frontend/frontend.scala:36:7
                io_flush,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_request_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_memory_request_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [31:0] io_memory_request_bits_addr,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_request_bits_wr_data,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_memory_request_bits_wr_en,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_response_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_memory_response_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_memory_response_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_memory_response_bits_valid_bits_0,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_response_bits_valid_bits_1,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_response_bits_valid_bits_2,	// src/main/scala/Frontend/frontend.scala:45:16
                io_memory_response_bits_valid_bits_3,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_memory_response_bits_instructions_0_instruction,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_memory_response_bits_instructions_1_instruction,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_memory_response_bits_instructions_2_instruction,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_memory_response_bits_instructions_3_instruction,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_commit_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_commit_bits_T_NT,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [2:0]  io_commit_bits_br_type,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_NEXT,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_1,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_2,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_3,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/frontend.scala:45:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/frontend.scala:45:16
                io_predictions_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_predictions_valid,	// src/main/scala/Frontend/frontend.scala:45:16
                io_predictions_bits_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [31:0] io_predictions_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
                io_predictions_bits_predicted_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_predictions_bits_T_NT,	// src/main/scala/Frontend/frontend.scala:45:16
  output [2:0]  io_predictions_bits_br_type,	// src/main/scala/Frontend/frontend.scala:45:16
  output [15:0] io_predictions_bits_GHR,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_predictions_bits_NEXT,	// src/main/scala/Frontend/frontend.scala:45:16
                io_predictions_bits_TOS,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_predictions_bits_dominant_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [31:0] io_predictions_bits_resolved_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_renamed_decoded_fetch_packet_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,	// src/main/scala/Frontend/frontend.scala:45:16
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/frontend.scala:45:16
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/frontend.scala:45:16
  output [3:0]  io_renamed_decoded_fetch_packet_bits_RAT_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_0_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_FU_outputs_0_bits_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_0_bits_RD_data,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_0_bits_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_0_bits_branch_taken,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_0_bits_target_address,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_0_bits_branch_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_1_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_FU_outputs_1_bits_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_1_bits_RD_data,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_1_bits_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_1_bits_branch_taken,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_1_bits_target_address,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_1_bits_branch_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_2_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_FU_outputs_2_bits_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_2_bits_RD_data,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_2_bits_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_2_bits_branch_taken,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_2_bits_target_address,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_2_bits_branch_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_3_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [6:0]  io_FU_outputs_3_bits_RD,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_3_bits_RD_data,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_3_bits_RD_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_3_bits_branch_taken,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [31:0] io_FU_outputs_3_bits_target_address,	// src/main/scala/Frontend/frontend.scala:45:16
  input         io_FU_outputs_3_bits_branch_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,	// src/main/scala/Frontend/frontend.scala:45:16
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,	// src/main/scala/Frontend/frontend.scala:45:16
  output        io_revert_valid,	// src/main/scala/Frontend/frontend.scala:45:16
  output [31:0] io_revert_bits_PC	// src/main/scala/Frontend/frontend.scala:45:16
);

  wire        _rename_io_decoded_fetch_packet_ready;	// src/main/scala/Frontend/frontend.scala:82:37
  wire        _FTQ_queue_io_in_ready;	// src/main/scala/Frontend/frontend.scala:80:37
  wire        _instruction_queue_io_in_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [31:0] _instruction_queue_io_out_bits_fetch_PC;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RD;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RD_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS1;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS2;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_0_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_packet_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_0_ROB_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_0_instructionType;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_portID;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS_type;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_is_load;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_is_store;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RD;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RD_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS1;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS2;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_1_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_packet_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_1_ROB_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_1_instructionType;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_portID;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS_type;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_is_load;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_is_store;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RD;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RD_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS1;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS2;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_2_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_packet_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_2_ROB_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_2_instructionType;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_portID;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS_type;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_is_load;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_is_store;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RD;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RD_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS1;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS2;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_3_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_packet_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_3_ROB_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_3_instructionType;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_portID;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS_type;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_is_load;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_is_store;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_valid_bits_0;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_valid_bits_1;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_valid_bits_2;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _instruction_queue_io_out_bits_valid_bits_3;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [3:0]  _instruction_queue_io_out_bits_RAT_index;	// src/main/scala/Frontend/frontend.scala:79:37
  wire [7:0]  _instruction_queue_io_out_bits_free_list_front_pointer;	// src/main/scala/Frontend/frontend.scala:79:37
  wire        _decoders_io_fetch_packet_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_predictions_in_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_fetch_PC;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;	// src/main/scala/Frontend/frontend.scala:77:37
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_0;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_1;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_2;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_3;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_RAT_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [7:0]  _decoders_io_decoded_fetch_packet_bits_free_list_front_pointer;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_predictions_out_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_predictions_out_bits_valid;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [31:0] _decoders_io_predictions_out_bits_fetch_PC;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_predictions_out_bits_is_misprediction;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [31:0] _decoders_io_predictions_out_bits_predicted_PC;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _decoders_io_predictions_out_bits_T_NT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [2:0]  _decoders_io_predictions_out_bits_br_type;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [15:0] _decoders_io_predictions_out_bits_GHR;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_predictions_out_bits_NEXT;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [6:0]  _decoders_io_predictions_out_bits_TOS;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [1:0]  _decoders_io_predictions_out_bits_dominant_index;	// src/main/scala/Frontend/frontend.scala:77:37
  wire [31:0] _decoders_io_predictions_out_bits_resolved_PC;	// src/main/scala/Frontend/frontend.scala:77:37
  wire        _instruction_fetch_io_fetch_packet_valid;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_fetch_PC;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_0;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_1;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_2;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_3;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_0_instruction;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_1_instruction;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_2_instruction;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_3_instruction;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_predictions_valid;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_predictions_bits_valid;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_predictions_bits_fetch_PC;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_predictions_bits_is_misprediction;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_predictions_bits_predicted_PC;	// src/main/scala/Frontend/frontend.scala:76:37
  wire        _instruction_fetch_io_predictions_bits_T_NT;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [2:0]  _instruction_fetch_io_predictions_bits_br_type;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [15:0] _instruction_fetch_io_predictions_bits_GHR;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [6:0]  _instruction_fetch_io_predictions_bits_NEXT;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [6:0]  _instruction_fetch_io_predictions_bits_TOS;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [1:0]  _instruction_fetch_io_predictions_bits_dominant_index;	// src/main/scala/Frontend/frontend.scala:76:37
  wire [31:0] _instruction_fetch_io_predictions_bits_resolved_PC;	// src/main/scala/Frontend/frontend.scala:76:37
  instruction_fetch instruction_fetch (	// src/main/scala/Frontend/frontend.scala:76:37
    .clock                                               (clock),
    .reset                                               (reset),
    .io_flush                                            (io_flush),
    .io_commit_valid                                     (io_commit_valid),
    .io_commit_bits_fetch_PC                             (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                 (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                            (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                              (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC                          (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                  (io_commit_bits_GHR),
    .io_commit_bits_TOS                                  (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                 (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index                            (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                                 (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                 (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                 (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                 (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                           (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                           (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                           (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                           (io_commit_bits_RD_valid_3),
    .io_memory_response_ready                            (io_memory_response_ready),
    .io_memory_response_valid                            (io_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_memory_request_ready                             (io_memory_request_ready),
    .io_memory_request_valid                             (io_memory_request_valid),
    .io_memory_request_bits_addr                         (io_memory_request_bits_addr),
    .io_memory_request_bits_wr_data                      (io_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en                        (io_memory_request_bits_wr_en),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_predictions_ready
      (_decoders_io_predictions_in_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_predictions_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),
    .io_predictions_bits_GHR
      (_instruction_fetch_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT
      (_instruction_fetch_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS
      (_instruction_fetch_io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),
    .io_revert_valid                                     (io_revert_valid),
    .io_revert_bits_PC                                   (io_revert_bits_PC)
  );	// src/main/scala/Frontend/frontend.scala:76:37
  fetch_packet_decoder decoders (	// src/main/scala/Frontend/frontend.scala:77:37
    .clock                                                                   (clock),
    .reset                                                                   (reset),
    .io_flush                                                                (io_flush),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_ready
      (_decoders_io_predictions_in_ready),
    .io_predictions_in_valid
      (_instruction_fetch_io_predictions_valid),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_GHR
      (_instruction_fetch_io_predictions_bits_GHR),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_NEXT
      (_instruction_fetch_io_predictions_bits_NEXT),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_TOS
      (_instruction_fetch_io_predictions_bits_TOS),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_predictions_in_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),	// src/main/scala/Frontend/frontend.scala:76:37
    .io_decoded_fetch_packet_ready
      (_instruction_queue_io_in_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_valid
      (_decoders_io_decoded_fetch_packet_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_decoded_fetch_packet_bits_RAT_index
      (_decoders_io_decoded_fetch_packet_bits_RAT_index),
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_predictions_out_ready
      (_FTQ_queue_io_in_ready),	// src/main/scala/Frontend/frontend.scala:80:37
    .io_predictions_out_valid
      (_decoders_io_predictions_out_valid),
    .io_predictions_out_bits_valid
      (_decoders_io_predictions_out_bits_valid),
    .io_predictions_out_bits_fetch_PC
      (_decoders_io_predictions_out_bits_fetch_PC),
    .io_predictions_out_bits_is_misprediction
      (_decoders_io_predictions_out_bits_is_misprediction),
    .io_predictions_out_bits_predicted_PC
      (_decoders_io_predictions_out_bits_predicted_PC),
    .io_predictions_out_bits_T_NT
      (_decoders_io_predictions_out_bits_T_NT),
    .io_predictions_out_bits_br_type
      (_decoders_io_predictions_out_bits_br_type),
    .io_predictions_out_bits_GHR
      (_decoders_io_predictions_out_bits_GHR),
    .io_predictions_out_bits_NEXT
      (_decoders_io_predictions_out_bits_NEXT),
    .io_predictions_out_bits_TOS
      (_decoders_io_predictions_out_bits_TOS),
    .io_predictions_out_bits_dominant_index
      (_decoders_io_predictions_out_bits_dominant_index),
    .io_predictions_out_bits_resolved_PC
      (_decoders_io_predictions_out_bits_resolved_PC)
  );	// src/main/scala/Frontend/frontend.scala:77:37
  Q_3 instruction_queue (	// src/main/scala/Frontend/frontend.scala:79:37
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_in_ready
      (_instruction_queue_io_in_ready),
    .io_in_valid
      (_decoders_io_decoded_fetch_packet_valid & _FTQ_queue_io_in_ready),	// src/main/scala/Frontend/frontend.scala:77:37, :80:37, :150:79
    .io_in_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_0_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_1_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_2_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_decoded_instruction_3_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_RAT_index
      (_decoders_io_decoded_fetch_packet_bits_RAT_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_out_ready
      (_rename_io_decoded_fetch_packet_ready),	// src/main/scala/Frontend/frontend.scala:82:37
    .io_out_valid
      (_instruction_queue_io_out_valid),
    .io_out_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),
    .io_out_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),
    .io_out_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),
    .io_out_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),
    .io_out_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),
    .io_out_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),
    .io_out_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),
    .io_out_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),
    .io_out_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),
    .io_out_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),
    .io_out_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_ROB_index),
    .io_out_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),
    .io_out_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),
    .io_out_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),
    .io_out_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),
    .io_out_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_out_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_out_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_out_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_out_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM),
    .io_out_bits_decoded_instruction_0_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_load),
    .io_out_bits_decoded_instruction_0_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_store),
    .io_out_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),
    .io_out_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),
    .io_out_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),
    .io_out_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),
    .io_out_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),
    .io_out_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),
    .io_out_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),
    .io_out_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),
    .io_out_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),
    .io_out_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_ROB_index),
    .io_out_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),
    .io_out_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),
    .io_out_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),
    .io_out_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),
    .io_out_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_out_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_out_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_out_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_out_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM),
    .io_out_bits_decoded_instruction_1_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_load),
    .io_out_bits_decoded_instruction_1_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_store),
    .io_out_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),
    .io_out_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),
    .io_out_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),
    .io_out_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),
    .io_out_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),
    .io_out_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),
    .io_out_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),
    .io_out_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),
    .io_out_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),
    .io_out_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_ROB_index),
    .io_out_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),
    .io_out_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),
    .io_out_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),
    .io_out_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),
    .io_out_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_out_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_out_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_out_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_out_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM),
    .io_out_bits_decoded_instruction_2_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_load),
    .io_out_bits_decoded_instruction_2_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_store),
    .io_out_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),
    .io_out_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),
    .io_out_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),
    .io_out_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),
    .io_out_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),
    .io_out_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),
    .io_out_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),
    .io_out_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),
    .io_out_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),
    .io_out_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_ROB_index),
    .io_out_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),
    .io_out_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),
    .io_out_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),
    .io_out_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),
    .io_out_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_out_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_out_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_out_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_out_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM),
    .io_out_bits_decoded_instruction_3_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_load),
    .io_out_bits_decoded_instruction_3_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_store),
    .io_out_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3),
    .io_out_bits_RAT_index
      (_instruction_queue_io_out_bits_RAT_index),
    .io_out_bits_free_list_front_pointer
      (_instruction_queue_io_out_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );	// src/main/scala/Frontend/frontend.scala:79:37
  Q_4 FTQ_queue (	// src/main/scala/Frontend/frontend.scala:80:37
    .clock                       (clock),
    .reset                       (reset),
    .io_in_ready                 (_FTQ_queue_io_in_ready),
    .io_in_valid
      (_decoders_io_predictions_out_valid & _instruction_queue_io_in_ready),	// src/main/scala/Frontend/frontend.scala:77:37, :79:37, :141:64
    .io_in_bits_valid            (_decoders_io_predictions_out_bits_valid),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_fetch_PC         (_decoders_io_predictions_out_bits_fetch_PC),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_is_misprediction (_decoders_io_predictions_out_bits_is_misprediction),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_predicted_PC     (_decoders_io_predictions_out_bits_predicted_PC),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_T_NT             (_decoders_io_predictions_out_bits_T_NT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_br_type          (_decoders_io_predictions_out_bits_br_type),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_GHR              (_decoders_io_predictions_out_bits_GHR),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_NEXT             (_decoders_io_predictions_out_bits_NEXT),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_TOS              (_decoders_io_predictions_out_bits_TOS),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_dominant_index   (_decoders_io_predictions_out_bits_dominant_index),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_in_bits_resolved_PC      (_decoders_io_predictions_out_bits_resolved_PC),	// src/main/scala/Frontend/frontend.scala:77:37
    .io_out_ready                (io_predictions_ready),
    .io_out_valid                (io_predictions_valid),
    .io_out_bits_valid           (io_predictions_bits_valid),
    .io_out_bits_fetch_PC        (io_predictions_bits_fetch_PC),
    .io_out_bits_predicted_PC    (io_predictions_bits_predicted_PC),
    .io_out_bits_T_NT            (io_predictions_bits_T_NT),
    .io_out_bits_br_type         (io_predictions_bits_br_type),
    .io_out_bits_GHR             (io_predictions_bits_GHR),
    .io_out_bits_NEXT            (io_predictions_bits_NEXT),
    .io_out_bits_TOS             (io_predictions_bits_TOS),
    .io_out_bits_dominant_index  (io_predictions_bits_dominant_index),
    .io_out_bits_resolved_PC     (io_predictions_bits_resolved_PC),
    .io_flush                    (io_flush)
  );	// src/main/scala/Frontend/frontend.scala:80:37
  rename rename (	// src/main/scala/Frontend/frontend.scala:82:37
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (io_flush),
    .io_commit_valid
      (io_commit_valid),
    .io_commit_bits_fetch_PC
      (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC
      (io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (io_commit_bits_GHR),
    .io_commit_bits_TOS
      (io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index
      (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0
      (io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (io_commit_bits_RD_valid_3),
    .io_decoded_fetch_packet_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_decoded_fetch_packet_valid
      (_instruction_queue_io_out_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_ROB_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_load),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_store),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_ROB_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_load),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_store),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_ROB_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_load),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_store),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_ROB_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_load),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_store),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_RAT_index
      (_instruction_queue_io_out_bits_RAT_index),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_instruction_queue_io_out_bits_free_list_front_pointer),	// src/main/scala/Frontend/frontend.scala:79:37
    .io_FU_outputs_0_valid
      (io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_ROB_index
      (io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index),
    .io_renamed_decoded_fetch_packet_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_renamed_decoded_fetch_packet_valid
      (io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_index
      (io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer)
  );	// src/main/scala/Frontend/frontend.scala:82:37
endmodule

