
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.598 ; gain = 2.020 ; free physical = 331192 ; free virtual = 413953
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs" "*.svh"]] 
# }
# synth_design -top lut4_8ffs \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top lut4_8ffs -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66773
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 297210 ; free virtual = 379972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lut4_8ffs' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/lut4_8ffs.v:2]
INFO: [Synth 8-6157] synthesizing module 'D_ff' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/lut4_8ffs.v:18]
INFO: [Synth 8-6155] done synthesizing module 'D_ff' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/lut4_8ffs.v:18]
INFO: [Synth 8-6155] done synthesizing module 'lut4_8ffs' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/lut4_8ffs.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 314204 ; free virtual = 396978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 315328 ; free virtual = 398120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 315273 ; free virtual = 398066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 315126 ; free virtual = 397927
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311700 ; free virtual = 394699
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311702 ; free virtual = 394713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311648 ; free virtual = 394662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310993 ; free virtual = 394029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310997 ; free virtual = 394034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310995 ; free virtual = 394032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310995 ; free virtual = 394032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310990 ; free virtual = 394026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311001 ; free virtual = 394037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |FDPE |     8|
|4     |IBUF |    11|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-------+------+
|      |Instance       |Module |Cells |
+------+---------------+-------+------+
|1     |top            |       |    29|
|2     |  \abc[0].dut  |D_ff   |     2|
|3     |  \abc[1].dut  |D_ff_0 |     1|
|4     |  \abc[2].dut  |D_ff_1 |     1|
|5     |  \abc[3].dut  |D_ff_2 |     1|
|6     |  \abc[4].dut  |D_ff_3 |     1|
|7     |  \abc[5].dut  |D_ff_4 |     1|
|8     |  \abc[6].dut  |D_ff_5 |     1|
|9     |  \abc[7].dut  |D_ff_6 |     1|
+------+---------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310994 ; free virtual = 394030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310977 ; free virtual = 394014
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 310980 ; free virtual = 394017
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 311405 ; free virtual = 394442
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 311866 ; free virtual = 394903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5b603f73
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2860.707 ; gain = 29.109 ; free physical = 312515 ; free virtual = 395552
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/util_temp_lut4_8ffs_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/timing_temp_lut4_8ffs_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.379 ; gain = 88.672 ; free physical = 312859 ; free virtual = 395889
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/power_temp_lut4_8ffs_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/lut4_8ffs/power_temp_lut4_8ffs_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:49:24 2022...
real 67.37
user 75.18
sys 5.52
