Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 26fb916b742a4dffb9a8be048f1a1da4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot led_sw_vhdl_tb_behav xil_defaultlib.led_sw_vhdl_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture part_1 of entity xil_defaultlib.led_sw_vhdl [led_sw_vhdl_default_uniq_0]
Compiling architecture part_2 of entity xil_defaultlib.led_sw_vhdl [led_sw_vhdl_default_uniq_1]
Compiling architecture part_3 of entity xil_defaultlib.led_sw_vhdl [led_sw_vhdl_default_uniq_2]
Compiling architecture tb of entity xil_defaultlib.led_sw_vhdl_tb
Built simulation snapshot led_sw_vhdl_tb_behav
