
Node1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015c8  08006eb8  08006eb8  00007eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008480  08008480  0000a070  2**0
                  CONTENTS
  4 .ARM          00000008  08008480  08008480  00009480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008488  08008488  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008488  08008488  00009488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800848c  0800848c  0000948c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008490  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000070  08008500  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08008500  0000a250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a107  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5e  00000000  00000000  000141a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  00015e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000772  00000000  00000000  00016780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a54  00000000  00000000  00016ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a39f  00000000  00000000  00037946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1200  00000000  00000000  00041ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102ee5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f48  00000000  00000000  00102f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00105e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ea0 	.word	0x08006ea0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006ea0 	.word	0x08006ea0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
 8000278:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 800027a:	683a      	ldr	r2, [r7, #0]
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	4293      	cmp	r3, r2
 8000280:	bf28      	it	cs
 8000282:	4613      	movcs	r3, r2
}
 8000284:	4618      	mov	r0, r3
 8000286:	370c      	adds	r7, #12
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr

08000290 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b086      	sub	sp, #24
 8000294:	af00      	add	r7, sp, #0
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	00db      	lsls	r3, r3, #3
 80002a0:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 80002a2:	68b9      	ldr	r1, [r7, #8]
 80002a4:	6978      	ldr	r0, [r7, #20]
 80002a6:	f7ff ffe3 	bl	8000270 <nunavutChooseMin>
 80002aa:	4602      	mov	r2, r0
 80002ac:	697b      	ldr	r3, [r7, #20]
 80002ae:	1a9b      	subs	r3, r3, r2
 80002b0:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 80002b2:	6939      	ldr	r1, [r7, #16]
 80002b4:	6878      	ldr	r0, [r7, #4]
 80002b6:	f7ff ffdb 	bl	8000270 <nunavutChooseMin>
 80002ba:	4603      	mov	r3, r0
}
 80002bc:	4618      	mov	r0, r3
 80002be:	3718      	adds	r7, #24
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b092      	sub	sp, #72	@ 0x48
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	60f8      	str	r0, [r7, #12]
 80002cc:	60b9      	str	r1, [r7, #8]
 80002ce:	607a      	str	r2, [r7, #4]
 80002d0:	603b      	str	r3, [r7, #0]
    NUNAVUT_ASSERT(src != NULL);
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d105      	bne.n	80002e4 <nunavutCopyBits+0x20>
 80002d8:	4b91      	ldr	r3, [pc, #580]	@ (8000520 <nunavutCopyBits+0x25c>)
 80002da:	4a92      	ldr	r2, [pc, #584]	@ (8000524 <nunavutCopyBits+0x260>)
 80002dc:	2183      	movs	r1, #131	@ 0x83
 80002de:	4892      	ldr	r0, [pc, #584]	@ (8000528 <nunavutCopyBits+0x264>)
 80002e0:	f005 fe0e 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(dst != NULL);
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d105      	bne.n	80002f6 <nunavutCopyBits+0x32>
 80002ea:	4b90      	ldr	r3, [pc, #576]	@ (800052c <nunavutCopyBits+0x268>)
 80002ec:	4a8d      	ldr	r2, [pc, #564]	@ (8000524 <nunavutCopyBits+0x260>)
 80002ee:	2184      	movs	r1, #132	@ 0x84
 80002f0:	488d      	ldr	r0, [pc, #564]	@ (8000528 <nunavutCopyBits+0x264>)
 80002f2:	f005 fe05 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(src != dst);
 80002f6:	683a      	ldr	r2, [r7, #0]
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d105      	bne.n	800030a <nunavutCopyBits+0x46>
 80002fe:	4b8c      	ldr	r3, [pc, #560]	@ (8000530 <nunavutCopyBits+0x26c>)
 8000300:	4a88      	ldr	r2, [pc, #544]	@ (8000524 <nunavutCopyBits+0x260>)
 8000302:	2185      	movs	r1, #133	@ 0x85
 8000304:	4888      	ldr	r0, [pc, #544]	@ (8000528 <nunavutCopyBits+0x264>)
 8000306:	f005 fdfb 	bl	8005f00 <__assert_func>
    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 800030a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800030c:	f003 0307 	and.w	r3, r3, #7
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14f      	bne.n	80003b4 <nunavutCopyBits+0xf0>
 8000314:	68bb      	ldr	r3, [r7, #8]
 8000316:	f003 0307 	and.w	r3, r3, #7
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14a      	bne.n	80003b4 <nunavutCopyBits+0xf0>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	08db      	lsrs	r3, r3, #3
 8000322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8000324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000326:	08db      	lsrs	r3, r3, #3
 8000328:	683a      	ldr	r2, [r7, #0]
 800032a:	4413      	add	r3, r2
 800032c:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 800032e:	68bb      	ldr	r3, [r7, #8]
 8000330:	08db      	lsrs	r3, r3, #3
 8000332:	68fa      	ldr	r2, [r7, #12]
 8000334:	4413      	add	r3, r2
 8000336:	637b      	str	r3, [r7, #52]	@ 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8000338:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800033a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800033c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800033e:	f005 ffd2 	bl	80062e6 <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	b2db      	uxtb	r3, r3
 8000346:	f003 0307 	and.w	r3, r3, #7
 800034a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 800034e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000352:	2b00      	cmp	r3, #0
 8000354:	f000 80df 	beq.w	8000516 <nunavutCopyBits+0x252>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 8000358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800035a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800035c:	4413      	add	r3, r2
 800035e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8000360:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000364:	4413      	add	r3, r2
 8000366:	62bb      	str	r3, [r7, #40]	@ 0x28
            NUNAVUT_ASSERT(length_mod < 8U);
 8000368:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800036c:	2b07      	cmp	r3, #7
 800036e:	d905      	bls.n	800037c <nunavutCopyBits+0xb8>
 8000370:	4b70      	ldr	r3, [pc, #448]	@ (8000534 <nunavutCopyBits+0x270>)
 8000372:	4a6c      	ldr	r2, [pc, #432]	@ (8000524 <nunavutCopyBits+0x260>)
 8000374:	2194      	movs	r1, #148	@ 0x94
 8000376:	486c      	ldr	r0, [pc, #432]	@ (8000528 <nunavutCopyBits+0x264>)
 8000378:	f005 fdc2 	bl	8005f00 <__assert_func>
            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 800037c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000380:	2201      	movs	r2, #1
 8000382:	fa02 f303 	lsl.w	r3, r2, r3
 8000386:	b2db      	uxtb	r3, r3
 8000388:	3b01      	subs	r3, #1
 800038a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 800038e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000390:	781a      	ldrb	r2, [r3, #0]
 8000392:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000396:	43db      	mvns	r3, r3
 8000398:	b2db      	uxtb	r3, r3
 800039a:	4013      	ands	r3, r2
 800039c:	b2da      	uxtb	r2, r3
 800039e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003a0:	7819      	ldrb	r1, [r3, #0]
 80003a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80003a6:	400b      	ands	r3, r1
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	4313      	orrs	r3, r2
 80003ac:	b2da      	uxtb	r2, r3
 80003ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003b0:	701a      	strb	r2, [r3, #0]
    {
 80003b2:	e0b0      	b.n	8000516 <nunavutCopyBits+0x252>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 80003bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80003be:	647b      	str	r3, [r7, #68]	@ 0x44
        size_t       dst_off  = dst_offset_bits;
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	643b      	str	r3, [r7, #64]	@ 0x40
        const size_t last_bit = src_off + length_bits;
 80003c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4413      	add	r3, r2
 80003ca:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(((psrc < pdst) ? ((uintptr_t)(psrc + ((src_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)pdst) : 1));
 80003cc:	6a3a      	ldr	r2, [r7, #32]
 80003ce:	69fb      	ldr	r3, [r7, #28]
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d210      	bcs.n	80003f6 <nunavutCopyBits+0x132>
 80003d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4413      	add	r3, r2
 80003da:	3308      	adds	r3, #8
 80003dc:	08db      	lsrs	r3, r3, #3
 80003de:	6a3a      	ldr	r2, [r7, #32]
 80003e0:	4413      	add	r3, r2
 80003e2:	461a      	mov	r2, r3
 80003e4:	69fb      	ldr	r3, [r7, #28]
 80003e6:	429a      	cmp	r2, r3
 80003e8:	d905      	bls.n	80003f6 <nunavutCopyBits+0x132>
 80003ea:	4b53      	ldr	r3, [pc, #332]	@ (8000538 <nunavutCopyBits+0x274>)
 80003ec:	4a4d      	ldr	r2, [pc, #308]	@ (8000524 <nunavutCopyBits+0x260>)
 80003ee:	21a3      	movs	r1, #163	@ 0xa3
 80003f0:	484d      	ldr	r0, [pc, #308]	@ (8000528 <nunavutCopyBits+0x264>)
 80003f2:	f005 fd85 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT(((psrc > pdst) ? ((uintptr_t)(pdst + ((dst_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)psrc) : 1));
 80003f6:	6a3a      	ldr	r2, [r7, #32]
 80003f8:	69fb      	ldr	r3, [r7, #28]
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d97d      	bls.n	80004fa <nunavutCopyBits+0x236>
 80003fe:	68ba      	ldr	r2, [r7, #8]
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4413      	add	r3, r2
 8000404:	3308      	adds	r3, #8
 8000406:	08db      	lsrs	r3, r3, #3
 8000408:	69fa      	ldr	r2, [r7, #28]
 800040a:	4413      	add	r3, r2
 800040c:	461a      	mov	r2, r3
 800040e:	6a3b      	ldr	r3, [r7, #32]
 8000410:	429a      	cmp	r2, r3
 8000412:	d972      	bls.n	80004fa <nunavutCopyBits+0x236>
 8000414:	4b49      	ldr	r3, [pc, #292]	@ (800053c <nunavutCopyBits+0x278>)
 8000416:	4a43      	ldr	r2, [pc, #268]	@ (8000524 <nunavutCopyBits+0x260>)
 8000418:	21a4      	movs	r1, #164	@ 0xa4
 800041a:	4843      	ldr	r0, [pc, #268]	@ (8000528 <nunavutCopyBits+0x264>)
 800041c:	f005 fd70 	bl	8005f00 <__assert_func>
        while (last_bit > src_off)
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 8000420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000422:	b2db      	uxtb	r3, r3
 8000424:	f003 0307 	and.w	r3, r3, #7
 8000428:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 800042a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800042c:	b2db      	uxtb	r3, r3
 800042e:	f003 0307 	and.w	r3, r3, #7
 8000432:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 8000434:	7dba      	ldrb	r2, [r7, #22]
 8000436:	7dfb      	ldrb	r3, [r7, #23]
 8000438:	4293      	cmp	r3, r2
 800043a:	bf38      	it	cc
 800043c:	4613      	movcc	r3, r2
 800043e:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 8000440:	7d7b      	ldrb	r3, [r7, #21]
 8000442:	f1c3 0008 	rsb	r0, r3, #8
 8000446:	69ba      	ldr	r2, [r7, #24]
 8000448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800044a:	1ad3      	subs	r3, r2, r3
 800044c:	4619      	mov	r1, r3
 800044e:	f7ff ff0f 	bl	8000270 <nunavutChooseMin>
 8000452:	4603      	mov	r3, r0
 8000454:	753b      	strb	r3, [r7, #20]
            NUNAVUT_ASSERT(size > 0U);
 8000456:	7d3b      	ldrb	r3, [r7, #20]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d105      	bne.n	8000468 <nunavutCopyBits+0x1a4>
 800045c:	4b38      	ldr	r3, [pc, #224]	@ (8000540 <nunavutCopyBits+0x27c>)
 800045e:	4a31      	ldr	r2, [pc, #196]	@ (8000524 <nunavutCopyBits+0x260>)
 8000460:	21ab      	movs	r1, #171	@ 0xab
 8000462:	4831      	ldr	r0, [pc, #196]	@ (8000528 <nunavutCopyBits+0x264>)
 8000464:	f005 fd4c 	bl	8005f00 <__assert_func>
            NUNAVUT_ASSERT(size <= 8U);
 8000468:	7d3b      	ldrb	r3, [r7, #20]
 800046a:	2b08      	cmp	r3, #8
 800046c:	d905      	bls.n	800047a <nunavutCopyBits+0x1b6>
 800046e:	4b35      	ldr	r3, [pc, #212]	@ (8000544 <nunavutCopyBits+0x280>)
 8000470:	4a2c      	ldr	r2, [pc, #176]	@ (8000524 <nunavutCopyBits+0x260>)
 8000472:	21ac      	movs	r1, #172	@ 0xac
 8000474:	482c      	ldr	r0, [pc, #176]	@ (8000528 <nunavutCopyBits+0x264>)
 8000476:	f005 fd43 	bl	8005f00 <__assert_func>
            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 800047a:	7d3b      	ldrb	r3, [r7, #20]
 800047c:	2201      	movs	r2, #1
 800047e:	fa02 f303 	lsl.w	r3, r2, r3
 8000482:	1e5a      	subs	r2, r3, #1
 8000484:	7dbb      	ldrb	r3, [r7, #22]
 8000486:	fa02 f303 	lsl.w	r3, r2, r3
 800048a:	74fb      	strb	r3, [r7, #19]
            NUNAVUT_ASSERT(mask > 0U);
 800048c:	7cfb      	ldrb	r3, [r7, #19]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d105      	bne.n	800049e <nunavutCopyBits+0x1da>
 8000492:	4b2d      	ldr	r3, [pc, #180]	@ (8000548 <nunavutCopyBits+0x284>)
 8000494:	4a23      	ldr	r2, [pc, #140]	@ (8000524 <nunavutCopyBits+0x260>)
 8000496:	21af      	movs	r1, #175	@ 0xaf
 8000498:	4823      	ldr	r0, [pc, #140]	@ (8000528 <nunavutCopyBits+0x264>)
 800049a:	f005 fd31 	bl	8005f00 <__assert_func>
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 800049e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80004a0:	08db      	lsrs	r3, r3, #3
 80004a2:	6a3a      	ldr	r2, [r7, #32]
 80004a4:	4413      	add	r3, r2
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	461a      	mov	r2, r3
 80004aa:	7dfb      	ldrb	r3, [r7, #23]
 80004ac:	fa42 f303 	asr.w	r3, r2, r3
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	461a      	mov	r2, r3
 80004b4:	7dbb      	ldrb	r3, [r7, #22]
 80004b6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ba:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 80004bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80004be:	08db      	lsrs	r3, r3, #3
 80004c0:	69fa      	ldr	r2, [r7, #28]
 80004c2:	4413      	add	r3, r2
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	7cfb      	ldrb	r3, [r7, #19]
 80004c8:	43db      	mvns	r3, r3
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	4013      	ands	r3, r2
 80004ce:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 80004d0:	7cba      	ldrb	r2, [r7, #18]
 80004d2:	7cfb      	ldrb	r3, [r7, #19]
 80004d4:	4013      	ands	r3, r2
 80004d6:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 80004d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80004da:	08db      	lsrs	r3, r3, #3
 80004dc:	69fa      	ldr	r2, [r7, #28]
 80004de:	4413      	add	r3, r2
 80004e0:	7c79      	ldrb	r1, [r7, #17]
 80004e2:	7c3a      	ldrb	r2, [r7, #16]
 80004e4:	430a      	orrs	r2, r1
 80004e6:	b2d2      	uxtb	r2, r2
 80004e8:	701a      	strb	r2, [r3, #0]
            src_off += size;
 80004ea:	7d3b      	ldrb	r3, [r7, #20]
 80004ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80004ee:	4413      	add	r3, r2
 80004f0:	647b      	str	r3, [r7, #68]	@ 0x44
            dst_off += size;
 80004f2:	7d3b      	ldrb	r3, [r7, #20]
 80004f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80004f6:	4413      	add	r3, r2
 80004f8:	643b      	str	r3, [r7, #64]	@ 0x40
        while (last_bit > src_off)
 80004fa:	69ba      	ldr	r2, [r7, #24]
 80004fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80004fe:	429a      	cmp	r2, r3
 8000500:	d88e      	bhi.n	8000420 <nunavutCopyBits+0x15c>
        }
        NUNAVUT_ASSERT(last_bit == src_off);
 8000502:	69ba      	ldr	r2, [r7, #24]
 8000504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000506:	429a      	cmp	r2, r3
 8000508:	d006      	beq.n	8000518 <nunavutCopyBits+0x254>
 800050a:	4b10      	ldr	r3, [pc, #64]	@ (800054c <nunavutCopyBits+0x288>)
 800050c:	4a05      	ldr	r2, [pc, #20]	@ (8000524 <nunavutCopyBits+0x260>)
 800050e:	21bd      	movs	r1, #189	@ 0xbd
 8000510:	4805      	ldr	r0, [pc, #20]	@ (8000528 <nunavutCopyBits+0x264>)
 8000512:	f005 fcf5 	bl	8005f00 <__assert_func>
    {
 8000516:	bf00      	nop
    }
}
 8000518:	bf00      	nop
 800051a:	3748      	adds	r7, #72	@ 0x48
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	08006eb8 	.word	0x08006eb8
 8000524:	08007ebc 	.word	0x08007ebc
 8000528:	08006ecc 	.word	0x08006ecc
 800052c:	08006f1c 	.word	0x08006f1c
 8000530:	08006f30 	.word	0x08006f30
 8000534:	08006f3c 	.word	0x08006f3c
 8000538:	08006f4c 	.word	0x08006f4c
 800053c:	08006fb8 	.word	0x08006fb8
 8000540:	08007024 	.word	0x08007024
 8000544:	08007030 	.word	0x08007030
 8000548:	0800703c 	.word	0x0800703c
 800054c:	08007048 	.word	0x08007048

08000550 <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af02      	add	r7, sp, #8
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	607a      	str	r2, [r7, #4]
 800055c:	603b      	str	r3, [r7, #0]
    NUNAVUT_ASSERT(output != NULL);
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d105      	bne.n	8000570 <nunavutGetBits+0x20>
 8000564:	4b17      	ldr	r3, [pc, #92]	@ (80005c4 <nunavutGetBits+0x74>)
 8000566:	4a18      	ldr	r2, [pc, #96]	@ (80005c8 <nunavutGetBits+0x78>)
 8000568:	21cd      	movs	r1, #205	@ 0xcd
 800056a:	4818      	ldr	r0, [pc, #96]	@ (80005cc <nunavutGetBits+0x7c>)
 800056c:	f005 fcc8 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(buf != NULL);
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d105      	bne.n	8000582 <nunavutGetBits+0x32>
 8000576:	4b16      	ldr	r3, [pc, #88]	@ (80005d0 <nunavutGetBits+0x80>)
 8000578:	4a13      	ldr	r2, [pc, #76]	@ (80005c8 <nunavutGetBits+0x78>)
 800057a:	21ce      	movs	r1, #206	@ 0xce
 800057c:	4813      	ldr	r0, [pc, #76]	@ (80005cc <nunavutGetBits+0x7c>)
 800057e:	f005 fcbf 	bl	8005f00 <__assert_func>
    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 8000582:	6a3a      	ldr	r2, [r7, #32]
 8000584:	6839      	ldr	r1, [r7, #0]
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f7ff fe82 	bl	8000290 <nunavutSaturateBufferFragmentBitLength>
 800058c:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	08db      	lsrs	r3, r3, #3
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	18d0      	adds	r0, r2, r3
 8000596:	6a3b      	ldr	r3, [r7, #32]
 8000598:	3307      	adds	r3, #7
 800059a:	08da      	lsrs	r2, r3, #3
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	08db      	lsrs	r3, r3, #3
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	461a      	mov	r2, r3
 80005a4:	2100      	movs	r1, #0
 80005a6:	f005 feb8 	bl	800631a <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	697a      	ldr	r2, [r7, #20]
 80005b2:	2100      	movs	r1, #0
 80005b4:	68f8      	ldr	r0, [r7, #12]
 80005b6:	f7ff fe85 	bl	80002c4 <nunavutCopyBits>
}
 80005ba:	bf00      	nop
 80005bc:	3718      	adds	r7, #24
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	0800705c 	.word	0x0800705c
 80005c8:	08007efc 	.word	0x08007efc
 80005cc:	08006ecc 	.word	0x08006ecc
 80005d0:	08007074 	.word	0x08007074

080005d4 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af02      	add	r7, sp, #8
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");
    NUNAVUT_ASSERT(buf != NULL);
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d105      	bne.n	80005f2 <nunavutSetUxx+0x1e>
 80005e6:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <nunavutSetUxx+0x60>)
 80005e8:	4a13      	ldr	r2, [pc, #76]	@ (8000638 <nunavutSetUxx+0x64>)
 80005ea:	21fb      	movs	r1, #251	@ 0xfb
 80005ec:	4813      	ldr	r0, [pc, #76]	@ (800063c <nunavutSetUxx+0x68>)
 80005ee:	f005 fc87 	bl	8005f00 <__assert_func>
    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	00da      	lsls	r2, r3, #3
 80005f6:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	440b      	add	r3, r1
 80005fe:	429a      	cmp	r2, r3
 8000600:	d202      	bcs.n	8000608 <nunavutSetUxx+0x34>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8000602:	f06f 0302 	mvn.w	r3, #2
 8000606:	e010      	b.n	800062a <nunavutSetUxx+0x56>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 8000608:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800060c:	2140      	movs	r1, #64	@ 0x40
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fe2e 	bl	8000270 <nunavutChooseMin>
 8000614:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 8000616:	2300      	movs	r3, #0
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	68f8      	ldr	r0, [r7, #12]
 8000624:	f7ff fe4e 	bl	80002c4 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 8000628:	2300      	movs	r3, #0
}
 800062a:	4618      	mov	r0, r3
 800062c:	3718      	adds	r7, #24
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	08007074 	.word	0x08007074
 8000638:	08007eac 	.word	0x08007eac
 800063c:	08006ecc 	.word	0x08006ecc

08000640 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8000640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000644:	b08c      	sub	sp, #48	@ 0x30
 8000646:	af04      	add	r7, sp, #16
 8000648:	60f8      	str	r0, [r7, #12]
 800064a:	60b9      	str	r1, [r7, #8]
 800064c:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d005      	beq.n	8000660 <uavcan_node_Health_1_0_serialize_+0x20>
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <uavcan_node_Health_1_0_serialize_+0x20>
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d102      	bne.n	8000666 <uavcan_node_Health_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8000660:	f06f 0301 	mvn.w	r3, #1
 8000664:	e092      	b.n	800078c <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	00db      	lsls	r3, r3, #3
 8000670:	2b07      	cmp	r3, #7
 8000672:	d802      	bhi.n	800067a <uavcan_node_Health_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8000674:	f06f 0302 	mvn.w	r3, #2
 8000678:	e088      	b.n	800078c <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	f003 0307 	and.w	r3, r3, #7
 8000684:	2b00      	cmp	r3, #0
 8000686:	d005      	beq.n	8000694 <uavcan_node_Health_1_0_serialize_+0x54>
 8000688:	4b43      	ldr	r3, [pc, #268]	@ (8000798 <uavcan_node_Health_1_0_serialize_+0x158>)
 800068a:	4a44      	ldr	r2, [pc, #272]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 800068c:	2185      	movs	r1, #133	@ 0x85
 800068e:	4844      	ldr	r0, [pc, #272]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 8000690:	f005 fc36 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	2200      	movs	r2, #0
 8000698:	469a      	mov	sl, r3
 800069a:	4693      	mov	fp, r2
 800069c:	f11a 0402 	adds.w	r4, sl, #2
 80006a0:	f14b 0500 	adc.w	r5, fp, #0
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	00db      	lsls	r3, r3, #3
 80006a8:	2200      	movs	r2, #0
 80006aa:	4698      	mov	r8, r3
 80006ac:	4691      	mov	r9, r2
 80006ae:	45a0      	cmp	r8, r4
 80006b0:	eb79 0305 	sbcs.w	r3, r9, r5
 80006b4:	d205      	bcs.n	80006c2 <uavcan_node_Health_1_0_serialize_+0x82>
 80006b6:	4b3b      	ldr	r3, [pc, #236]	@ (80007a4 <uavcan_node_Health_1_0_serialize_+0x164>)
 80006b8:	4a38      	ldr	r2, [pc, #224]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 80006ba:	2186      	movs	r1, #134	@ 0x86
 80006bc:	4838      	ldr	r0, [pc, #224]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 80006be:	f005 fc1f 	bl	8005f00 <__assert_func>
        uint8_t _sat0_ = obj->value;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 80006c8:	7efb      	ldrb	r3, [r7, #27]
 80006ca:	2b03      	cmp	r3, #3
 80006cc:	d901      	bls.n	80006d2 <uavcan_node_Health_1_0_serialize_+0x92>
        {
            _sat0_ = 3U;
 80006ce:	2303      	movs	r3, #3
 80006d0:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	08db      	lsrs	r3, r3, #3
 80006d6:	68ba      	ldr	r2, [r7, #8]
 80006d8:	4413      	add	r3, r2
 80006da:	7efa      	ldrb	r2, [r7, #27]
 80006dc:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3302      	adds	r3, #2
 80006e2:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d035      	beq.n	800075a <uavcan_node_Health_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	f1c3 0308 	rsb	r3, r3, #8
 80006fc:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 80006fe:	7cfb      	ldrb	r3, [r7, #19]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d105      	bne.n	8000710 <uavcan_node_Health_1_0_serialize_+0xd0>
 8000704:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <uavcan_node_Health_1_0_serialize_+0x168>)
 8000706:	4a25      	ldr	r2, [pc, #148]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 8000708:	2192      	movs	r1, #146	@ 0x92
 800070a:	4825      	ldr	r0, [pc, #148]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 800070c:	f005 fbf8 	bl	8005f00 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8000710:	7cfb      	ldrb	r3, [r7, #19]
 8000712:	9302      	str	r3, [sp, #8]
 8000714:	f04f 0200 	mov.w	r2, #0
 8000718:	f04f 0300 	mov.w	r3, #0
 800071c:	e9cd 2300 	strd	r2, r3, [sp]
 8000720:	69fa      	ldr	r2, [r7, #28]
 8000722:	6979      	ldr	r1, [r7, #20]
 8000724:	68b8      	ldr	r0, [r7, #8]
 8000726:	f7ff ff55 	bl	80005d4 <nunavutSetUxx>
 800072a:	4603      	mov	r3, r0
 800072c:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 800072e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8000732:	2b00      	cmp	r3, #0
 8000734:	da02      	bge.n	800073c <uavcan_node_Health_1_0_serialize_+0xfc>
        {
            return _err0_;
 8000736:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800073a:	e027      	b.n	800078c <uavcan_node_Health_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 800073c:	7cfb      	ldrb	r3, [r7, #19]
 800073e:	69fa      	ldr	r2, [r7, #28]
 8000740:	4413      	add	r3, r2
 8000742:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000744:	69fb      	ldr	r3, [r7, #28]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	2b00      	cmp	r3, #0
 800074c:	d005      	beq.n	800075a <uavcan_node_Health_1_0_serialize_+0x11a>
 800074e:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <uavcan_node_Health_1_0_serialize_+0x158>)
 8000750:	4a12      	ldr	r2, [pc, #72]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 8000752:	2199      	movs	r1, #153	@ 0x99
 8000754:	4812      	ldr	r0, [pc, #72]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 8000756:	f005 fbd3 	bl	8005f00 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	2b08      	cmp	r3, #8
 800075e:	d005      	beq.n	800076c <uavcan_node_Health_1_0_serialize_+0x12c>
 8000760:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <uavcan_node_Health_1_0_serialize_+0x16c>)
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 8000764:	219c      	movs	r1, #156	@ 0x9c
 8000766:	480e      	ldr	r0, [pc, #56]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 8000768:	f005 fbca 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	2b00      	cmp	r3, #0
 8000774:	d005      	beq.n	8000782 <uavcan_node_Health_1_0_serialize_+0x142>
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <uavcan_node_Health_1_0_serialize_+0x158>)
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <uavcan_node_Health_1_0_serialize_+0x15c>)
 800077a:	219d      	movs	r1, #157	@ 0x9d
 800077c:	4808      	ldr	r0, [pc, #32]	@ (80007a0 <uavcan_node_Health_1_0_serialize_+0x160>)
 800077e:	f005 fbbf 	bl	8005f00 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	08da      	lsrs	r2, r3, #3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 800078a:	2300      	movs	r3, #0
}
 800078c:	4618      	mov	r0, r3
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000796:	bf00      	nop
 8000798:	08007088 	.word	0x08007088
 800079c:	08007e68 	.word	0x08007e68
 80007a0:	080070a0 	.word	0x080070a0
 80007a4:	080070e8 	.word	0x080070e8
 80007a8:	08007118 	.word	0x08007118
 80007ac:	08007124 	.word	0x08007124

080007b0 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80007b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80007b4:	b08c      	sub	sp, #48	@ 0x30
 80007b6:	af04      	add	r7, sp, #16
 80007b8:	60f8      	str	r0, [r7, #12]
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d005      	beq.n	80007d0 <uavcan_node_Mode_1_0_serialize_+0x20>
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d002      	beq.n	80007d0 <uavcan_node_Mode_1_0_serialize_+0x20>
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d102      	bne.n	80007d6 <uavcan_node_Mode_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80007d0:	f06f 0301 	mvn.w	r3, #1
 80007d4:	e092      	b.n	80008fc <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	00db      	lsls	r3, r3, #3
 80007e0:	2b07      	cmp	r3, #7
 80007e2:	d802      	bhi.n	80007ea <uavcan_node_Mode_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80007e4:	f06f 0302 	mvn.w	r3, #2
 80007e8:	e088      	b.n	80008fc <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	f003 0307 	and.w	r3, r3, #7
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d005      	beq.n	8000804 <uavcan_node_Mode_1_0_serialize_+0x54>
 80007f8:	4b43      	ldr	r3, [pc, #268]	@ (8000908 <uavcan_node_Mode_1_0_serialize_+0x158>)
 80007fa:	4a44      	ldr	r2, [pc, #272]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80007fc:	2185      	movs	r1, #133	@ 0x85
 80007fe:	4844      	ldr	r0, [pc, #272]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 8000800:	f005 fb7e 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
 8000804:	69fb      	ldr	r3, [r7, #28]
 8000806:	2200      	movs	r2, #0
 8000808:	469a      	mov	sl, r3
 800080a:	4693      	mov	fp, r2
 800080c:	f11a 0403 	adds.w	r4, sl, #3
 8000810:	f14b 0500 	adc.w	r5, fp, #0
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	2200      	movs	r2, #0
 800081a:	4698      	mov	r8, r3
 800081c:	4691      	mov	r9, r2
 800081e:	45a0      	cmp	r8, r4
 8000820:	eb79 0305 	sbcs.w	r3, r9, r5
 8000824:	d205      	bcs.n	8000832 <uavcan_node_Mode_1_0_serialize_+0x82>
 8000826:	4b3b      	ldr	r3, [pc, #236]	@ (8000914 <uavcan_node_Mode_1_0_serialize_+0x164>)
 8000828:	4a38      	ldr	r2, [pc, #224]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 800082a:	2186      	movs	r1, #134	@ 0x86
 800082c:	4838      	ldr	r0, [pc, #224]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 800082e:	f005 fb67 	bl	8005f00 <__assert_func>
        uint8_t _sat0_ = obj->value;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8000838:	7efb      	ldrb	r3, [r7, #27]
 800083a:	2b07      	cmp	r3, #7
 800083c:	d901      	bls.n	8000842 <uavcan_node_Mode_1_0_serialize_+0x92>
        {
            _sat0_ = 7U;
 800083e:	2307      	movs	r3, #7
 8000840:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	08db      	lsrs	r3, r3, #3
 8000846:	68ba      	ldr	r2, [r7, #8]
 8000848:	4413      	add	r3, r2
 800084a:	7efa      	ldrb	r2, [r7, #27]
 800084c:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	3303      	adds	r3, #3
 8000852:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	2b00      	cmp	r3, #0
 800085c:	d035      	beq.n	80008ca <uavcan_node_Mode_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	b2db      	uxtb	r3, r3
 8000868:	f1c3 0308 	rsb	r3, r3, #8
 800086c:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 800086e:	7cfb      	ldrb	r3, [r7, #19]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d105      	bne.n	8000880 <uavcan_node_Mode_1_0_serialize_+0xd0>
 8000874:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <uavcan_node_Mode_1_0_serialize_+0x168>)
 8000876:	4a25      	ldr	r2, [pc, #148]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8000878:	2192      	movs	r1, #146	@ 0x92
 800087a:	4825      	ldr	r0, [pc, #148]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 800087c:	f005 fb40 	bl	8005f00 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8000880:	7cfb      	ldrb	r3, [r7, #19]
 8000882:	9302      	str	r3, [sp, #8]
 8000884:	f04f 0200 	mov.w	r2, #0
 8000888:	f04f 0300 	mov.w	r3, #0
 800088c:	e9cd 2300 	strd	r2, r3, [sp]
 8000890:	69fa      	ldr	r2, [r7, #28]
 8000892:	6979      	ldr	r1, [r7, #20]
 8000894:	68b8      	ldr	r0, [r7, #8]
 8000896:	f7ff fe9d 	bl	80005d4 <nunavutSetUxx>
 800089a:	4603      	mov	r3, r0
 800089c:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 800089e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	da02      	bge.n	80008ac <uavcan_node_Mode_1_0_serialize_+0xfc>
        {
            return _err0_;
 80008a6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80008aa:	e027      	b.n	80008fc <uavcan_node_Mode_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 80008ac:	7cfb      	ldrb	r3, [r7, #19]
 80008ae:	69fa      	ldr	r2, [r7, #28]
 80008b0:	4413      	add	r3, r2
 80008b2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d005      	beq.n	80008ca <uavcan_node_Mode_1_0_serialize_+0x11a>
 80008be:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <uavcan_node_Mode_1_0_serialize_+0x158>)
 80008c0:	4a12      	ldr	r2, [pc, #72]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80008c2:	2199      	movs	r1, #153	@ 0x99
 80008c4:	4812      	ldr	r0, [pc, #72]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 80008c6:	f005 fb1b 	bl	8005f00 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	2b08      	cmp	r3, #8
 80008ce:	d005      	beq.n	80008dc <uavcan_node_Mode_1_0_serialize_+0x12c>
 80008d0:	4b12      	ldr	r3, [pc, #72]	@ (800091c <uavcan_node_Mode_1_0_serialize_+0x16c>)
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80008d4:	219c      	movs	r1, #156	@ 0x9c
 80008d6:	480e      	ldr	r0, [pc, #56]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 80008d8:	f005 fb12 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	f003 0307 	and.w	r3, r3, #7
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d005      	beq.n	80008f2 <uavcan_node_Mode_1_0_serialize_+0x142>
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <uavcan_node_Mode_1_0_serialize_+0x158>)
 80008e8:	4a08      	ldr	r2, [pc, #32]	@ (800090c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80008ea:	219d      	movs	r1, #157	@ 0x9d
 80008ec:	4808      	ldr	r0, [pc, #32]	@ (8000910 <uavcan_node_Mode_1_0_serialize_+0x160>)
 80008ee:	f005 fb07 	bl	8005f00 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	08da      	lsrs	r2, r3, #3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80008fa:	2300      	movs	r3, #0
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3720      	adds	r7, #32
 8000900:	46bd      	mov	sp, r7
 8000902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000906:	bf00      	nop
 8000908:	08007088 	.word	0x08007088
 800090c:	08007e8c 	.word	0x08007e8c
 8000910:	08007138 	.word	0x08007138
 8000914:	08007180 	.word	0x08007180
 8000918:	08007118 	.word	0x08007118
 800091c:	08007124 	.word	0x08007124

08000920 <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8000920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000924:	b0a0      	sub	sp, #128	@ 0x80
 8000926:	af04      	add	r7, sp, #16
 8000928:	6578      	str	r0, [r7, #84]	@ 0x54
 800092a:	6539      	str	r1, [r7, #80]	@ 0x50
 800092c:	64fa      	str	r2, [r7, #76]	@ 0x4c
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800092e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000930:	2b00      	cmp	r3, #0
 8000932:	d005      	beq.n	8000940 <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 8000934:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000936:	2b00      	cmp	r3, #0
 8000938:	d002      	beq.n	8000940 <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 800093a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <uavcan_node_Heartbeat_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8000940:	f06f 0301 	mvn.w	r3, #1
 8000944:	e260      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8000946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if ((8U * (size_t) capacity_bytes) < 56UL)
 800094c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800094e:	00db      	lsls	r3, r3, #3
 8000950:	2b37      	cmp	r3, #55	@ 0x37
 8000952:	d802      	bhi.n	800095a <uavcan_node_Heartbeat_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8000954:	f06f 0302 	mvn.w	r3, #2
 8000958:	e256      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800095a:	2300      	movs	r3, #0
 800095c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800095e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000960:	f003 0307 	and.w	r3, r3, #7
 8000964:	2b00      	cmp	r3, #0
 8000966:	d005      	beq.n	8000974 <uavcan_node_Heartbeat_1_0_serialize_+0x54>
 8000968:	4bb0      	ldr	r3, [pc, #704]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 800096a:	4ab1      	ldr	r2, [pc, #708]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 800096c:	218a      	movs	r1, #138	@ 0x8a
 800096e:	48b1      	ldr	r0, [pc, #708]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000970:	f005 fac6 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8000974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000976:	2200      	movs	r2, #0
 8000978:	4698      	mov	r8, r3
 800097a:	4691      	mov	r9, r2
 800097c:	f118 0420 	adds.w	r4, r8, #32
 8000980:	f149 0500 	adc.w	r5, r9, #0
 8000984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000986:	00db      	lsls	r3, r3, #3
 8000988:	2200      	movs	r2, #0
 800098a:	469a      	mov	sl, r3
 800098c:	4693      	mov	fp, r2
 800098e:	45a2      	cmp	sl, r4
 8000990:	eb7b 0305 	sbcs.w	r3, fp, r5
 8000994:	d205      	bcs.n	80009a2 <uavcan_node_Heartbeat_1_0_serialize_+0x82>
 8000996:	4ba8      	ldr	r3, [pc, #672]	@ (8000c38 <uavcan_node_Heartbeat_1_0_serialize_+0x318>)
 8000998:	4aa5      	ldr	r2, [pc, #660]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 800099a:	218b      	movs	r1, #139	@ 0x8b
 800099c:	48a5      	ldr	r0, [pc, #660]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 800099e:	f005 faaf 	bl	8005f00 <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 80009a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009a4:	08da      	lsrs	r2, r3, #3
 80009a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80009a8:	441a      	add	r2, r3
 80009aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	6013      	str	r3, [r2, #0]
        offset_bits += 32U;
 80009b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009b2:	3320      	adds	r3, #32
 80009b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80009b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009b8:	f003 0307 	and.w	r3, r3, #7
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d03a      	beq.n	8000a36 <uavcan_node_Heartbeat_1_0_serialize_+0x116>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80009c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	f003 0307 	and.w	r3, r3, #7
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	f1c3 0308 	rsb	r3, r3, #8
 80009ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        NUNAVUT_ASSERT(_pad0_ > 0);
 80009d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d105      	bne.n	80009e6 <uavcan_node_Heartbeat_1_0_serialize_+0xc6>
 80009da:	4b98      	ldr	r3, [pc, #608]	@ (8000c3c <uavcan_node_Heartbeat_1_0_serialize_+0x31c>)
 80009dc:	4a94      	ldr	r2, [pc, #592]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 80009de:	2193      	movs	r1, #147	@ 0x93
 80009e0:	4894      	ldr	r0, [pc, #592]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 80009e2:	f005 fa8d 	bl	8005f00 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80009e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80009ea:	9302      	str	r3, [sp, #8]
 80009ec:	f04f 0200 	mov.w	r2, #0
 80009f0:	f04f 0300 	mov.w	r3, #0
 80009f4:	e9cd 2300 	strd	r2, r3, [sp]
 80009f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80009fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80009fc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80009fe:	f7ff fde9 	bl	80005d4 <nunavutSetUxx>
 8000a02:	4603      	mov	r3, r0
 8000a04:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
        if (_err0_ < 0)
 8000a08:	f997 3066 	ldrsb.w	r3, [r7, #102]	@ 0x66
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	da02      	bge.n	8000a16 <uavcan_node_Heartbeat_1_0_serialize_+0xf6>
        {
            return _err0_;
 8000a10:	f997 3066 	ldrsb.w	r3, [r7, #102]	@ 0x66
 8000a14:	e1f8      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
        }
        offset_bits += _pad0_;
 8000a16:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8000a1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a1c:	4413      	add	r3, r2
 8000a1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000a20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d005      	beq.n	8000a36 <uavcan_node_Heartbeat_1_0_serialize_+0x116>
 8000a2a:	4b80      	ldr	r3, [pc, #512]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000a2c:	4a80      	ldr	r2, [pc, #512]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000a2e:	219a      	movs	r1, #154	@ 0x9a
 8000a30:	4880      	ldr	r0, [pc, #512]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000a32:	f005 fa65 	bl	8005f00 <__assert_func>
    }
    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000a36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a38:	f003 0307 	and.w	r3, r3, #7
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d005      	beq.n	8000a4c <uavcan_node_Heartbeat_1_0_serialize_+0x12c>
 8000a40:	4b7a      	ldr	r3, [pc, #488]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000a42:	4a7b      	ldr	r2, [pc, #492]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000a44:	219d      	movs	r1, #157	@ 0x9d
 8000a46:	487b      	ldr	r0, [pc, #492]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000a48:	f005 fa5a 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d005      	beq.n	8000a62 <uavcan_node_Heartbeat_1_0_serialize_+0x142>
 8000a56:	4b75      	ldr	r3, [pc, #468]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000a58:	4a75      	ldr	r2, [pc, #468]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000a5a:	219e      	movs	r1, #158	@ 0x9e
 8000a5c:	4875      	ldr	r0, [pc, #468]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000a5e:	f005 fa4f 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8000a62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a64:	2200      	movs	r2, #0
 8000a66:	643b      	str	r3, [r7, #64]	@ 0x40
 8000a68:	647a      	str	r2, [r7, #68]	@ 0x44
 8000a6a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8000a6e:	460b      	mov	r3, r1
 8000a70:	3308      	adds	r3, #8
 8000a72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000a74:	4613      	mov	r3, r2
 8000a76:	f143 0300 	adc.w	r3, r3, #0
 8000a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000a7e:	00db      	lsls	r3, r3, #3
 8000a80:	2200      	movs	r2, #0
 8000a82:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a84:	637a      	str	r2, [r7, #52]	@ 0x34
 8000a86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8000a8a:	4623      	mov	r3, r4
 8000a8c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8000a90:	4602      	mov	r2, r0
 8000a92:	4293      	cmp	r3, r2
 8000a94:	462b      	mov	r3, r5
 8000a96:	460a      	mov	r2, r1
 8000a98:	4193      	sbcs	r3, r2
 8000a9a:	d205      	bcs.n	8000aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x188>
 8000a9c:	4b68      	ldr	r3, [pc, #416]	@ (8000c40 <uavcan_node_Heartbeat_1_0_serialize_+0x320>)
 8000a9e:	4a64      	ldr	r2, [pc, #400]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000aa0:	219f      	movs	r1, #159	@ 0x9f
 8000aa2:	4864      	ldr	r0, [pc, #400]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000aa4:	f005 fa2c 	bl	8005f00 <__assert_func>
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aae:	f003 0307 	and.w	r3, r3, #7
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d005      	beq.n	8000ac2 <uavcan_node_Heartbeat_1_0_serialize_+0x1a2>
 8000ab6:	4b5d      	ldr	r3, [pc, #372]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000aba:	21a1      	movs	r1, #161	@ 0xa1
 8000abc:	485d      	ldr	r0, [pc, #372]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000abe:	f005 fa1f 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
 8000ac2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ac4:	08da      	lsrs	r2, r3, #3
 8000ac6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ac8:	4413      	add	r3, r2
 8000aca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d205      	bcs.n	8000adc <uavcan_node_Heartbeat_1_0_serialize_+0x1bc>
 8000ad0:	4b5c      	ldr	r3, [pc, #368]	@ (8000c44 <uavcan_node_Heartbeat_1_0_serialize_+0x324>)
 8000ad2:	4a57      	ldr	r2, [pc, #348]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000ad4:	21a2      	movs	r1, #162	@ 0xa2
 8000ad6:	4857      	ldr	r0, [pc, #348]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000ad8:	f005 fa12 	bl	8005f00 <__assert_func>
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8000adc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ade:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8000ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ae2:	08da      	lsrs	r2, r3, #3
 8000ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ae6:	1899      	adds	r1, r3, r2
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8000ae8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000aec:	461a      	mov	r2, r3
 8000aee:	f7ff fda7 	bl	8000640 <uavcan_node_Health_1_0_serialize_>
 8000af2:	4603      	mov	r3, r0
 8000af4:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
        if (_err1_ < 0)
 8000af8:	f997 3065 	ldrsb.w	r3, [r7, #101]	@ 0x65
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	da02      	bge.n	8000b06 <uavcan_node_Heartbeat_1_0_serialize_+0x1e6>
        {
            return _err1_;
 8000b00:	f997 3065 	ldrsb.w	r3, [r7, #101]	@ 0x65
 8000b04:	e180      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
 8000b06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	2b08      	cmp	r3, #8
 8000b0c:	d005      	beq.n	8000b1a <uavcan_node_Heartbeat_1_0_serialize_+0x1fa>
 8000b0e:	4b4e      	ldr	r3, [pc, #312]	@ (8000c48 <uavcan_node_Heartbeat_1_0_serialize_+0x328>)
 8000b10:	4a47      	ldr	r2, [pc, #284]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000b12:	21aa      	movs	r1, #170	@ 0xaa
 8000b14:	4847      	ldr	r0, [pc, #284]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000b16:	f005 f9f3 	bl	8005f00 <__assert_func>
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8000b1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000b20:	4413      	add	r3, r2
 8000b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8000b24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000b26:	00db      	lsls	r3, r3, #3
 8000b28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d905      	bls.n	8000b3a <uavcan_node_Heartbeat_1_0_serialize_+0x21a>
 8000b2e:	4b47      	ldr	r3, [pc, #284]	@ (8000c4c <uavcan_node_Heartbeat_1_0_serialize_+0x32c>)
 8000b30:	4a3f      	ldr	r2, [pc, #252]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000b32:	21ac      	movs	r1, #172	@ 0xac
 8000b34:	483f      	ldr	r0, [pc, #252]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000b36:	f005 f9e3 	bl	8005f00 <__assert_func>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8000b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b3c:	f003 0307 	and.w	r3, r3, #7
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d03a      	beq.n	8000bba <uavcan_node_Heartbeat_1_0_serialize_+0x29a>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8000b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 0307 	and.w	r3, r3, #7
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	f1c3 0308 	rsb	r3, r3, #8
 8000b52:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
        NUNAVUT_ASSERT(_pad1_ > 0);
 8000b56:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d105      	bne.n	8000b6a <uavcan_node_Heartbeat_1_0_serialize_+0x24a>
 8000b5e:	4b3c      	ldr	r3, [pc, #240]	@ (8000c50 <uavcan_node_Heartbeat_1_0_serialize_+0x330>)
 8000b60:	4a33      	ldr	r2, [pc, #204]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000b62:	21b1      	movs	r1, #177	@ 0xb1
 8000b64:	4833      	ldr	r0, [pc, #204]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000b66:	f005 f9cb 	bl	8005f00 <__assert_func>
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8000b6a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000b6e:	9302      	str	r3, [sp, #8]
 8000b70:	f04f 0200 	mov.w	r2, #0
 8000b74:	f04f 0300 	mov.w	r3, #0
 8000b78:	e9cd 2300 	strd	r2, r3, [sp]
 8000b7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000b7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8000b80:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000b82:	f7ff fd27 	bl	80005d4 <nunavutSetUxx>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
        if (_err2_ < 0)
 8000b8c:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	da02      	bge.n	8000b9a <uavcan_node_Heartbeat_1_0_serialize_+0x27a>
        {
            return _err2_;
 8000b94:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 8000b98:	e136      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
        }
        offset_bits += _pad1_;
 8000b9a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000b9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000ba0:	4413      	add	r3, r2
 8000ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d005      	beq.n	8000bba <uavcan_node_Heartbeat_1_0_serialize_+0x29a>
 8000bae:	4b1f      	ldr	r3, [pc, #124]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000bb2:	21b8      	movs	r1, #184	@ 0xb8
 8000bb4:	481f      	ldr	r0, [pc, #124]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000bb6:	f005 f9a3 	bl	8005f00 <__assert_func>
    }
    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bbc:	f003 0307 	and.w	r3, r3, #7
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d005      	beq.n	8000bd0 <uavcan_node_Heartbeat_1_0_serialize_+0x2b0>
 8000bc4:	4b19      	ldr	r3, [pc, #100]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000bc8:	21bb      	movs	r1, #187	@ 0xbb
 8000bca:	481a      	ldr	r0, [pc, #104]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000bcc:	f005 f998 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000bd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d005      	beq.n	8000be6 <uavcan_node_Heartbeat_1_0_serialize_+0x2c6>
 8000bda:	4b14      	ldr	r3, [pc, #80]	@ (8000c2c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8000bdc:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000bde:	21bc      	movs	r1, #188	@ 0xbc
 8000be0:	4814      	ldr	r0, [pc, #80]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000be2:	f005 f98d 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8000be6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000be8:	2200      	movs	r2, #0
 8000bea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000bee:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	3308      	adds	r3, #8
 8000bf6:	623b      	str	r3, [r7, #32]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	f143 0300 	adc.w	r3, r3, #0
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000c02:	00db      	lsls	r3, r3, #3
 8000c04:	2200      	movs	r2, #0
 8000c06:	61bb      	str	r3, [r7, #24]
 8000c08:	61fa      	str	r2, [r7, #28]
 8000c0a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8000c0e:	4623      	mov	r3, r4
 8000c10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000c14:	4602      	mov	r2, r0
 8000c16:	4293      	cmp	r3, r2
 8000c18:	462b      	mov	r3, r5
 8000c1a:	460a      	mov	r2, r1
 8000c1c:	4193      	sbcs	r3, r2
 8000c1e:	d219      	bcs.n	8000c54 <uavcan_node_Heartbeat_1_0_serialize_+0x334>
 8000c20:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <uavcan_node_Heartbeat_1_0_serialize_+0x320>)
 8000c22:	4a03      	ldr	r2, [pc, #12]	@ (8000c30 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8000c24:	21bd      	movs	r1, #189	@ 0xbd
 8000c26:	4803      	ldr	r0, [pc, #12]	@ (8000c34 <uavcan_node_Heartbeat_1_0_serialize_+0x314>)
 8000c28:	f005 f96a 	bl	8005f00 <__assert_func>
 8000c2c:	08007088 	.word	0x08007088
 8000c30:	08007e40 	.word	0x08007e40
 8000c34:	080071b0 	.word	0x080071b0
 8000c38:	080071fc 	.word	0x080071fc
 8000c3c:	08007118 	.word	0x08007118
 8000c40:	0800722c 	.word	0x0800722c
 8000c44:	0800725c 	.word	0x0800725c
 8000c48:	08007294 	.word	0x08007294
 8000c4c:	080072b4 	.word	0x080072b4
 8000c50:	080072dc 	.word	0x080072dc
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8000c54:	2301      	movs	r3, #1
 8000c56:	65bb      	str	r3, [r7, #88]	@ 0x58
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d005      	beq.n	8000c6e <uavcan_node_Heartbeat_1_0_serialize_+0x34e>
 8000c62:	4b6c      	ldr	r3, [pc, #432]	@ (8000e14 <uavcan_node_Heartbeat_1_0_serialize_+0x4f4>)
 8000c64:	4a6c      	ldr	r2, [pc, #432]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000c66:	21bf      	movs	r1, #191	@ 0xbf
 8000c68:	486c      	ldr	r0, [pc, #432]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000c6a:	f005 f949 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
 8000c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c70:	08da      	lsrs	r2, r3, #3
 8000c72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c74:	4413      	add	r3, r2
 8000c76:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d205      	bcs.n	8000c88 <uavcan_node_Heartbeat_1_0_serialize_+0x368>
 8000c7c:	4b68      	ldr	r3, [pc, #416]	@ (8000e20 <uavcan_node_Heartbeat_1_0_serialize_+0x500>)
 8000c7e:	4a66      	ldr	r2, [pc, #408]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000c80:	21c0      	movs	r1, #192	@ 0xc0
 8000c82:	4866      	ldr	r0, [pc, #408]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000c84:	f005 f93c 	bl	8005f00 <__assert_func>
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8000c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c8a:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8000c8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c8e:	08db      	lsrs	r3, r3, #3
 8000c90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000c92:	4413      	add	r3, r2
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8000c94:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f7ff fd89 	bl	80007b0 <uavcan_node_Mode_1_0_serialize_>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
        if (_err3_ < 0)
 8000ca4:	f997 3062 	ldrsb.w	r3, [r7, #98]	@ 0x62
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	da02      	bge.n	8000cb2 <uavcan_node_Heartbeat_1_0_serialize_+0x392>
        {
            return _err3_;
 8000cac:	f997 3062 	ldrsb.w	r3, [r7, #98]	@ 0x62
 8000cb0:	e0aa      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
 8000cb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	2b08      	cmp	r3, #8
 8000cb8:	d005      	beq.n	8000cc6 <uavcan_node_Heartbeat_1_0_serialize_+0x3a6>
 8000cba:	4b5a      	ldr	r3, [pc, #360]	@ (8000e24 <uavcan_node_Heartbeat_1_0_serialize_+0x504>)
 8000cbc:	4a56      	ldr	r2, [pc, #344]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000cbe:	21c8      	movs	r1, #200	@ 0xc8
 8000cc0:	4856      	ldr	r0, [pc, #344]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000cc2:	f005 f91d 	bl	8005f00 <__assert_func>
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8000cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000ccc:	4413      	add	r3, r2
 8000cce:	66fb      	str	r3, [r7, #108]	@ 0x6c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8000cd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d905      	bls.n	8000ce6 <uavcan_node_Heartbeat_1_0_serialize_+0x3c6>
 8000cda:	4b53      	ldr	r3, [pc, #332]	@ (8000e28 <uavcan_node_Heartbeat_1_0_serialize_+0x508>)
 8000cdc:	4a4e      	ldr	r2, [pc, #312]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000cde:	21ca      	movs	r1, #202	@ 0xca
 8000ce0:	484e      	ldr	r0, [pc, #312]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000ce2:	f005 f90d 	bl	8005f00 <__assert_func>
    }
    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000ce6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ce8:	f003 0307 	and.w	r3, r3, #7
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <uavcan_node_Heartbeat_1_0_serialize_+0x3dc>
 8000cf0:	4b48      	ldr	r3, [pc, #288]	@ (8000e14 <uavcan_node_Heartbeat_1_0_serialize_+0x4f4>)
 8000cf2:	4a49      	ldr	r2, [pc, #292]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000cf4:	21cd      	movs	r1, #205	@ 0xcd
 8000cf6:	4849      	ldr	r0, [pc, #292]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000cf8:	f005 f902 	bl	8005f00 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8000cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cfe:	2200      	movs	r2, #0
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	617a      	str	r2, [r7, #20]
 8000d04:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	3308      	adds	r3, #8
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	f143 0300 	adc.w	r3, r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	603b      	str	r3, [r7, #0]
 8000d1e:	607a      	str	r2, [r7, #4]
 8000d20:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000d24:	4623      	mov	r3, r4
 8000d26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	462b      	mov	r3, r5
 8000d30:	460a      	mov	r2, r1
 8000d32:	4193      	sbcs	r3, r2
 8000d34:	d205      	bcs.n	8000d42 <uavcan_node_Heartbeat_1_0_serialize_+0x422>
 8000d36:	4b3d      	ldr	r3, [pc, #244]	@ (8000e2c <uavcan_node_Heartbeat_1_0_serialize_+0x50c>)
 8000d38:	4a37      	ldr	r2, [pc, #220]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000d3a:	21ce      	movs	r1, #206	@ 0xce
 8000d3c:	4837      	ldr	r0, [pc, #220]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000d3e:	f005 f8df 	bl	8005f00 <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8000d42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000d48:	4413      	add	r3, r2
 8000d4a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000d4c:	7992      	ldrb	r2, [r2, #6]
 8000d4e:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8000d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d52:	3308      	adds	r3, #8
 8000d54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8000d56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d03a      	beq.n	8000dd6 <uavcan_node_Heartbeat_1_0_serialize_+0x4b6>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8000d60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	f003 0307 	and.w	r3, r3, #7
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	f1c3 0308 	rsb	r3, r3, #8
 8000d6e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
        NUNAVUT_ASSERT(_pad2_ > 0);
 8000d72:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d105      	bne.n	8000d86 <uavcan_node_Heartbeat_1_0_serialize_+0x466>
 8000d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e30 <uavcan_node_Heartbeat_1_0_serialize_+0x510>)
 8000d7c:	4a26      	ldr	r2, [pc, #152]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000d7e:	21d6      	movs	r1, #214	@ 0xd6
 8000d80:	4826      	ldr	r0, [pc, #152]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000d82:	f005 f8bd 	bl	8005f00 <__assert_func>
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8000d86:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8000d8a:	9302      	str	r3, [sp, #8]
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e9cd 2300 	strd	r2, r3, [sp]
 8000d98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8000d9c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000d9e:	f7ff fc19 	bl	80005d4 <nunavutSetUxx>
 8000da2:	4603      	mov	r3, r0
 8000da4:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
        if (_err4_ < 0)
 8000da8:	f997 3060 	ldrsb.w	r3, [r7, #96]	@ 0x60
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	da02      	bge.n	8000db6 <uavcan_node_Heartbeat_1_0_serialize_+0x496>
        {
            return _err4_;
 8000db0:	f997 3060 	ldrsb.w	r3, [r7, #96]	@ 0x60
 8000db4:	e028      	b.n	8000e08 <uavcan_node_Heartbeat_1_0_serialize_+0x4e8>
        }
        offset_bits += _pad2_;
 8000db6:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8000dba:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000dbc:	4413      	add	r3, r2
 8000dbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000dc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d005      	beq.n	8000dd6 <uavcan_node_Heartbeat_1_0_serialize_+0x4b6>
 8000dca:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <uavcan_node_Heartbeat_1_0_serialize_+0x4f4>)
 8000dcc:	4a12      	ldr	r2, [pc, #72]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000dce:	21dd      	movs	r1, #221	@ 0xdd
 8000dd0:	4812      	ldr	r0, [pc, #72]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000dd2:	f005 f895 	bl	8005f00 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 56ULL);
 8000dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000dd8:	2b38      	cmp	r3, #56	@ 0x38
 8000dda:	d005      	beq.n	8000de8 <uavcan_node_Heartbeat_1_0_serialize_+0x4c8>
 8000ddc:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <uavcan_node_Heartbeat_1_0_serialize_+0x514>)
 8000dde:	4a0e      	ldr	r2, [pc, #56]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000de0:	21e0      	movs	r1, #224	@ 0xe0
 8000de2:	480e      	ldr	r0, [pc, #56]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000de4:	f005 f88c 	bl	8005f00 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <uavcan_node_Heartbeat_1_0_serialize_+0x4de>
 8000df2:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <uavcan_node_Heartbeat_1_0_serialize_+0x4f4>)
 8000df4:	4a08      	ldr	r2, [pc, #32]	@ (8000e18 <uavcan_node_Heartbeat_1_0_serialize_+0x4f8>)
 8000df6:	21e1      	movs	r1, #225	@ 0xe1
 8000df8:	4808      	ldr	r0, [pc, #32]	@ (8000e1c <uavcan_node_Heartbeat_1_0_serialize_+0x4fc>)
 8000dfa:	f005 f881 	bl	8005f00 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8000dfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e00:	08da      	lsrs	r2, r3, #3
 8000e02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e04:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8000e06:	2300      	movs	r3, #0
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3770      	adds	r7, #112	@ 0x70
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e12:	bf00      	nop
 8000e14:	08007088 	.word	0x08007088
 8000e18:	08007e40 	.word	0x08007e40
 8000e1c:	080071b0 	.word	0x080071b0
 8000e20:	080072e8 	.word	0x080072e8
 8000e24:	08007320 	.word	0x08007320
 8000e28:	080072b4 	.word	0x080072b4
 8000e2c:	0800722c 	.word	0x0800722c
 8000e30:	08007340 	.word	0x08007340
 8000e34:	0800734c 	.word	0x0800734c

08000e38 <uavcan_node_GetInfo_Request_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Request_1_0_serialize_(
    const uavcan_node_GetInfo_Request_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d005      	beq.n	8000e56 <uavcan_node_GetInfo_Request_1_0_serialize_+0x1e>
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <uavcan_node_GetInfo_Request_1_0_serialize_+0x1e>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d102      	bne.n	8000e5c <uavcan_node_GetInfo_Request_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8000e56:	f06f 0301 	mvn.w	r3, #1
 8000e5a:	e003      	b.n	8000e64 <uavcan_node_GetInfo_Request_1_0_serialize_+0x2c>
    }
    *inout_buffer_size_bytes = 0U;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	@ 0x28
 8000e74:	af02      	add	r7, sp, #8
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d009      	beq.n	8000e96 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d006      	beq.n	8000e96 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d106      	bne.n	8000e9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8000e96:	f06f 0301 	mvn.w	r3, #1
 8000e9a:	e076      	b.n	8000f8a <uavcan_primitive_array_Real64_1_0_deserialize_+0x11a>
    }
    if (buffer == NULL)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d101      	bne.n	8000ea6 <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8000ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8000f94 <uavcan_primitive_array_Real64_1_0_deserialize_+0x124>)
 8000ea4:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	f003 0307 	and.w	r3, r3, #7
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d005      	beq.n	8000ecc <uavcan_primitive_array_Real64_1_0_deserialize_+0x5c>
 8000ec0:	4b35      	ldr	r3, [pc, #212]	@ (8000f98 <uavcan_primitive_array_Real64_1_0_deserialize_+0x128>)
 8000ec2:	4a36      	ldr	r2, [pc, #216]	@ (8000f9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x12c>)
 8000ec4:	21c7      	movs	r1, #199	@ 0xc7
 8000ec6:	4836      	ldr	r0, [pc, #216]	@ (8000fa0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x130>)
 8000ec8:	f005 f81a 	bl	8005f00 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	3308      	adds	r3, #8
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d309      	bcc.n	8000eea <uavcan_primitive_array_Real64_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	08db      	lsrs	r3, r3, #3
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8000ee8:	e003      	b.n	8000ef2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	2200      	movs	r2, #0
 8000eee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3308      	adds	r3, #8
 8000ef6:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000efe:	2b20      	cmp	r3, #32
 8000f00:	d902      	bls.n	8000f08 <uavcan_primitive_array_Real64_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8000f02:	f06f 0309 	mvn.w	r3, #9
 8000f06:	e040      	b.n	8000f8a <uavcan_primitive_array_Real64_1_0_deserialize_+0x11a>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	f003 0307 	and.w	r3, r3, #7
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d005      	beq.n	8000f1e <uavcan_primitive_array_Real64_1_0_deserialize_+0xae>
 8000f12:	4b21      	ldr	r3, [pc, #132]	@ (8000f98 <uavcan_primitive_array_Real64_1_0_deserialize_+0x128>)
 8000f14:	4a21      	ldr	r2, [pc, #132]	@ (8000f9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x12c>)
 8000f16:	21d6      	movs	r1, #214	@ 0xd6
 8000f18:	4821      	ldr	r0, [pc, #132]	@ (8000fa0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x130>)
 8000f1a:	f004 fff1 	bl	8005f00 <__assert_func>
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f26:	019b      	lsls	r3, r3, #6
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	69fa      	ldr	r2, [r7, #28]
 8000f2e:	68b9      	ldr	r1, [r7, #8]
 8000f30:	f7ff fb0e 	bl	8000550 <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f3a:	019b      	lsls	r3, r3, #6
 8000f3c:	697a      	ldr	r2, [r7, #20]
 8000f3e:	4413      	add	r3, r2
 8000f40:	617b      	str	r3, [r7, #20]
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3307      	adds	r3, #7
 8000f46:	f023 0307 	bic.w	r3, r3, #7
 8000f4a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d005      	beq.n	8000f62 <uavcan_primitive_array_Real64_1_0_deserialize_+0xf2>
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <uavcan_primitive_array_Real64_1_0_deserialize_+0x128>)
 8000f58:	4a10      	ldr	r2, [pc, #64]	@ (8000f9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x12c>)
 8000f5a:	21dc      	movs	r1, #220	@ 0xdc
 8000f5c:	4810      	ldr	r0, [pc, #64]	@ (8000fa0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x130>)
 8000f5e:	f004 ffcf 	bl	8005f00 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8000f62:	69b9      	ldr	r1, [r7, #24]
 8000f64:	6978      	ldr	r0, [r7, #20]
 8000f66:	f7ff f983 	bl	8000270 <nunavutChooseMin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	69fa      	ldr	r2, [r7, #28]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d205      	bcs.n	8000f88 <uavcan_primitive_array_Real64_1_0_deserialize_+0x118>
 8000f7c:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x134>)
 8000f7e:	4a07      	ldr	r2, [pc, #28]	@ (8000f9c <uavcan_primitive_array_Real64_1_0_deserialize_+0x12c>)
 8000f80:	21de      	movs	r1, #222	@ 0xde
 8000f82:	4807      	ldr	r0, [pc, #28]	@ (8000fa0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x130>)
 8000f84:	f004 ffbc 	bl	8005f00 <__assert_func>
    return NUNAVUT_SUCCESS;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3720      	adds	r7, #32
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	08007364 	.word	0x08007364
 8000f98:	08007088 	.word	0x08007088
 8000f9c:	08007ecc 	.word	0x08007ecc
 8000fa0:	08007368 	.word	0x08007368
 8000fa4:	080073bc 	.word	0x080073bc

08000fa8 <micros>:
// Application-specific function prototypes
void process_canard_TX_queue(void);

// return useconds - not implemented yet
uint32_t micros(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return 0;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b5b0      	push	{r4, r5, r7, lr}
 8000fba:	f5ad 7d2c 	sub.w	sp, sp, #688	@ 0x2b0
 8000fbe:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc0:	f000 fcb9 	bl	8001936 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc4:	f000 f95a 	bl	800127c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc8:	f000 f9d4 	bl	8001374 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000fcc:	f000 f99c 	bl	8001308 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8000fd0:	489c      	ldr	r0, [pc, #624]	@ (8001244 <main+0x28c>)
 8000fd2:	f000 ff0e 	bl	8001df2 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000fd6:	2102      	movs	r1, #2
 8000fd8:	489a      	ldr	r0, [pc, #616]	@ (8001244 <main+0x28c>)
 8000fda:	f001 f940 	bl	800225e <HAL_CAN_ActivateNotification>

    CAN_FilterTypeDef Filter;

    // accept all frames - filtration is managed by software
    Filter.FilterIdHigh = 0x0000;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
    Filter.FilterIdLow = 0x0000;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
    Filter.FilterMaskIdHigh = 0x0000;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
    Filter.FilterMaskIdLow = 0x0000;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
    Filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
    Filter.FilterBank = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
    Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
    Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001008:	2301      	movs	r3, #1
 800100a:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
    Filter.FilterActivation = ENABLE;
 800100e:	2301      	movs	r3, #1
 8001010:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c
    Filter.SlaveStartFilterBank = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290

    HAL_CAN_ConfigFilter(&hcan1, &Filter);
 800101a:	f507 731b 	add.w	r3, r7, #620	@ 0x26c
 800101e:	4619      	mov	r1, r3
 8001020:	4888      	ldr	r0, [pc, #544]	@ (8001244 <main+0x28c>)
 8001022:	f000 fe1c 	bl	8001c5e <HAL_CAN_ConfigFilter>

    // Initialization of a canard instance with the previous allocator
    canard = canardInit(&memAllocate, &memFree);
 8001026:	4c88      	ldr	r4, [pc, #544]	@ (8001248 <main+0x290>)
 8001028:	463b      	mov	r3, r7
 800102a:	4a88      	ldr	r2, [pc, #544]	@ (800124c <main+0x294>)
 800102c:	4988      	ldr	r1, [pc, #544]	@ (8001250 <main+0x298>)
 800102e:	4618      	mov	r0, r3
 8001030:	f004 fcd0 	bl	80059d4 <canardInit>
 8001034:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001038:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 800103c:	461d      	mov	r5, r3
 800103e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001042:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    canard.node_id = 1;
 800104a:	4b7f      	ldr	r3, [pc, #508]	@ (8001248 <main+0x290>)
 800104c:	2201      	movs	r2, #1
 800104e:	711a      	strb	r2, [r3, #4]

    queue = canardTxInit(	100,                 		// Limit the size of the queue at 100 frames.
 8001050:	4c80      	ldr	r4, [pc, #512]	@ (8001254 <main+0x29c>)
 8001052:	463b      	mov	r3, r7
 8001054:	2208      	movs	r2, #8
 8001056:	2164      	movs	r1, #100	@ 0x64
 8001058:	4618      	mov	r0, r3
 800105a:	f004 fcf9 	bl	8005a50 <canardTxInit>
 800105e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001062:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8001066:	461d      	mov	r5, r3
 8001068:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800106c:	682b      	ldr	r3, [r5, #0]
 800106e:	6023      	str	r3, [r4, #0]
                          CANARD_MTU_CAN_CLASSIC);

    CanardRxSubscription subscription; // Transfer subscription state.

    if( canardRxSubscribe((CanardInstance *const)&canard,
 8001070:	f240 6154 	movw	r1, #1620	@ 0x654
 8001074:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001078:	9302      	str	r3, [sp, #8]
 800107a:	4a77      	ldr	r2, [pc, #476]	@ (8001258 <main+0x2a0>)
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	e9cd 2300 	strd	r2, r3, [sp]
 8001084:	f240 1301 	movw	r3, #257	@ 0x101
 8001088:	460a      	mov	r2, r1
 800108a:	2100      	movs	r1, #0
 800108c:	486e      	ldr	r0, [pc, #440]	@ (8001248 <main+0x290>)
 800108e:	f004 fe4d 	bl	8005d2c <canardRxSubscribe>
 8001092:	4603      	mov	r3, r0
 8001094:	2b01      	cmp	r3, #1
 8001096:	d001      	beq.n	800109c <main+0xe4>
                          MSG_PORT_ID,
                          uavcan_primitive_array_Real64_1_0_EXTENT_BYTES_,
                          CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
                          &subscription) != 1 )
                          {
                            Error_Handler();
 8001098:	f000 fa65 	bl	8001566 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Create a heartbeat message
	      uavcan_node_Heartbeat_1_0 test_heartbeat = {.uptime = test_uptimeSec,
 800109c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010a0:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80010a4:	461a      	mov	r2, r3
 80010a6:	2300      	movs	r3, #0
 80010a8:	6013      	str	r3, [r2, #0]
 80010aa:	6053      	str	r3, [r2, #4]
 80010ac:	4b6b      	ldr	r3, [pc, #428]	@ (800125c <main+0x2a4>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010b4:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80010b8:	601a      	str	r2, [r3, #0]
	                                                  .health = {uavcan_node_Health_1_0_NOMINAL},
	                                                  .mode = {uavcan_node_Mode_1_0_OPERATIONAL}};

	      // Serialize the heartbeat message
	      if (uavcan_node_Heartbeat_1_0_serialize_(&test_heartbeat, hbeat_ser_buf, &hbeat_ser_buf_size) < 0)
 80010ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010be:	4a68      	ldr	r2, [pc, #416]	@ (8001260 <main+0x2a8>)
 80010c0:	4968      	ldr	r1, [pc, #416]	@ (8001264 <main+0x2ac>)
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fc2c 	bl	8000920 <uavcan_node_Heartbeat_1_0_serialize_>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	da01      	bge.n	80010d2 <main+0x11a>
	      {
	        Error_Handler();
 80010ce:	f000 fa4a 	bl	8001566 <Error_Handler>
	      }

	      // Create a transfer for the heartbeat message
	      const CanardTransferMetadata transfer_metadata = {.priority = CanardPriorityNominal,
 80010d2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010d6:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 80010da:	2204      	movs	r2, #4
 80010dc:	701a      	strb	r2, [r3, #0]
 80010de:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010e2:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 80010e6:	2200      	movs	r2, #0
 80010e8:	705a      	strb	r2, [r3, #1]
 80010ea:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010ee:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 80010f2:	f641 5255 	movw	r2, #7509	@ 0x1d55
 80010f6:	805a      	strh	r2, [r3, #2]
 80010f8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80010fc:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001100:	22ff      	movs	r2, #255	@ 0xff
 8001102:	711a      	strb	r2, [r3, #4]
 8001104:	4b58      	ldr	r3, [pc, #352]	@ (8001268 <main+0x2b0>)
 8001106:	781a      	ldrb	r2, [r3, #0]
 8001108:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800110c:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001110:	715a      	strb	r2, [r3, #5]
	                                                        .transfer_kind = CanardTransferKindMessage,
	                                                        .port_id = uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
	                                                        .remote_node_id = CANARD_NODE_ID_UNSET,
	                                                        .transfer_id = my_message_transfer_id,};

	      if(canardTxPush(&queue,               	// Call this once per redundant CAN interface (queue)
 8001112:	4b53      	ldr	r3, [pc, #332]	@ (8001260 <main+0x2a8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a53      	ldr	r2, [pc, #332]	@ (8001264 <main+0x2ac>)
 8001118:	9202      	str	r2, [sp, #8]
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	4947      	ldr	r1, [pc, #284]	@ (8001248 <main+0x290>)
 800112c:	4849      	ldr	r0, [pc, #292]	@ (8001254 <main+0x29c>)
 800112e:	f004 fcad 	bl	8005a8c <canardTxPush>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	da01      	bge.n	800113c <main+0x184>
	                      0,     					// Zero if transmission deadline is not limited.
	                      &transfer_metadata,
	                      hbeat_ser_buf_size,		// Size of the message payload (see Nunavut transpiler)
	                      hbeat_ser_buf) < 0 )
	                      {
	                        Error_Handler();
 8001138:	f000 fa15 	bl	8001566 <Error_Handler>
	                      }
	      // --- Add: Send GetInfo request ---
	      // Example: Send a GetInfo request approximately every 5 seconds
	            if ((test_uptimeSec % 5 == 0) && (test_uptimeSec > 0)) // Avoid sending immediately on startup
 800113c:	4b47      	ldr	r3, [pc, #284]	@ (800125c <main+0x2a4>)
 800113e:	6819      	ldr	r1, [r3, #0]
 8001140:	4b4a      	ldr	r3, [pc, #296]	@ (800126c <main+0x2b4>)
 8001142:	fba3 2301 	umull	r2, r3, r3, r1
 8001146:	089a      	lsrs	r2, r3, #2
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	1aca      	subs	r2, r1, r3
 8001150:	2a00      	cmp	r2, #0
 8001152:	d158      	bne.n	8001206 <main+0x24e>
 8001154:	4b41      	ldr	r3, [pc, #260]	@ (800125c <main+0x2a4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d054      	beq.n	8001206 <main+0x24e>
	                {
	                    // 1. Create GetInfo request object (content is empty)
	                    uavcan_node_GetInfo_Request_1_0 getinfo_req = {0}; // Initialization to 0 is sufficient
 800115c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001160:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]

	                    // 2. Serialize the GetInfo request (result size should be 0)
	                    //    Reset the buffer size variable before calling
	                    getinfo_request_ser_buf_size = sizeof(getinfo_request_ser_buf);
 8001168:	4b41      	ldr	r3, [pc, #260]	@ (8001270 <main+0x2b8>)
 800116a:	2201      	movs	r2, #1
 800116c:	601a      	str	r2, [r3, #0]
	                    int8_t ser_res = uavcan_node_GetInfo_Request_1_0_serialize_(&getinfo_req,
 800116e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001172:	4a3f      	ldr	r2, [pc, #252]	@ (8001270 <main+0x2b8>)
 8001174:	493f      	ldr	r1, [pc, #252]	@ (8001274 <main+0x2bc>)
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fe5e 	bl	8000e38 <uavcan_node_GetInfo_Request_1_0_serialize_>
 800117c:	4603      	mov	r3, r0
 800117e:	f887 329f 	strb.w	r3, [r7, #671]	@ 0x29f
	                                                                                 getinfo_request_ser_buf,
	                                                                                 &getinfo_request_ser_buf_size);
	                    if (ser_res < 0)
 8001182:	f997 329f 	ldrsb.w	r3, [r7, #671]	@ 0x29f
 8001186:	2b00      	cmp	r3, #0
 8001188:	da01      	bge.n	800118e <main+0x1d6>
	                    {
	                        // Serialization error handling
	                        Error_Handler();
 800118a:	f000 f9ec 	bl	8001566 <Error_Handler>
	                    }
	                    // At this point, getinfo_request_ser_buf_size should be equal to 0

	                    // 3. Create transfer metadata for the GetInfo request
	                    const CanardTransferMetadata getinfo_req_metadata = {
 800118e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001192:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8001196:	2204      	movs	r2, #4
 8001198:	701a      	strb	r2, [r3, #0]
 800119a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800119e:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 80011a2:	2202      	movs	r2, #2
 80011a4:	705a      	strb	r2, [r3, #1]
 80011a6:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80011aa:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 80011ae:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 80011b2:	805a      	strh	r2, [r3, #2]
 80011b4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80011b8:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 80011bc:	2205      	movs	r2, #5
 80011be:	711a      	strb	r2, [r3, #4]
 80011c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001278 <main+0x2c0>)
 80011c2:	781a      	ldrb	r2, [r3, #0]
 80011c4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80011c8:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 80011cc:	715a      	strb	r2, [r3, #5]
	                        .transfer_id    = getinfo_request_transfer_id,  // Use the dedicated transfer ID for GetInfo requests
	                    };

	                    // 4. Push the request into the transmission queue
	                    //    Note: The payload size passed is the actual size after serialization (0)
	                    int32_t push_res = canardTxPush(&queue,
 80011ce:	4b28      	ldr	r3, [pc, #160]	@ (8001270 <main+0x2b8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a28      	ldr	r2, [pc, #160]	@ (8001274 <main+0x2bc>)
 80011d4:	9202      	str	r2, [sp, #8]
 80011d6:	9301      	str	r3, [sp, #4]
 80011d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	4918      	ldr	r1, [pc, #96]	@ (8001248 <main+0x290>)
 80011e8:	481a      	ldr	r0, [pc, #104]	@ (8001254 <main+0x29c>)
 80011ea:	f004 fc4f 	bl	8005a8c <canardTxPush>
 80011ee:	f8c7 0298 	str.w	r0, [r7, #664]	@ 0x298
	                                                    0, // Transmission deadline (0 means unlimited)
	                                                    &getinfo_req_metadata,
	                                                    getinfo_request_ser_buf_size, // <<<--- Pass the actual size after serialization (0)
	                                                    getinfo_request_ser_buf);     // <<<--- Pass the serialization buffer pointer

	                    if (push_res < 0)
 80011f2:	f8d7 3298 	ldr.w	r3, [r7, #664]	@ 0x298
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	db05      	blt.n	8001206 <main+0x24e>
	                        // You can add error handling logic here, e.g., log the error
	                    }
	                    else
	                    {
	                        // After successful push, increment the transfer ID for GetInfo requests
	                        getinfo_request_transfer_id++;
 80011fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001278 <main+0x2c0>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	3301      	adds	r3, #1
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4b1d      	ldr	r3, [pc, #116]	@ (8001278 <main+0x2c0>)
 8001204:	701a      	strb	r2, [r3, #0]
	                    }
	                } // --- End GetInfo request ---
	      // Block for a second before generating the next transfer
	      uint32_t timestamp = HAL_GetTick();
 8001206:	f000 fbff 	bl	8001a08 <HAL_GetTick>
 800120a:	f8c7 0294 	str.w	r0, [r7, #660]	@ 0x294
	      while( HAL_GetTick() < timestamp + 1000u )
 800120e:	e004      	b.n	800121a <main+0x262>
	      {
	        process_canard_TX_queue();
 8001210:	f000 f8c8 	bl	80013a4 <process_canard_TX_queue>
	        HAL_Delay(10);
 8001214:	200a      	movs	r0, #10
 8001216:	f000 fc03 	bl	8001a20 <HAL_Delay>
	      while( HAL_GetTick() < timestamp + 1000u )
 800121a:	f000 fbf5 	bl	8001a08 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8001224:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001228:	429a      	cmp	r2, r3
 800122a:	d3f1      	bcc.n	8001210 <main+0x258>
	      }

	      // Increase uptime
	      test_uptimeSec++;
 800122c:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <main+0x2a4>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <main+0x2a4>)
 8001234:	6013      	str	r3, [r2, #0]
	      // Increment the transfer_id variable
	      my_message_transfer_id++;
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <main+0x2b0>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <main+0x2b0>)
 8001240:	701a      	strb	r2, [r3, #0]
  {
 8001242:	e72b      	b.n	800109c <main+0xe4>
 8001244:	2000008c 	.word	0x2000008c
 8001248:	200000b4 	.word	0x200000b4
 800124c:	0800154f 	.word	0x0800154f
 8001250:	08001535 	.word	0x08001535
 8001254:	200000d0 	.word	0x200000d0
 8001258:	001e8480 	.word	0x001e8480
 800125c:	200000e8 	.word	0x200000e8
 8001260:	20000000 	.word	0x20000000
 8001264:	200000ec 	.word	0x200000ec
 8001268:	200000e5 	.word	0x200000e5
 800126c:	cccccccd 	.word	0xcccccccd
 8001270:	20000004 	.word	0x20000004
 8001274:	200000f8 	.word	0x200000f8
 8001278:	200000e4 	.word	0x200000e4

0800127c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b096      	sub	sp, #88	@ 0x58
 8001280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	2244      	movs	r2, #68	@ 0x44
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f005 f845 	bl	800631a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001290:	463b      	mov	r3, r7
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800129e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012a2:	f001 fccb 	bl	8002c3c <HAL_PWREx_ControlVoltageScaling>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012ac:	f000 f95b 	bl	8001566 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80012b0:	2310      	movs	r3, #16
 80012b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012b4:	2301      	movs	r3, #1
 80012b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012bc:	2360      	movs	r3, #96	@ 0x60
 80012be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	4618      	mov	r0, r3
 80012ca:	f001 fd0d 	bl	8002ce8 <HAL_RCC_OscConfig>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80012d4:	f000 f947 	bl	8001566 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d8:	230f      	movs	r3, #15
 80012da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80012dc:	2300      	movs	r3, #0
 80012de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ec:	463b      	mov	r3, r7
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f002 f90d 	bl	8003510 <HAL_RCC_ClockConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80012fc:	f000 f933 	bl	8001566 <Error_Handler>
  }
}
 8001300:	bf00      	nop
 8001302:	3758      	adds	r7, #88	@ 0x58
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800130c:	4b17      	ldr	r3, [pc, #92]	@ (800136c <MX_CAN1_Init+0x64>)
 800130e:	4a18      	ldr	r2, [pc, #96]	@ (8001370 <MX_CAN1_Init+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8001312:	4b16      	ldr	r3, [pc, #88]	@ (800136c <MX_CAN1_Init+0x64>)
 8001314:	220a      	movs	r2, #10
 8001316:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001318:	4b14      	ldr	r3, [pc, #80]	@ (800136c <MX_CAN1_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800131e:	4b13      	ldr	r3, [pc, #76]	@ (800136c <MX_CAN1_Init+0x64>)
 8001320:	2200      	movs	r2, #0
 8001322:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001324:	4b11      	ldr	r3, [pc, #68]	@ (800136c <MX_CAN1_Init+0x64>)
 8001326:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800132a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800132c:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <MX_CAN1_Init+0x64>)
 800132e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001332:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001334:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <MX_CAN1_Init+0x64>)
 8001336:	2200      	movs	r2, #0
 8001338:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800133a:	4b0c      	ldr	r3, [pc, #48]	@ (800136c <MX_CAN1_Init+0x64>)
 800133c:	2200      	movs	r2, #0
 800133e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001340:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <MX_CAN1_Init+0x64>)
 8001342:	2200      	movs	r2, #0
 8001344:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <MX_CAN1_Init+0x64>)
 8001348:	2200      	movs	r2, #0
 800134a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800134c:	4b07      	ldr	r3, [pc, #28]	@ (800136c <MX_CAN1_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <MX_CAN1_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001358:	4804      	ldr	r0, [pc, #16]	@ (800136c <MX_CAN1_Init+0x64>)
 800135a:	f000 fb85 	bl	8001a68 <HAL_CAN_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001364:	f000 f8ff 	bl	8001566 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	2000008c 	.word	0x2000008c
 8001370:	40006400 	.word	0x40006400

08001374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <MX_GPIO_Init+0x2c>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137e:	4a08      	ldr	r2, [pc, #32]	@ (80013a0 <MX_GPIO_Init+0x2c>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_GPIO_Init+0x2c>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000

080013a4 <process_canard_TX_queue>:

/* USER CODE BEGIN 4 */
void process_canard_TX_queue(void)
{
 80013a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013a8:	b08b      	sub	sp, #44	@ 0x2c
 80013aa:	af00      	add	r7, sp, #0
  // Look at top of the TX queue of individual CAN frames
  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&queue)) != NULL;)
 80013ac:	2300      	movs	r3, #0
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80013b0:	e039      	b.n	8001426 <process_canard_TX_queue+0x82>
  {
    if ((0U == ti->tx_deadline_usec) || (ti->tx_deadline_usec > micros()))  // Check the deadline.
 80013b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	d00c      	beq.n	80013d6 <process_canard_TX_queue+0x32>
 80013bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013be:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 80013c2:	f7ff fdf1 	bl	8000fa8 <micros>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2200      	movs	r2, #0
 80013ca:	461c      	mov	r4, r3
 80013cc:	4615      	mov	r5, r2
 80013ce:	4544      	cmp	r4, r8
 80013d0:	eb75 0309 	sbcs.w	r3, r5, r9
 80013d4:	d21d      	bcs.n	8001412 <process_canard_TX_queue+0x6e>
    {
      /* Instantiate a frame for the media layer */
      CAN_TxHeaderTypeDef TxHeader;
      TxHeader.IDE = CAN_ID_EXT;
 80013d6:	2304      	movs	r3, #4
 80013d8:	617b      	str	r3, [r7, #20]
      TxHeader.RTR = CAN_RTR_DATA;
 80013da:	2300      	movs	r3, #0
 80013dc:	61bb      	str	r3, [r7, #24]

      TxHeader.DLC = ti->frame.payload_size;
 80013de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e2:	61fb      	str	r3, [r7, #28]
      TxHeader.ExtId = ti->frame.extended_can_id;
 80013e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	613b      	str	r3, [r7, #16]

      uint8_t TxData[8];
      uint32_t TxMailbox;

      memcpy( TxData, (uint8_t *)ti->frame.payload, ti->frame.payload_size );
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	4618      	mov	r0, r3
 80013f6:	f005 f81c 	bl	8006432 <memcpy>

      if ( HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80013fa:	463b      	mov	r3, r7
 80013fc:	1d3a      	adds	r2, r7, #4
 80013fe:	f107 010c 	add.w	r1, r7, #12
 8001402:	480f      	ldr	r0, [pc, #60]	@ (8001440 <process_canard_TX_queue+0x9c>)
 8001404:	f000 fd39 	bl	8001e7a <HAL_CAN_AddTxMessage>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <process_canard_TX_queue+0x6e>
      {
        break;
 800140e:	bf00      	nop
      }
    }
    // After the frame is transmitted or if it has timed out while waiting, pop it from the queue and deallocate:
    canard.memory_free(&canard, canardTxPop(&queue, ti));
  }
}
 8001410:	e010      	b.n	8001434 <process_canard_TX_queue+0x90>
    canard.memory_free(&canard, canardTxPop(&queue, ti));
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <process_canard_TX_queue+0xa0>)
 8001414:	68de      	ldr	r6, [r3, #12]
 8001416:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001418:	480b      	ldr	r0, [pc, #44]	@ (8001448 <process_canard_TX_queue+0xa4>)
 800141a:	f004 fbd6 	bl	8005bca <canardTxPop>
 800141e:	4603      	mov	r3, r0
 8001420:	4619      	mov	r1, r3
 8001422:	4808      	ldr	r0, [pc, #32]	@ (8001444 <process_canard_TX_queue+0xa0>)
 8001424:	47b0      	blx	r6
  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&queue)) != NULL;)
 8001426:	4808      	ldr	r0, [pc, #32]	@ (8001448 <process_canard_TX_queue+0xa4>)
 8001428:	f004 fbba 	bl	8005ba0 <canardTxPeek>
 800142c:	6278      	str	r0, [r7, #36]	@ 0x24
 800142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1be      	bne.n	80013b2 <process_canard_TX_queue+0xe>
}
 8001434:	bf00      	nop
 8001436:	372c      	adds	r7, #44	@ 0x2c
 8001438:	46bd      	mov	sp, r7
 800143a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800143e:	bf00      	nop
 8001440:	2000008c 	.word	0x2000008c
 8001444:	200000b4 	.word	0x200000b4
 8001448:	200000d0 	.word	0x200000d0

0800144c <HAL_CAN_RxFifo0MsgPendingCallback>:

#pragma optimize=s none
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800144c:	b5b0      	push	{r4, r5, r7, lr}
 800144e:	b0de      	sub	sp, #376	@ 0x178
 8001450:	af04      	add	r7, sp, #16
 8001452:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001456:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800145a:	6018      	str	r0, [r3, #0]
  CAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[8] = {0};
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  uint32_t RxFifo1 = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  HAL_CAN_GetRxMessage(&hcan1, RxFifo1, &RxHeader, RxData);
 800146e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001472:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001476:	f8d7 1164 	ldr.w	r1, [r7, #356]	@ 0x164
 800147a:	4827      	ldr	r0, [pc, #156]	@ (8001518 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 800147c:	f000 fdcd 	bl	800201a <HAL_CAN_GetRxMessage>

  CanardFrame rxf;

  rxf.extended_can_id = RxHeader.ExtId;
 8001480:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001484:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  rxf.payload_size = (size_t)RxHeader.DLC;
 8001488:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800148c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  rxf.payload = (void*)RxData;
 8001490:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001494:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c

  CanardRxTransfer transfer;

  if( canardRxAccept(   (CanardInstance *const)&canard,
                        micros(),
 8001498:	f7ff fd86 	bl	8000fa8 <micros>
 800149c:	4603      	mov	r3, r0
  if( canardRxAccept(   (CanardInstance *const)&canard,
 800149e:	2200      	movs	r2, #0
 80014a0:	461c      	mov	r4, r3
 80014a2:	4615      	mov	r5, r2
 80014a4:	2300      	movs	r3, #0
 80014a6:	9303      	str	r3, [sp, #12]
 80014a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80014ac:	9302      	str	r3, [sp, #8]
 80014ae:	2300      	movs	r3, #0
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	4622      	mov	r2, r4
 80014ba:	462b      	mov	r3, r5
 80014bc:	4817      	ldr	r0, [pc, #92]	@ (800151c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 80014be:	f004 fba5 	bl	8005c0c <canardRxAccept>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d121      	bne.n	800150c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>
                        {
                          return ; // the frame received is not a valid transfer
                        }

  uavcan_primitive_array_Real64_1_0 array;
  size_t array_ser_buf_size = uavcan_primitive_array_Real64_1_0_EXTENT_BYTES_;
 80014c8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014cc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014d0:	f240 1201 	movw	r2, #257	@ 0x101
 80014d4:	601a      	str	r2, [r3, #0]

  if ( uavcan_primitive_array_Real64_1_0_deserialize_( &array, transfer.payload, &array_ser_buf_size) < 0)
 80014d6:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80014da:	f107 020c 	add.w	r2, r7, #12
 80014de:	f107 0310 	add.w	r3, r7, #16
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fcc4 	bl	8000e70 <uavcan_primitive_array_Real64_1_0_deserialize_>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	da01      	bge.n	80014f2 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
  {
    Error_Handler();
 80014ee:	f000 f83a 	bl	8001566 <Error_Handler>
  }

  canard.memory_free(&canard, transfer.payload);
 80014f2:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80014fa:	4611      	mov	r1, r2
 80014fc:	4807      	ldr	r0, [pc, #28]	@ (800151c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 80014fe:	4798      	blx	r3

  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001500:	2120      	movs	r1, #32
 8001502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001506:	f001 fb71 	bl	8002bec <HAL_GPIO_TogglePin>

  return ;
 800150a:	e000      	b.n	800150e <HAL_CAN_RxFifo0MsgPendingCallback+0xc2>
                          return ; // the frame received is not a valid transfer
 800150c:	bf00      	nop
}
 800150e:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 8001512:	46bd      	mov	sp, r7
 8001514:	bdb0      	pop	{r4, r5, r7, pc}
 8001516:	bf00      	nop
 8001518:	2000008c 	.word	0x2000008c
 800151c:	200000b4 	.word	0x200000b4

08001520 <HAL_CAN_RxFifo1MsgPendingCallback>:

#pragma optimize=s none
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  return ;
 8001528:	bf00      	nop
}
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <memAllocate>:

static void* memAllocate(CanardInstance* const ins, const size_t amount)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  (void) ins;
  return malloc(amount);
 800153e:	6838      	ldr	r0, [r7, #0]
 8001540:	f004 fcfc 	bl	8005f3c <malloc>
 8001544:	4603      	mov	r3, r0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <memFree>:

static void memFree(CanardInstance* const ins, void* const pointer)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
 8001556:	6039      	str	r1, [r7, #0]
  (void) ins;
  free( pointer );
 8001558:	6838      	ldr	r0, [r7, #0]
 800155a:	f004 fcf7 	bl	8005f4c <free>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156a:	b672      	cpsid	i
}
 800156c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156e:	bf00      	nop
 8001570:	e7fd      	b.n	800156e <Error_Handler+0x8>
	...

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <HAL_MspInit+0x44>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157e:	4a0e      	ldr	r2, [pc, #56]	@ (80015b8 <HAL_MspInit+0x44>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6613      	str	r3, [r2, #96]	@ 0x60
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <HAL_MspInit+0x44>)
 8001588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <HAL_MspInit+0x44>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001596:	4a08      	ldr	r2, [pc, #32]	@ (80015b8 <HAL_MspInit+0x44>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800159c:	6593      	str	r3, [r2, #88]	@ 0x58
 800159e:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <HAL_MspInit+0x44>)
 80015a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	@ 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a28      	ldr	r2, [pc, #160]	@ (800167c <HAL_CAN_MspInit+0xc0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d149      	bne.n	8001672 <HAL_CAN_MspInit+0xb6>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015de:	4b28      	ldr	r3, [pc, #160]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a27      	ldr	r2, [pc, #156]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 80015e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <HAL_CAN_MspInit+0xc4>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800160e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001620:	2309      	movs	r3, #9
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800162e:	f001 f973 	bl	8002918 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	2013      	movs	r0, #19
 8001638:	f001 f937 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800163c:	2013      	movs	r0, #19
 800163e:	f001 f950 	bl	80028e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2100      	movs	r1, #0
 8001646:	2014      	movs	r0, #20
 8001648:	f001 f92f 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800164c:	2014      	movs	r0, #20
 800164e:	f001 f948 	bl	80028e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	2015      	movs	r0, #21
 8001658:	f001 f927 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800165c:	2015      	movs	r0, #21
 800165e:	f001 f940 	bl	80028e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	2016      	movs	r0, #22
 8001668:	f001 f91f 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800166c:	2016      	movs	r0, #22
 800166e:	f001 f938 	bl	80028e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001672:	bf00      	nop
 8001674:	3728      	adds	r7, #40	@ 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40006400 	.word	0x40006400
 8001680:	40021000 	.word	0x40021000

08001684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <NMI_Handler+0x4>

0800168c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <HardFault_Handler+0x4>

08001694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <MemManage_Handler+0x4>

0800169c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <UsageFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016da:	f000 f981 	bl	80019e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <CAN1_TX_IRQHandler+0x10>)
 80016ea:	f000 fdde 	bl	80022aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	2000008c 	.word	0x2000008c

080016f8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80016fc:	4802      	ldr	r0, [pc, #8]	@ (8001708 <CAN1_RX0_IRQHandler+0x10>)
 80016fe:	f000 fdd4 	bl	80022aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	2000008c 	.word	0x2000008c

0800170c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001710:	4802      	ldr	r0, [pc, #8]	@ (800171c <CAN1_RX1_IRQHandler+0x10>)
 8001712:	f000 fdca 	bl	80022aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	2000008c 	.word	0x2000008c

08001720 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001724:	4802      	ldr	r0, [pc, #8]	@ (8001730 <CAN1_SCE_IRQHandler+0x10>)
 8001726:	f000 fdc0 	bl	80022aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	2000008c 	.word	0x2000008c

08001734 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return 1;
 8001738:	2301      	movs	r3, #1
}
 800173a:	4618      	mov	r0, r3
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <_kill>:

int _kill(int pid, int sig)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800174e:	f004 fe43 	bl	80063d8 <__errno>
 8001752:	4603      	mov	r3, r0
 8001754:	2216      	movs	r2, #22
 8001756:	601a      	str	r2, [r3, #0]
  return -1;
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <_exit>:

void _exit (int status)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800176c:	f04f 31ff 	mov.w	r1, #4294967295
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ffe7 	bl	8001744 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001776:	bf00      	nop
 8001778:	e7fd      	b.n	8001776 <_exit+0x12>

0800177a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	60f8      	str	r0, [r7, #12]
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	e00a      	b.n	80017a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800178c:	f3af 8000 	nop.w
 8001790:	4601      	mov	r1, r0
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	60ba      	str	r2, [r7, #8]
 8001798:	b2ca      	uxtb	r2, r1
 800179a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3301      	adds	r3, #1
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	dbf0      	blt.n	800178c <_read+0x12>
  }

  return len;
 80017aa:	687b      	ldr	r3, [r7, #4]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e009      	b.n	80017da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	1c5a      	adds	r2, r3, #1
 80017ca:	60ba      	str	r2, [r7, #8]
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	3301      	adds	r3, #1
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	429a      	cmp	r2, r3
 80017e0:	dbf1      	blt.n	80017c6 <_write+0x12>
  }
  return len;
 80017e2:	687b      	ldr	r3, [r7, #4]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <_close>:

int _close(int file)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001814:	605a      	str	r2, [r3, #4]
  return 0;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <_isatty>:

int _isatty(int file)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800182c:	2301      	movs	r3, #1
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800183a:	b480      	push	{r7}
 800183c:	b085      	sub	sp, #20
 800183e:	af00      	add	r7, sp, #0
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800185c:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <_sbrk+0x5c>)
 800185e:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <_sbrk+0x60>)
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <_sbrk+0x64>)
 8001872:	4a12      	ldr	r2, [pc, #72]	@ (80018bc <_sbrk+0x68>)
 8001874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	429a      	cmp	r2, r3
 8001882:	d207      	bcs.n	8001894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001884:	f004 fda8 	bl	80063d8 <__errno>
 8001888:	4603      	mov	r3, r0
 800188a:	220c      	movs	r2, #12
 800188c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	e009      	b.n	80018a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001894:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800189a:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <_sbrk+0x64>)
 80018a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018a6:	68fb      	ldr	r3, [r7, #12]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20010000 	.word	0x20010000
 80018b4:	00000400 	.word	0x00000400
 80018b8:	200000fc 	.word	0x200000fc
 80018bc:	20000250 	.word	0x20000250

080018c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <SystemInit+0x20>)
 80018c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ca:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <SystemInit+0x20>)
 80018cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800191c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e8:	f7ff ffea 	bl	80018c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ec:	480c      	ldr	r0, [pc, #48]	@ (8001920 <LoopForever+0x6>)
  ldr r1, =_edata
 80018ee:	490d      	ldr	r1, [pc, #52]	@ (8001924 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001928 <LoopForever+0xe>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f4:	e002      	b.n	80018fc <LoopCopyDataInit>

080018f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fa:	3304      	adds	r3, #4

080018fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001900:	d3f9      	bcc.n	80018f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001902:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001904:	4c0a      	ldr	r4, [pc, #40]	@ (8001930 <LoopForever+0x16>)
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001908:	e001      	b.n	800190e <LoopFillZerobss>

0800190a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800190c:	3204      	adds	r2, #4

0800190e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001910:	d3fb      	bcc.n	800190a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001912:	f004 fd67 	bl	80063e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001916:	f7ff fb4f 	bl	8000fb8 <main>

0800191a <LoopForever>:

LoopForever:
    b LoopForever
 800191a:	e7fe      	b.n	800191a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800191c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001924:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001928:	08008490 	.word	0x08008490
  ldr r2, =_sbss
 800192c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001930:	20000250 	.word	0x20000250

08001934 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001934:	e7fe      	b.n	8001934 <ADC1_IRQHandler>

08001936 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001940:	2003      	movs	r0, #3
 8001942:	f000 ffa7 	bl	8002894 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001946:	200f      	movs	r0, #15
 8001948:	f000 f80e 	bl	8001968 <HAL_InitTick>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d002      	beq.n	8001958 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	71fb      	strb	r3, [r7, #7]
 8001956:	e001      	b.n	800195c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001958:	f7ff fe0c 	bl	8001574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800195c:	79fb      	ldrb	r3, [r7, #7]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001970:	2300      	movs	r3, #0
 8001972:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001974:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <HAL_InitTick+0x6c>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d023      	beq.n	80019c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <HAL_InitTick+0x70>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b14      	ldr	r3, [pc, #80]	@ (80019d4 <HAL_InitTick+0x6c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	4619      	mov	r1, r3
 8001986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198a:	fbb3 f3f1 	udiv	r3, r3, r1
 800198e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001992:	4618      	mov	r0, r3
 8001994:	f000 ffb3 	bl	80028fe <HAL_SYSTICK_Config>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10f      	bne.n	80019be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d809      	bhi.n	80019b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f000 ff7d 	bl	80028aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019b0:	4a0a      	ldr	r2, [pc, #40]	@ (80019dc <HAL_InitTick+0x74>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	e007      	b.n	80019c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	73fb      	strb	r3, [r7, #15]
 80019bc:	e004      	b.n	80019c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	73fb      	strb	r3, [r7, #15]
 80019c2:	e001      	b.n	80019c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000010 	.word	0x20000010
 80019d8:	20000008 	.word	0x20000008
 80019dc:	2000000c 	.word	0x2000000c

080019e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_IncTick+0x20>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_IncTick+0x24>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4413      	add	r3, r2
 80019f0:	4a04      	ldr	r2, [pc, #16]	@ (8001a04 <HAL_IncTick+0x24>)
 80019f2:	6013      	str	r3, [r2, #0]
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000010 	.word	0x20000010
 8001a04:	20000100 	.word	0x20000100

08001a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a0c:	4b03      	ldr	r3, [pc, #12]	@ (8001a1c <HAL_GetTick+0x14>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000100 	.word	0x20000100

08001a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a28:	f7ff ffee 	bl	8001a08 <HAL_GetTick>
 8001a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a38:	d005      	beq.n	8001a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <HAL_Delay+0x44>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a46:	bf00      	nop
 8001a48:	f7ff ffde 	bl	8001a08 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d8f7      	bhi.n	8001a48 <HAL_Delay+0x28>
  {
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000010 	.word	0x20000010

08001a68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e0ed      	b.n	8001c56 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff fd98 	bl	80015bc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 0201 	orr.w	r2, r2, #1
 8001a9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a9c:	f7ff ffb4 	bl	8001a08 <HAL_GetTick>
 8001aa0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001aa2:	e012      	b.n	8001aca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001aa4:	f7ff ffb0 	bl	8001a08 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b0a      	cmp	r3, #10
 8001ab0:	d90b      	bls.n	8001aca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2205      	movs	r2, #5
 8001ac2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e0c5      	b.n	8001c56 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0e5      	beq.n	8001aa4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0202 	bic.w	r2, r2, #2
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ae8:	f7ff ff8e 	bl	8001a08 <HAL_GetTick>
 8001aec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001aee:	e012      	b.n	8001b16 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001af0:	f7ff ff8a 	bl	8001a08 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b0a      	cmp	r3, #10
 8001afc:	d90b      	bls.n	8001b16 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b02:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2205      	movs	r2, #5
 8001b0e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e09f      	b.n	8001c56 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1e5      	bne.n	8001af0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7e1b      	ldrb	r3, [r3, #24]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d108      	bne.n	8001b3e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	e007      	b.n	8001b4e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7e5b      	ldrb	r3, [r3, #25]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d108      	bne.n	8001b68 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	e007      	b.n	8001b78 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b76:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7e9b      	ldrb	r3, [r3, #26]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d108      	bne.n	8001b92 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f042 0220 	orr.w	r2, r2, #32
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	e007      	b.n	8001ba2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 0220 	bic.w	r2, r2, #32
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	7edb      	ldrb	r3, [r3, #27]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d108      	bne.n	8001bbc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0210 	bic.w	r2, r2, #16
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	e007      	b.n	8001bcc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f042 0210 	orr.w	r2, r2, #16
 8001bca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7f1b      	ldrb	r3, [r3, #28]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d108      	bne.n	8001be6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 0208 	orr.w	r2, r2, #8
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	e007      	b.n	8001bf6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 0208 	bic.w	r2, r2, #8
 8001bf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	7f5b      	ldrb	r3, [r3, #29]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d108      	bne.n	8001c10 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f042 0204 	orr.w	r2, r2, #4
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	e007      	b.n	8001c20 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0204 	bic.w	r2, r2, #4
 8001c1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	ea42 0103 	orr.w	r1, r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b087      	sub	sp, #28
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c74:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001c76:	7cfb      	ldrb	r3, [r7, #19]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d003      	beq.n	8001c84 <HAL_CAN_ConfigFilter+0x26>
 8001c7c:	7cfb      	ldrb	r3, [r7, #19]
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	f040 80aa 	bne.w	8001dd8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001c8a:	f043 0201 	orr.w	r2, r3, #1
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	f003 031f 	and.w	r3, r3, #31
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	401a      	ands	r2, r3
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d123      	bne.n	8001d06 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	401a      	ands	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ce0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3248      	adds	r2, #72	@ 0x48
 8001ce6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cfa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cfc:	6979      	ldr	r1, [r7, #20]
 8001cfe:	3348      	adds	r3, #72	@ 0x48
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	440b      	add	r3, r1
 8001d04:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d122      	bne.n	8001d54 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	431a      	orrs	r2, r3
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3248      	adds	r2, #72	@ 0x48
 8001d34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d4a:	6979      	ldr	r1, [r7, #20]
 8001d4c:	3348      	adds	r3, #72	@ 0x48
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	440b      	add	r3, r1
 8001d52:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d109      	bne.n	8001d70 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001d6e:	e007      	b.n	8001d80 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d109      	bne.n	8001d9c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	401a      	ands	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001d9a:	e007      	b.n	8001dac <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	431a      	orrs	r2, r3
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d107      	bne.n	8001dc4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dca:	f023 0201 	bic.w	r2, r3, #1
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e006      	b.n	8001de6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
  }
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d12e      	bne.n	8001e64 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e1e:	f7ff fdf3 	bl	8001a08 <HAL_GetTick>
 8001e22:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e24:	e012      	b.n	8001e4c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e26:	f7ff fdef 	bl	8001a08 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b0a      	cmp	r3, #10
 8001e32:	d90b      	bls.n	8001e4c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2205      	movs	r2, #5
 8001e44:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e012      	b.n	8001e72 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1e5      	bne.n	8001e26 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e006      	b.n	8001e72 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
  }
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b089      	sub	sp, #36	@ 0x24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e8e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e98:	7ffb      	ldrb	r3, [r7, #31]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d003      	beq.n	8001ea6 <HAL_CAN_AddTxMessage+0x2c>
 8001e9e:	7ffb      	ldrb	r3, [r7, #31]
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	f040 80ad 	bne.w	8002000 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10a      	bne.n	8001ec6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d105      	bne.n	8001ec6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f000 8095 	beq.w	8001ff0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	0e1b      	lsrs	r3, r3, #24
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	409a      	lsls	r2, r3
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10d      	bne.n	8001efe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001eec:	68f9      	ldr	r1, [r7, #12]
 8001eee:	6809      	ldr	r1, [r1, #0]
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	3318      	adds	r3, #24
 8001ef6:	011b      	lsls	r3, r3, #4
 8001ef8:	440b      	add	r3, r1
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	e00f      	b.n	8001f1e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f08:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f0e:	68f9      	ldr	r1, [r7, #12]
 8001f10:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001f12:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	3318      	adds	r3, #24
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	440b      	add	r3, r1
 8001f1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6819      	ldr	r1, [r3, #0]
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	691a      	ldr	r2, [r3, #16]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3318      	adds	r3, #24
 8001f2a:	011b      	lsls	r3, r3, #4
 8001f2c:	440b      	add	r3, r1
 8001f2e:	3304      	adds	r3, #4
 8001f30:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	7d1b      	ldrb	r3, [r3, #20]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d111      	bne.n	8001f5e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	3318      	adds	r3, #24
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	4413      	add	r3, r2
 8001f46:	3304      	adds	r3, #4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	6811      	ldr	r1, [r2, #0]
 8001f4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	3318      	adds	r3, #24
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	440b      	add	r3, r1
 8001f5a:	3304      	adds	r3, #4
 8001f5c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3307      	adds	r3, #7
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	061a      	lsls	r2, r3, #24
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3306      	adds	r3, #6
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	041b      	lsls	r3, r3, #16
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3305      	adds	r3, #5
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	3204      	adds	r2, #4
 8001f7e:	7812      	ldrb	r2, [r2, #0]
 8001f80:	4610      	mov	r0, r2
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	6811      	ldr	r1, [r2, #0]
 8001f86:	ea43 0200 	orr.w	r2, r3, r0
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	440b      	add	r3, r1
 8001f90:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001f94:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3303      	adds	r3, #3
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	061a      	lsls	r2, r3, #24
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	041b      	lsls	r3, r3, #16
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3301      	adds	r3, #1
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	021b      	lsls	r3, r3, #8
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	6811      	ldr	r1, [r2, #0]
 8001fbc:	ea43 0200 	orr.w	r2, r3, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	440b      	add	r3, r1
 8001fc6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001fca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	3318      	adds	r3, #24
 8001fd4:	011b      	lsls	r3, r3, #4
 8001fd6:	4413      	add	r3, r2
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	6811      	ldr	r1, [r2, #0]
 8001fde:	f043 0201 	orr.w	r2, r3, #1
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3318      	adds	r3, #24
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	440b      	add	r3, r1
 8001fea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001fec:	2300      	movs	r3, #0
 8001fee:	e00e      	b.n	800200e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e006      	b.n	800200e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002004:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
  }
}
 800200e:	4618      	mov	r0, r3
 8002010:	3724      	adds	r7, #36	@ 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800201a:	b480      	push	{r7}
 800201c:	b087      	sub	sp, #28
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
 8002026:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800202e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002030:	7dfb      	ldrb	r3, [r7, #23]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d003      	beq.n	800203e <HAL_CAN_GetRxMessage+0x24>
 8002036:	7dfb      	ldrb	r3, [r7, #23]
 8002038:	2b02      	cmp	r3, #2
 800203a:	f040 8103 	bne.w	8002244 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10e      	bne.n	8002062 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d116      	bne.n	8002080 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e0f7      	b.n	8002252 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	2b00      	cmp	r3, #0
 800206e:	d107      	bne.n	8002080 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002074:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0e8      	b.n	8002252 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	331b      	adds	r3, #27
 8002088:	011b      	lsls	r3, r3, #4
 800208a:	4413      	add	r3, r2
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0204 	and.w	r2, r3, #4
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10c      	bne.n	80020b8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	331b      	adds	r3, #27
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	4413      	add	r3, r2
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0d5b      	lsrs	r3, r3, #21
 80020ae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	e00b      	b.n	80020d0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	331b      	adds	r3, #27
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	4413      	add	r3, r2
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	08db      	lsrs	r3, r3, #3
 80020c8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	331b      	adds	r3, #27
 80020d8:	011b      	lsls	r3, r3, #4
 80020da:	4413      	add	r3, r2
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0202 	and.w	r2, r3, #2
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	331b      	adds	r3, #27
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	4413      	add	r3, r2
 80020f2:	3304      	adds	r3, #4
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2208      	movs	r2, #8
 8002102:	611a      	str	r2, [r3, #16]
 8002104:	e00b      	b.n	800211e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	331b      	adds	r3, #27
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	4413      	add	r3, r2
 8002112:	3304      	adds	r3, #4
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 020f 	and.w	r2, r3, #15
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	331b      	adds	r3, #27
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	4413      	add	r3, r2
 800212a:	3304      	adds	r3, #4
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	0a1b      	lsrs	r3, r3, #8
 8002130:	b2da      	uxtb	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	331b      	adds	r3, #27
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	4413      	add	r3, r2
 8002142:	3304      	adds	r3, #4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	0c1b      	lsrs	r3, r3, #16
 8002148:	b29a      	uxth	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4413      	add	r3, r2
 8002158:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	b2da      	uxtb	r2, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	4413      	add	r3, r2
 800216e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	0a1a      	lsrs	r2, r3, #8
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	3301      	adds	r3, #1
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	011b      	lsls	r3, r3, #4
 8002186:	4413      	add	r3, r2
 8002188:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0c1a      	lsrs	r2, r3, #16
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	3302      	adds	r3, #2
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	011b      	lsls	r3, r3, #4
 80021a0:	4413      	add	r3, r2
 80021a2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	0e1a      	lsrs	r2, r3, #24
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	3303      	adds	r3, #3
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	4413      	add	r3, r2
 80021bc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	3304      	adds	r3, #4
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	4413      	add	r3, r2
 80021d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	0a1a      	lsrs	r2, r3, #8
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	3305      	adds	r3, #5
 80021e0:	b2d2      	uxtb	r2, r2
 80021e2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	011b      	lsls	r3, r3, #4
 80021ec:	4413      	add	r3, r2
 80021ee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	0c1a      	lsrs	r2, r3, #16
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	3306      	adds	r3, #6
 80021fa:	b2d2      	uxtb	r2, r2
 80021fc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	4413      	add	r3, r2
 8002208:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	0e1a      	lsrs	r2, r3, #24
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	3307      	adds	r3, #7
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d108      	bne.n	8002230 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f042 0220 	orr.w	r2, r2, #32
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	e007      	b.n	8002240 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	691a      	ldr	r2, [r3, #16]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0220 	orr.w	r2, r2, #32
 800223e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	e006      	b.n	8002252 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
  }
}
 8002252:	4618      	mov	r0, r3
 8002254:	371c      	adds	r7, #28
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800225e:	b480      	push	{r7}
 8002260:	b085      	sub	sp, #20
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
 8002266:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800226e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d002      	beq.n	800227c <HAL_CAN_ActivateNotification+0x1e>
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b02      	cmp	r3, #2
 800227a:	d109      	bne.n	8002290 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6959      	ldr	r1, [r3, #20]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	e006      	b.n	800229e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
  }
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b08a      	sub	sp, #40	@ 0x28
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d07c      	beq.n	80023ea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d023      	beq.n	8002342 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f983 	bl	8002618 <HAL_CAN_TxMailbox0CompleteCallback>
 8002312:	e016      	b.n	8002342 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b00      	cmp	r3, #0
 800231c:	d004      	beq.n	8002328 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
 8002326:	e00c      	b.n	8002342 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	2b00      	cmp	r3, #0
 8002330:	d004      	beq.n	800233c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24
 800233a:	e002      	b.n	8002342 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f989 	bl	8002654 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002348:	2b00      	cmp	r3, #0
 800234a:	d024      	beq.n	8002396 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002354:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800235c:	2b00      	cmp	r3, #0
 800235e:	d003      	beq.n	8002368 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f963 	bl	800262c <HAL_CAN_TxMailbox1CompleteCallback>
 8002366:	e016      	b.n	8002396 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236e:	2b00      	cmp	r3, #0
 8002370:	d004      	beq.n	800237c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002378:	627b      	str	r3, [r7, #36]	@ 0x24
 800237a:	e00c      	b.n	8002396 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002382:	2b00      	cmp	r3, #0
 8002384:	d004      	beq.n	8002390 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
 800238e:	e002      	b.n	8002396 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 f969 	bl	8002668 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d024      	beq.n	80023ea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f943 	bl	8002640 <HAL_CAN_TxMailbox2CompleteCallback>
 80023ba:	e016      	b.n	80023ea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d004      	beq.n	80023d0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80023c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ce:	e00c      	b.n	80023ea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d004      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023e2:	e002      	b.n	80023ea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f949 	bl	800267c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80023ea:	6a3b      	ldr	r3, [r7, #32]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00c      	beq.n	800240e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d007      	beq.n	800240e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002404:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2210      	movs	r2, #16
 800240c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00b      	beq.n	8002430 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2208      	movs	r2, #8
 8002428:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f930 	bl	8002690 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f003 0303 	and.w	r3, r3, #3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7fe ffff 	bl	800144c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800244e:	6a3b      	ldr	r3, [r7, #32]
 8002450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00c      	beq.n	8002472 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b00      	cmp	r3, #0
 8002460:	d007      	beq.n	8002472 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2210      	movs	r2, #16
 8002470:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f003 0320 	and.w	r3, r3, #32
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00b      	beq.n	8002494 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2208      	movs	r2, #8
 800248c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f908 	bl	80026a4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	f003 0310 	and.w	r3, r3, #16
 800249a:	2b00      	cmp	r3, #0
 800249c:	d009      	beq.n	80024b2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d002      	beq.n	80024b2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff f837 	bl	8001520 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00b      	beq.n	80024d4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d006      	beq.n	80024d4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2210      	movs	r2, #16
 80024cc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f8f2 	bl	80026b8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80024d4:	6a3b      	ldr	r3, [r7, #32]
 80024d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00b      	beq.n	80024f6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f003 0308 	and.w	r3, r3, #8
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d006      	beq.n	80024f6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2208      	movs	r2, #8
 80024ee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f8eb 	bl	80026cc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d07b      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	2b00      	cmp	r3, #0
 8002508:	d072      	beq.n	80025f0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800250a:	6a3b      	ldr	r3, [r7, #32]
 800250c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002510:	2b00      	cmp	r3, #0
 8002512:	d008      	beq.n	8002526 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002526:	6a3b      	ldr	r3, [r7, #32]
 8002528:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800252c:	2b00      	cmp	r3, #0
 800252e:	d008      	beq.n	8002542 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800253a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002542:	6a3b      	ldr	r3, [r7, #32]
 8002544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002548:	2b00      	cmp	r3, #0
 800254a:	d008      	beq.n	800255e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	f043 0304 	orr.w	r3, r3, #4
 800255c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002564:	2b00      	cmp	r3, #0
 8002566:	d043      	beq.n	80025f0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d03e      	beq.n	80025f0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002578:	2b60      	cmp	r3, #96	@ 0x60
 800257a:	d02b      	beq.n	80025d4 <HAL_CAN_IRQHandler+0x32a>
 800257c:	2b60      	cmp	r3, #96	@ 0x60
 800257e:	d82e      	bhi.n	80025de <HAL_CAN_IRQHandler+0x334>
 8002580:	2b50      	cmp	r3, #80	@ 0x50
 8002582:	d022      	beq.n	80025ca <HAL_CAN_IRQHandler+0x320>
 8002584:	2b50      	cmp	r3, #80	@ 0x50
 8002586:	d82a      	bhi.n	80025de <HAL_CAN_IRQHandler+0x334>
 8002588:	2b40      	cmp	r3, #64	@ 0x40
 800258a:	d019      	beq.n	80025c0 <HAL_CAN_IRQHandler+0x316>
 800258c:	2b40      	cmp	r3, #64	@ 0x40
 800258e:	d826      	bhi.n	80025de <HAL_CAN_IRQHandler+0x334>
 8002590:	2b30      	cmp	r3, #48	@ 0x30
 8002592:	d010      	beq.n	80025b6 <HAL_CAN_IRQHandler+0x30c>
 8002594:	2b30      	cmp	r3, #48	@ 0x30
 8002596:	d822      	bhi.n	80025de <HAL_CAN_IRQHandler+0x334>
 8002598:	2b10      	cmp	r3, #16
 800259a:	d002      	beq.n	80025a2 <HAL_CAN_IRQHandler+0x2f8>
 800259c:	2b20      	cmp	r3, #32
 800259e:	d005      	beq.n	80025ac <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80025a0:	e01d      	b.n	80025de <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	f043 0308 	orr.w	r3, r3, #8
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025aa:	e019      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	f043 0310 	orr.w	r3, r3, #16
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025b4:	e014      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80025b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b8:	f043 0320 	orr.w	r3, r3, #32
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025be:	e00f      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80025c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025c8:	e00a      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025d2:	e005      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025dc:	e000      	b.n	80025e0 <HAL_CAN_IRQHandler+0x336>
            break;
 80025de:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	699a      	ldr	r2, [r3, #24]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80025ee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2204      	movs	r2, #4
 80025f6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d008      	beq.n	8002610 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 f868 	bl	80026e0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002610:	bf00      	nop
 8002612:	3728      	adds	r7, #40	@ 0x28
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002704:	4b0c      	ldr	r3, [pc, #48]	@ (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002710:	4013      	ands	r3, r2
 8002712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800271c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002726:	4a04      	ldr	r2, [pc, #16]	@ (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	60d3      	str	r3, [r2, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002740:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <__NVIC_GetPriorityGrouping+0x18>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	0a1b      	lsrs	r3, r3, #8
 8002746:	f003 0307 	and.w	r3, r3, #7
}
 800274a:	4618      	mov	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	2b00      	cmp	r3, #0
 8002768:	db0b      	blt.n	8002782 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	f003 021f 	and.w	r2, r3, #31
 8002770:	4907      	ldr	r1, [pc, #28]	@ (8002790 <__NVIC_EnableIRQ+0x38>)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	095b      	lsrs	r3, r3, #5
 8002778:	2001      	movs	r0, #1
 800277a:	fa00 f202 	lsl.w	r2, r0, r2
 800277e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000e100 	.word	0xe000e100

08002794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	6039      	str	r1, [r7, #0]
 800279e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	db0a      	blt.n	80027be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	490c      	ldr	r1, [pc, #48]	@ (80027e0 <__NVIC_SetPriority+0x4c>)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	0112      	lsls	r2, r2, #4
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	440b      	add	r3, r1
 80027b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027bc:	e00a      	b.n	80027d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	4908      	ldr	r1, [pc, #32]	@ (80027e4 <__NVIC_SetPriority+0x50>)
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	3b04      	subs	r3, #4
 80027cc:	0112      	lsls	r2, r2, #4
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	440b      	add	r3, r1
 80027d2:	761a      	strb	r2, [r3, #24]
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000e100 	.word	0xe000e100
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b089      	sub	sp, #36	@ 0x24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f1c3 0307 	rsb	r3, r3, #7
 8002802:	2b04      	cmp	r3, #4
 8002804:	bf28      	it	cs
 8002806:	2304      	movcs	r3, #4
 8002808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	3304      	adds	r3, #4
 800280e:	2b06      	cmp	r3, #6
 8002810:	d902      	bls.n	8002818 <NVIC_EncodePriority+0x30>
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	3b03      	subs	r3, #3
 8002816:	e000      	b.n	800281a <NVIC_EncodePriority+0x32>
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281c:	f04f 32ff 	mov.w	r2, #4294967295
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43da      	mvns	r2, r3
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	401a      	ands	r2, r3
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002830:	f04f 31ff 	mov.w	r1, #4294967295
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	fa01 f303 	lsl.w	r3, r1, r3
 800283a:	43d9      	mvns	r1, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002840:	4313      	orrs	r3, r2
         );
}
 8002842:	4618      	mov	r0, r3
 8002844:	3724      	adds	r7, #36	@ 0x24
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3b01      	subs	r3, #1
 800285c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002860:	d301      	bcc.n	8002866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002862:	2301      	movs	r3, #1
 8002864:	e00f      	b.n	8002886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002866:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <SysTick_Config+0x40>)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3b01      	subs	r3, #1
 800286c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800286e:	210f      	movs	r1, #15
 8002870:	f04f 30ff 	mov.w	r0, #4294967295
 8002874:	f7ff ff8e 	bl	8002794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <SysTick_Config+0x40>)
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800287e:	4b04      	ldr	r3, [pc, #16]	@ (8002890 <SysTick_Config+0x40>)
 8002880:	2207      	movs	r2, #7
 8002882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	e000e010 	.word	0xe000e010

08002894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff ff29 	bl	80026f4 <__NVIC_SetPriorityGrouping>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b086      	sub	sp, #24
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028bc:	f7ff ff3e 	bl	800273c <__NVIC_GetPriorityGrouping>
 80028c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68b9      	ldr	r1, [r7, #8]
 80028c6:	6978      	ldr	r0, [r7, #20]
 80028c8:	f7ff ff8e 	bl	80027e8 <NVIC_EncodePriority>
 80028cc:	4602      	mov	r2, r0
 80028ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d2:	4611      	mov	r1, r2
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff5d 	bl	8002794 <__NVIC_SetPriority>
}
 80028da:	bf00      	nop
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	4603      	mov	r3, r0
 80028ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff31 	bl	8002758 <__NVIC_EnableIRQ>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff ffa2 	bl	8002850 <SysTick_Config>
 800290c:	4603      	mov	r3, r0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002926:	e148      	b.n	8002bba <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	2101      	movs	r1, #1
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	fa01 f303 	lsl.w	r3, r1, r3
 8002934:	4013      	ands	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 813a 	beq.w	8002bb4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d005      	beq.n	8002958 <HAL_GPIO_Init+0x40>
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f003 0303 	and.w	r3, r3, #3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d130      	bne.n	80029ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	2203      	movs	r2, #3
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	4013      	ands	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800298e:	2201      	movs	r2, #1
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	4013      	ands	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	091b      	lsrs	r3, r3, #4
 80029a4:	f003 0201 	and.w	r2, r3, #1
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	2b03      	cmp	r3, #3
 80029c4:	d017      	beq.n	80029f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	2203      	movs	r2, #3
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d123      	bne.n	8002a4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	08da      	lsrs	r2, r3, #3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3208      	adds	r2, #8
 8002a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	220f      	movs	r2, #15
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	4013      	ands	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	691a      	ldr	r2, [r3, #16]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	08da      	lsrs	r2, r3, #3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3208      	adds	r2, #8
 8002a44:	6939      	ldr	r1, [r7, #16]
 8002a46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	2203      	movs	r2, #3
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f003 0203 	and.w	r2, r3, #3
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 8094 	beq.w	8002bb4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a8c:	4b52      	ldr	r3, [pc, #328]	@ (8002bd8 <HAL_GPIO_Init+0x2c0>)
 8002a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a90:	4a51      	ldr	r2, [pc, #324]	@ (8002bd8 <HAL_GPIO_Init+0x2c0>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a98:	4b4f      	ldr	r3, [pc, #316]	@ (8002bd8 <HAL_GPIO_Init+0x2c0>)
 8002a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002aa4:	4a4d      	ldr	r2, [pc, #308]	@ (8002bdc <HAL_GPIO_Init+0x2c4>)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	089b      	lsrs	r3, r3, #2
 8002aaa:	3302      	adds	r3, #2
 8002aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	220f      	movs	r2, #15
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ace:	d00d      	beq.n	8002aec <HAL_GPIO_Init+0x1d4>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a43      	ldr	r2, [pc, #268]	@ (8002be0 <HAL_GPIO_Init+0x2c8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d007      	beq.n	8002ae8 <HAL_GPIO_Init+0x1d0>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a42      	ldr	r2, [pc, #264]	@ (8002be4 <HAL_GPIO_Init+0x2cc>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d101      	bne.n	8002ae4 <HAL_GPIO_Init+0x1cc>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	e004      	b.n	8002aee <HAL_GPIO_Init+0x1d6>
 8002ae4:	2307      	movs	r3, #7
 8002ae6:	e002      	b.n	8002aee <HAL_GPIO_Init+0x1d6>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_GPIO_Init+0x1d6>
 8002aec:	2300      	movs	r3, #0
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	f002 0203 	and.w	r2, r2, #3
 8002af4:	0092      	lsls	r2, r2, #2
 8002af6:	4093      	lsls	r3, r2
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002afe:	4937      	ldr	r1, [pc, #220]	@ (8002bdc <HAL_GPIO_Init+0x2c4>)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	089b      	lsrs	r3, r3, #2
 8002b04:	3302      	adds	r3, #2
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b0c:	4b36      	ldr	r3, [pc, #216]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b30:	4a2d      	ldr	r2, [pc, #180]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b36:	4b2c      	ldr	r3, [pc, #176]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	4013      	ands	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b5a:	4a23      	ldr	r2, [pc, #140]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b60:	4b21      	ldr	r3, [pc, #132]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b84:	4a18      	ldr	r2, [pc, #96]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b8a:	4b17      	ldr	r3, [pc, #92]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	43db      	mvns	r3, r3
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4013      	ands	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bae:	4a0e      	ldr	r2, [pc, #56]	@ (8002be8 <HAL_GPIO_Init+0x2d0>)
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f47f aeaf 	bne.w	8002928 <HAL_GPIO_Init+0x10>
  }
}
 8002bca:	bf00      	nop
 8002bcc:	bf00      	nop
 8002bce:	371c      	adds	r7, #28
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40010000 	.word	0x40010000
 8002be0:	48000400 	.word	0x48000400
 8002be4:	48000800 	.word	0x48000800
 8002be8:	40010400 	.word	0x40010400

08002bec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bfe:	887a      	ldrh	r2, [r7, #2]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4013      	ands	r3, r2
 8002c04:	041a      	lsls	r2, r3, #16
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	43d9      	mvns	r1, r3
 8002c0a:	887b      	ldrh	r3, [r7, #2]
 8002c0c:	400b      	ands	r3, r1
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	619a      	str	r2, [r3, #24]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <HAL_PWREx_GetVoltageRange+0x18>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	40007000 	.word	0x40007000

08002c3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c4a:	d130      	bne.n	8002cae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c4c:	4b23      	ldr	r3, [pc, #140]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c58:	d038      	beq.n	8002ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c5a:	4b20      	ldr	r3, [pc, #128]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c62:	4a1e      	ldr	r2, [pc, #120]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2232      	movs	r2, #50	@ 0x32
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ce4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c76:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7a:	0c9b      	lsrs	r3, r3, #18
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c80:	e002      	b.n	8002c88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	3b01      	subs	r3, #1
 8002c86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c88:	4b14      	ldr	r3, [pc, #80]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c94:	d102      	bne.n	8002c9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1f2      	bne.n	8002c82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ca8:	d110      	bne.n	8002ccc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e00f      	b.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cae:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cba:	d007      	beq.n	8002ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cbc:	4b07      	ldr	r3, [pc, #28]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002cc4:	4a05      	ldr	r2, [pc, #20]	@ (8002cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3714      	adds	r7, #20
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	20000008 	.word	0x20000008
 8002ce4:	431bde83 	.word	0x431bde83

08002ce8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d102      	bne.n	8002cfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f000 bc02 	b.w	8003500 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cfc:	4b96      	ldr	r3, [pc, #600]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f003 030c 	and.w	r3, r3, #12
 8002d04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d06:	4b94      	ldr	r3, [pc, #592]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0310 	and.w	r3, r3, #16
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80e4 	beq.w	8002ee6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <HAL_RCC_OscConfig+0x4c>
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	2b0c      	cmp	r3, #12
 8002d28:	f040 808b 	bne.w	8002e42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	f040 8087 	bne.w	8002e42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d34:	4b88      	ldr	r3, [pc, #544]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_OscConfig+0x64>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e3d9      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a1a      	ldr	r2, [r3, #32]
 8002d50:	4b81      	ldr	r3, [pc, #516]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <HAL_RCC_OscConfig+0x7e>
 8002d5c:	4b7e      	ldr	r3, [pc, #504]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d64:	e005      	b.n	8002d72 <HAL_RCC_OscConfig+0x8a>
 8002d66:	4b7c      	ldr	r3, [pc, #496]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d6c:	091b      	lsrs	r3, r3, #4
 8002d6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d223      	bcs.n	8002dbe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fd54 	bl	8003828 <RCC_SetFlashLatencyFromMSIRange>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e3ba      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d8a:	4b73      	ldr	r3, [pc, #460]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a72      	ldr	r2, [pc, #456]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d90:	f043 0308 	orr.w	r3, r3, #8
 8002d94:	6013      	str	r3, [r2, #0]
 8002d96:	4b70      	ldr	r3, [pc, #448]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	496d      	ldr	r1, [pc, #436]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002da8:	4b6b      	ldr	r3, [pc, #428]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	021b      	lsls	r3, r3, #8
 8002db6:	4968      	ldr	r1, [pc, #416]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
 8002dbc:	e025      	b.n	8002e0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dbe:	4b66      	ldr	r3, [pc, #408]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a65      	ldr	r2, [pc, #404]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dc4:	f043 0308 	orr.w	r3, r3, #8
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	4b63      	ldr	r3, [pc, #396]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	4960      	ldr	r1, [pc, #384]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	495b      	ldr	r1, [pc, #364]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fd14 	bl	8003828 <RCC_SetFlashLatencyFromMSIRange>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e37a      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e0a:	f000 fc81 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	4b51      	ldr	r3, [pc, #324]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	4950      	ldr	r1, [pc, #320]	@ (8002f5c <HAL_RCC_OscConfig+0x274>)
 8002e1c:	5ccb      	ldrb	r3, [r1, r3]
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	fa22 f303 	lsr.w	r3, r2, r3
 8002e26:	4a4e      	ldr	r2, [pc, #312]	@ (8002f60 <HAL_RCC_OscConfig+0x278>)
 8002e28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fd9a 	bl	8001968 <HAL_InitTick>
 8002e34:	4603      	mov	r3, r0
 8002e36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d052      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	e35e      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d032      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e4a:	4b43      	ldr	r3, [pc, #268]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a42      	ldr	r2, [pc, #264]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e50:	f043 0301 	orr.w	r3, r3, #1
 8002e54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e56:	f7fe fdd7 	bl	8001a08 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e5e:	f7fe fdd3 	bl	8001a08 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e347      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e70:	4b39      	ldr	r3, [pc, #228]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0f0      	beq.n	8002e5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e7c:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a35      	ldr	r2, [pc, #212]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e82:	f043 0308 	orr.w	r3, r3, #8
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	4b33      	ldr	r3, [pc, #204]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	4930      	ldr	r1, [pc, #192]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	021b      	lsls	r3, r3, #8
 8002ea8:	492b      	ldr	r1, [pc, #172]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	604b      	str	r3, [r1, #4]
 8002eae:	e01a      	b.n	8002ee6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002eb0:	4b29      	ldr	r3, [pc, #164]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a28      	ldr	r2, [pc, #160]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ebc:	f7fe fda4 	bl	8001a08 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ec4:	f7fe fda0 	bl	8001a08 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e314      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ed6:	4b20      	ldr	r3, [pc, #128]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1f0      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x1dc>
 8002ee2:	e000      	b.n	8002ee6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ee4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d073      	beq.n	8002fda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_OscConfig+0x21c>
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	d10e      	bne.n	8002f1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	d10b      	bne.n	8002f1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f04:	4b14      	ldr	r3, [pc, #80]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d063      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x2f0>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d15f      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e2f1      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f24:	d106      	bne.n	8002f34 <HAL_RCC_OscConfig+0x24c>
 8002f26:	4b0c      	ldr	r3, [pc, #48]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e025      	b.n	8002f80 <HAL_RCC_OscConfig+0x298>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f3c:	d114      	bne.n	8002f68 <HAL_RCC_OscConfig+0x280>
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a05      	ldr	r2, [pc, #20]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	4b03      	ldr	r3, [pc, #12]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a02      	ldr	r2, [pc, #8]	@ (8002f58 <HAL_RCC_OscConfig+0x270>)
 8002f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e013      	b.n	8002f80 <HAL_RCC_OscConfig+0x298>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	08007f0c 	.word	0x08007f0c
 8002f60:	20000008 	.word	0x20000008
 8002f64:	2000000c 	.word	0x2000000c
 8002f68:	4ba0      	ldr	r3, [pc, #640]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a9f      	ldr	r2, [pc, #636]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	4b9d      	ldr	r3, [pc, #628]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a9c      	ldr	r2, [pc, #624]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d013      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe fd3e 	bl	8001a08 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f90:	f7fe fd3a 	bl	8001a08 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b64      	cmp	r3, #100	@ 0x64
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e2ae      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fa2:	4b92      	ldr	r3, [pc, #584]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0f0      	beq.n	8002f90 <HAL_RCC_OscConfig+0x2a8>
 8002fae:	e014      	b.n	8002fda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb0:	f7fe fd2a 	bl	8001a08 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb8:	f7fe fd26 	bl	8001a08 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b64      	cmp	r3, #100	@ 0x64
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e29a      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fca:	4b88      	ldr	r3, [pc, #544]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f0      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x2d0>
 8002fd6:	e000      	b.n	8002fda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d060      	beq.n	80030a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x310>
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b0c      	cmp	r3, #12
 8002ff0:	d119      	bne.n	8003026 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d116      	bne.n	8003026 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ff8:	4b7c      	ldr	r3, [pc, #496]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_RCC_OscConfig+0x328>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e277      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003010:	4b76      	ldr	r3, [pc, #472]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	061b      	lsls	r3, r3, #24
 800301e:	4973      	ldr	r1, [pc, #460]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003024:	e040      	b.n	80030a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d023      	beq.n	8003076 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800302e:	4b6f      	ldr	r3, [pc, #444]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a6e      	ldr	r2, [pc, #440]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303a:	f7fe fce5 	bl	8001a08 <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003042:	f7fe fce1 	bl	8001a08 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e255      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003054:	4b65      	ldr	r3, [pc, #404]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0f0      	beq.n	8003042 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003060:	4b62      	ldr	r3, [pc, #392]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	061b      	lsls	r3, r3, #24
 800306e:	495f      	ldr	r1, [pc, #380]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
 8003074:	e018      	b.n	80030a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003076:	4b5d      	ldr	r3, [pc, #372]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a5c      	ldr	r2, [pc, #368]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 800307c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003080:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003082:	f7fe fcc1 	bl	8001a08 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308a:	f7fe fcbd 	bl	8001a08 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e231      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800309c:	4b53      	ldr	r3, [pc, #332]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f0      	bne.n	800308a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0308 	and.w	r3, r3, #8
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d03c      	beq.n	800312e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01c      	beq.n	80030f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030bc:	4b4b      	ldr	r3, [pc, #300]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80030be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030c2:	4a4a      	ldr	r2, [pc, #296]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030cc:	f7fe fc9c 	bl	8001a08 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d4:	f7fe fc98 	bl	8001a08 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e20c      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030e6:	4b41      	ldr	r3, [pc, #260]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80030e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0ef      	beq.n	80030d4 <HAL_RCC_OscConfig+0x3ec>
 80030f4:	e01b      	b.n	800312e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030f6:	4b3d      	ldr	r3, [pc, #244]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80030f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030fc:	4a3b      	ldr	r2, [pc, #236]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80030fe:	f023 0301 	bic.w	r3, r3, #1
 8003102:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003106:	f7fe fc7f 	bl	8001a08 <HAL_GetTick>
 800310a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800310c:	e008      	b.n	8003120 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800310e:	f7fe fc7b 	bl	8001a08 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e1ef      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003120:	4b32      	ldr	r3, [pc, #200]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1ef      	bne.n	800310e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 80a6 	beq.w	8003288 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800313c:	2300      	movs	r3, #0
 800313e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003140:	4b2a      	ldr	r3, [pc, #168]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10d      	bne.n	8003168 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800314c:	4b27      	ldr	r3, [pc, #156]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003150:	4a26      	ldr	r2, [pc, #152]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 8003152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003156:	6593      	str	r3, [r2, #88]	@ 0x58
 8003158:	4b24      	ldr	r3, [pc, #144]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003164:	2301      	movs	r3, #1
 8003166:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003168:	4b21      	ldr	r3, [pc, #132]	@ (80031f0 <HAL_RCC_OscConfig+0x508>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003170:	2b00      	cmp	r3, #0
 8003172:	d118      	bne.n	80031a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003174:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <HAL_RCC_OscConfig+0x508>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a1d      	ldr	r2, [pc, #116]	@ (80031f0 <HAL_RCC_OscConfig+0x508>)
 800317a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003180:	f7fe fc42 	bl	8001a08 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003188:	f7fe fc3e 	bl	8001a08 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e1b2      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <HAL_RCC_OscConfig+0x508>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d108      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4d8>
 80031ae:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b4:	4a0d      	ldr	r2, [pc, #52]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031b6:	f043 0301 	orr.w	r3, r3, #1
 80031ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031be:	e029      	b.n	8003214 <HAL_RCC_OscConfig+0x52c>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d115      	bne.n	80031f4 <HAL_RCC_OscConfig+0x50c>
 80031c8:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ce:	4a07      	ldr	r2, [pc, #28]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031d0:	f043 0304 	orr.w	r3, r3, #4
 80031d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031d8:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031de:	4a03      	ldr	r2, [pc, #12]	@ (80031ec <HAL_RCC_OscConfig+0x504>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031e8:	e014      	b.n	8003214 <HAL_RCC_OscConfig+0x52c>
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000
 80031f0:	40007000 	.word	0x40007000
 80031f4:	4b9a      	ldr	r3, [pc, #616]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80031f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fa:	4a99      	ldr	r2, [pc, #612]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003204:	4b96      	ldr	r3, [pc, #600]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320a:	4a95      	ldr	r2, [pc, #596]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800320c:	f023 0304 	bic.w	r3, r3, #4
 8003210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d016      	beq.n	800324a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321c:	f7fe fbf4 	bl	8001a08 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003222:	e00a      	b.n	800323a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003224:	f7fe fbf0 	bl	8001a08 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e162      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323a:	4b89      	ldr	r3, [pc, #548]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800323c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0ed      	beq.n	8003224 <HAL_RCC_OscConfig+0x53c>
 8003248:	e015      	b.n	8003276 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324a:	f7fe fbdd 	bl	8001a08 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003250:	e00a      	b.n	8003268 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003252:	f7fe fbd9 	bl	8001a08 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003260:	4293      	cmp	r3, r2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e14b      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003268:	4b7d      	ldr	r3, [pc, #500]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800326a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1ed      	bne.n	8003252 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003276:	7ffb      	ldrb	r3, [r7, #31]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d105      	bne.n	8003288 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800327c:	4b78      	ldr	r3, [pc, #480]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800327e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003280:	4a77      	ldr	r2, [pc, #476]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003282:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003286:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0320 	and.w	r3, r3, #32
 8003290:	2b00      	cmp	r3, #0
 8003292:	d03c      	beq.n	800330e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	2b00      	cmp	r3, #0
 800329a:	d01c      	beq.n	80032d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800329c:	4b70      	ldr	r3, [pc, #448]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800329e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032a2:	4a6f      	ldr	r2, [pc, #444]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80032a4:	f043 0301 	orr.w	r3, r3, #1
 80032a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7fe fbac 	bl	8001a08 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032b4:	f7fe fba8 	bl	8001a08 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e11c      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032c6:	4b66      	ldr	r3, [pc, #408]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80032c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ef      	beq.n	80032b4 <HAL_RCC_OscConfig+0x5cc>
 80032d4:	e01b      	b.n	800330e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80032d6:	4b62      	ldr	r3, [pc, #392]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80032d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032dc:	4a60      	ldr	r2, [pc, #384]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80032de:	f023 0301 	bic.w	r3, r3, #1
 80032e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e6:	f7fe fb8f 	bl	8001a08 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032ee:	f7fe fb8b 	bl	8001a08 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e0ff      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003300:	4b57      	ldr	r3, [pc, #348]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003302:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1ef      	bne.n	80032ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 80f3 	beq.w	80034fe <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331c:	2b02      	cmp	r3, #2
 800331e:	f040 80c9 	bne.w	80034b4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003322:	4b4f      	ldr	r3, [pc, #316]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f003 0203 	and.w	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003332:	429a      	cmp	r2, r3
 8003334:	d12c      	bne.n	8003390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	3b01      	subs	r3, #1
 8003342:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003344:	429a      	cmp	r2, r3
 8003346:	d123      	bne.n	8003390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003352:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d11b      	bne.n	8003390 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003362:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003364:	429a      	cmp	r2, r3
 8003366:	d113      	bne.n	8003390 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003372:	085b      	lsrs	r3, r3, #1
 8003374:	3b01      	subs	r3, #1
 8003376:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003378:	429a      	cmp	r2, r3
 800337a:	d109      	bne.n	8003390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	3b01      	subs	r3, #1
 800338a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800338c:	429a      	cmp	r2, r3
 800338e:	d06b      	beq.n	8003468 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b0c      	cmp	r3, #12
 8003394:	d062      	beq.n	800345c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003396:	4b32      	ldr	r3, [pc, #200]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0ac      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80033ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033b2:	f7fe fb29 	bl	8001a08 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ba:	f7fe fb25 	bl	8001a08 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e099      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033cc:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f0      	bne.n	80033ba <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033d8:	4b21      	ldr	r3, [pc, #132]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	4b21      	ldr	r3, [pc, #132]	@ (8003464 <HAL_RCC_OscConfig+0x77c>)
 80033de:	4013      	ands	r3, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80033e8:	3a01      	subs	r2, #1
 80033ea:	0112      	lsls	r2, r2, #4
 80033ec:	4311      	orrs	r1, r2
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033f2:	0212      	lsls	r2, r2, #8
 80033f4:	4311      	orrs	r1, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033fa:	0852      	lsrs	r2, r2, #1
 80033fc:	3a01      	subs	r2, #1
 80033fe:	0552      	lsls	r2, r2, #21
 8003400:	4311      	orrs	r1, r2
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003406:	0852      	lsrs	r2, r2, #1
 8003408:	3a01      	subs	r2, #1
 800340a:	0652      	lsls	r2, r2, #25
 800340c:	4311      	orrs	r1, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003412:	06d2      	lsls	r2, r2, #27
 8003414:	430a      	orrs	r2, r1
 8003416:	4912      	ldr	r1, [pc, #72]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003418:	4313      	orrs	r3, r2
 800341a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800341c:	4b10      	ldr	r3, [pc, #64]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a0f      	ldr	r2, [pc, #60]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003426:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003428:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4a0c      	ldr	r2, [pc, #48]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 800342e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003432:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003434:	f7fe fae8 	bl	8001a08 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343c:	f7fe fae4 	bl	8001a08 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e058      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800344e:	4b04      	ldr	r3, [pc, #16]	@ (8003460 <HAL_RCC_OscConfig+0x778>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800345a:	e050      	b.n	80034fe <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04f      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
 8003460:	40021000 	.word	0x40021000
 8003464:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003468:	4b27      	ldr	r3, [pc, #156]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d144      	bne.n	80034fe <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003474:	4b24      	ldr	r3, [pc, #144]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a23      	ldr	r2, [pc, #140]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 800347a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800347e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003480:	4b21      	ldr	r3, [pc, #132]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a20      	ldr	r2, [pc, #128]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 8003486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800348a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800348c:	f7fe fabc 	bl	8001a08 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003494:	f7fe fab8 	bl	8001a08 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e02c      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034a6:	4b18      	ldr	r3, [pc, #96]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x7ac>
 80034b2:	e024      	b.n	80034fe <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	2b0c      	cmp	r3, #12
 80034b8:	d01f      	beq.n	80034fa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ba:	4b13      	ldr	r3, [pc, #76]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a12      	ldr	r2, [pc, #72]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c6:	f7fe fa9f 	bl	8001a08 <HAL_GetTick>
 80034ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034cc:	e008      	b.n	80034e0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ce:	f7fe fa9b 	bl	8001a08 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d901      	bls.n	80034e0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e00f      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034e0:	4b09      	ldr	r3, [pc, #36]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f0      	bne.n	80034ce <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80034ec:	4b06      	ldr	r3, [pc, #24]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	4905      	ldr	r1, [pc, #20]	@ (8003508 <HAL_RCC_OscConfig+0x820>)
 80034f2:	4b06      	ldr	r3, [pc, #24]	@ (800350c <HAL_RCC_OscConfig+0x824>)
 80034f4:	4013      	ands	r3, r2
 80034f6:	60cb      	str	r3, [r1, #12]
 80034f8:	e001      	b.n	80034fe <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e000      	b.n	8003500 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3720      	adds	r7, #32
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40021000 	.word	0x40021000
 800350c:	feeefffc 	.word	0xfeeefffc

08003510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e0e7      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003524:	4b75      	ldr	r3, [pc, #468]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d910      	bls.n	8003554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003532:	4b72      	ldr	r3, [pc, #456]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 0207 	bic.w	r2, r3, #7
 800353a:	4970      	ldr	r1, [pc, #448]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003542:	4b6e      	ldr	r3, [pc, #440]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d001      	beq.n	8003554 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0cf      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d010      	beq.n	8003582 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	4b66      	ldr	r3, [pc, #408]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800356c:	429a      	cmp	r2, r3
 800356e:	d908      	bls.n	8003582 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003570:	4b63      	ldr	r3, [pc, #396]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	4960      	ldr	r1, [pc, #384]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 800357e:	4313      	orrs	r3, r2
 8003580:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d04c      	beq.n	8003628 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d107      	bne.n	80035a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003596:	4b5a      	ldr	r3, [pc, #360]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d121      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e0a6      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d107      	bne.n	80035be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ae:	4b54      	ldr	r3, [pc, #336]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d115      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e09a      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d107      	bne.n	80035d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035c6:	4b4e      	ldr	r3, [pc, #312]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e08e      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e086      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035e6:	4b46      	ldr	r3, [pc, #280]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f023 0203 	bic.w	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4943      	ldr	r1, [pc, #268]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035f8:	f7fe fa06 	bl	8001a08 <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fe:	e00a      	b.n	8003616 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003600:	f7fe fa02 	bl	8001a08 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e06e      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003616:	4b3a      	ldr	r3, [pc, #232]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 020c 	and.w	r2, r3, #12
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	429a      	cmp	r2, r3
 8003626:	d1eb      	bne.n	8003600 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d010      	beq.n	8003656 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	4b31      	ldr	r3, [pc, #196]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003640:	429a      	cmp	r2, r3
 8003642:	d208      	bcs.n	8003656 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003644:	4b2e      	ldr	r3, [pc, #184]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	492b      	ldr	r1, [pc, #172]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003652:	4313      	orrs	r3, r2
 8003654:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003656:	4b29      	ldr	r3, [pc, #164]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d210      	bcs.n	8003686 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003664:	4b25      	ldr	r3, [pc, #148]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f023 0207 	bic.w	r2, r3, #7
 800366c:	4923      	ldr	r1, [pc, #140]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003674:	4b21      	ldr	r3, [pc, #132]	@ (80036fc <HAL_RCC_ClockConfig+0x1ec>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d001      	beq.n	8003686 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e036      	b.n	80036f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0304 	and.w	r3, r3, #4
 800368e:	2b00      	cmp	r3, #0
 8003690:	d008      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003692:	4b1b      	ldr	r3, [pc, #108]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	4918      	ldr	r1, [pc, #96]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d009      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036b0:	4b13      	ldr	r3, [pc, #76]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	4910      	ldr	r1, [pc, #64]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036c4:	f000 f824 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 80036c8:	4602      	mov	r2, r0
 80036ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003700 <HAL_RCC_ClockConfig+0x1f0>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	091b      	lsrs	r3, r3, #4
 80036d0:	f003 030f 	and.w	r3, r3, #15
 80036d4:	490b      	ldr	r1, [pc, #44]	@ (8003704 <HAL_RCC_ClockConfig+0x1f4>)
 80036d6:	5ccb      	ldrb	r3, [r1, r3]
 80036d8:	f003 031f 	and.w	r3, r3, #31
 80036dc:	fa22 f303 	lsr.w	r3, r2, r3
 80036e0:	4a09      	ldr	r2, [pc, #36]	@ (8003708 <HAL_RCC_ClockConfig+0x1f8>)
 80036e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036e4:	4b09      	ldr	r3, [pc, #36]	@ (800370c <HAL_RCC_ClockConfig+0x1fc>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fe f93d 	bl	8001968 <HAL_InitTick>
 80036ee:	4603      	mov	r3, r0
 80036f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80036f2:	7afb      	ldrb	r3, [r7, #11]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40022000 	.word	0x40022000
 8003700:	40021000 	.word	0x40021000
 8003704:	08007f0c 	.word	0x08007f0c
 8003708:	20000008 	.word	0x20000008
 800370c:	2000000c 	.word	0x2000000c

08003710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	@ 0x24
 8003714:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
 800371a:	2300      	movs	r3, #0
 800371c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800371e:	4b3e      	ldr	r3, [pc, #248]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003728:	4b3b      	ldr	r3, [pc, #236]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_RCC_GetSysClockFreq+0x34>
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b0c      	cmp	r3, #12
 800373c:	d121      	bne.n	8003782 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d11e      	bne.n	8003782 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003744:	4b34      	ldr	r3, [pc, #208]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0308 	and.w	r3, r3, #8
 800374c:	2b00      	cmp	r3, #0
 800374e:	d107      	bne.n	8003760 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003750:	4b31      	ldr	r3, [pc, #196]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 8003752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003756:	0a1b      	lsrs	r3, r3, #8
 8003758:	f003 030f 	and.w	r3, r3, #15
 800375c:	61fb      	str	r3, [r7, #28]
 800375e:	e005      	b.n	800376c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003760:	4b2d      	ldr	r3, [pc, #180]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	091b      	lsrs	r3, r3, #4
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800376c:	4a2b      	ldr	r2, [pc, #172]	@ (800381c <HAL_RCC_GetSysClockFreq+0x10c>)
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003774:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10d      	bne.n	8003798 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003780:	e00a      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	2b04      	cmp	r3, #4
 8003786:	d102      	bne.n	800378e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003788:	4b25      	ldr	r3, [pc, #148]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x110>)
 800378a:	61bb      	str	r3, [r7, #24]
 800378c:	e004      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b08      	cmp	r3, #8
 8003792:	d101      	bne.n	8003798 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003794:	4b23      	ldr	r3, [pc, #140]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x114>)
 8003796:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	2b0c      	cmp	r3, #12
 800379c:	d134      	bne.n	8003808 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800379e:	4b1e      	ldr	r3, [pc, #120]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d003      	beq.n	80037b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d003      	beq.n	80037bc <HAL_RCC_GetSysClockFreq+0xac>
 80037b4:	e005      	b.n	80037c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x110>)
 80037b8:	617b      	str	r3, [r7, #20]
      break;
 80037ba:	e005      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037bc:	4b19      	ldr	r3, [pc, #100]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x114>)
 80037be:	617b      	str	r3, [r7, #20]
      break;
 80037c0:	e002      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	617b      	str	r3, [r7, #20]
      break;
 80037c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037c8:	4b13      	ldr	r3, [pc, #76]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	091b      	lsrs	r3, r3, #4
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	3301      	adds	r3, #1
 80037d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037d6:	4b10      	ldr	r3, [pc, #64]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	0a1b      	lsrs	r3, r3, #8
 80037dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	fb03 f202 	mul.w	r2, r3, r2
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x108>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	0e5b      	lsrs	r3, r3, #25
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	3301      	adds	r3, #1
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	fbb2 f3f3 	udiv	r3, r2, r3
 8003806:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003808:	69bb      	ldr	r3, [r7, #24]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3724      	adds	r7, #36	@ 0x24
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000
 800381c:	08007f1c 	.word	0x08007f1c
 8003820:	00f42400 	.word	0x00f42400
 8003824:	007a1200 	.word	0x007a1200

08003828 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003830:	2300      	movs	r3, #0
 8003832:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003834:	4b2a      	ldr	r3, [pc, #168]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003838:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003840:	f7ff f9ee 	bl	8002c20 <HAL_PWREx_GetVoltageRange>
 8003844:	6178      	str	r0, [r7, #20]
 8003846:	e014      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003848:	4b25      	ldr	r3, [pc, #148]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800384a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384c:	4a24      	ldr	r2, [pc, #144]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800384e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003852:	6593      	str	r3, [r2, #88]	@ 0x58
 8003854:	4b22      	ldr	r3, [pc, #136]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003860:	f7ff f9de 	bl	8002c20 <HAL_PWREx_GetVoltageRange>
 8003864:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003866:	4b1e      	ldr	r3, [pc, #120]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386a:	4a1d      	ldr	r2, [pc, #116]	@ (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800386c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003870:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003878:	d10b      	bne.n	8003892 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b80      	cmp	r3, #128	@ 0x80
 800387e:	d919      	bls.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2ba0      	cmp	r3, #160	@ 0xa0
 8003884:	d902      	bls.n	800388c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003886:	2302      	movs	r3, #2
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	e013      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800388c:	2301      	movs	r3, #1
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	e010      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b80      	cmp	r3, #128	@ 0x80
 8003896:	d902      	bls.n	800389e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003898:	2303      	movs	r3, #3
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	e00a      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b80      	cmp	r3, #128	@ 0x80
 80038a2:	d102      	bne.n	80038aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038a4:	2302      	movs	r3, #2
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	e004      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b70      	cmp	r3, #112	@ 0x70
 80038ae:	d101      	bne.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038b0:	2301      	movs	r3, #1
 80038b2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038b4:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f023 0207 	bic.w	r2, r3, #7
 80038bc:	4909      	ldr	r1, [pc, #36]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038c4:	4b07      	ldr	r3, [pc, #28]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d001      	beq.n	80038d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40022000 	.word	0x40022000

080038e8 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 80038fc:	e007      	b.n	800390e <cavlFindExtremum+0x26>
    {
        result = c;
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 8003902:	78fb      	ldrb	r3, [r7, #3]
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f4      	bne.n	80038fe <cavlFindExtremum+0x16>
    }
    return result;
 8003914:	68fb      	ldr	r3, [r7, #12]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d014      	beq.n	8003960 <cavlPrivateRotate+0x3c>
 8003936:	78fb      	ldrb	r3, [r7, #3]
 8003938:	f083 0301 	eor.w	r3, r3, #1
 800393c:	b2db      	uxtb	r3, r3
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00a      	beq.n	8003960 <cavlPrivateRotate+0x3c>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003954:	db04      	blt.n	8003960 <cavlPrivateRotate+0x3c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800395c:	2b01      	cmp	r3, #1
 800395e:	dd05      	ble.n	800396c <cavlPrivateRotate+0x48>
 8003960:	4b2a      	ldr	r3, [pc, #168]	@ (8003a0c <cavlPrivateRotate+0xe8>)
 8003962:	4a2b      	ldr	r2, [pc, #172]	@ (8003a10 <cavlPrivateRotate+0xec>)
 8003964:	2162      	movs	r1, #98	@ 0x62
 8003966:	482b      	ldr	r0, [pc, #172]	@ (8003a14 <cavlPrivateRotate+0xf0>)
 8003968:	f002 faca 	bl	8005f00 <__assert_func>
    Cavl* const z = x->lr[!r];
 800396c:	78fb      	ldrb	r3, [r7, #3]
 800396e:	f083 0301 	eor.w	r3, r3, #1
 8003972:	b2db      	uxtb	r3, r3
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4413      	add	r3, r2
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00e      	beq.n	80039a4 <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4299      	cmp	r1, r3
 8003994:	bf0c      	ite	eq
 8003996:	2301      	moveq	r3, #1
 8003998:	2300      	movne	r3, #0
 800399a:	b2db      	uxtb	r3, r3
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	601a      	str	r2, [r3, #0]
    x->up     = z;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	f082 0201 	eor.w	r2, r2, #1
 80039ba:	b2d2      	uxtb	r2, r2
 80039bc:	4610      	mov	r0, r2
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	0083      	lsls	r3, r0, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	f083 0301 	eor.w	r3, r3, #1
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d009      	beq.n	80039f6 <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 80039e2:	78fb      	ldrb	r3, [r7, #3]
 80039e4:	f083 0301 	eor.w	r3, r3, #1
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 80039f6:	78fb      	ldrb	r3, [r7, #3]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	605a      	str	r2, [r3, #4]
}
 8003a02:	bf00      	nop
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	080073e8 	.word	0x080073e8
 8003a10:	080082b8 	.word	0x080082b8
 8003a14:	08007440 	.word	0x08007440

08003a18 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	460b      	mov	r3, r1
 8003a22:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <cavlPrivateAdjustBalance+0x28>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a34:	db04      	blt.n	8003a40 <cavlPrivateAdjustBalance+0x28>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	dd05      	ble.n	8003a4c <cavlPrivateAdjustBalance+0x34>
 8003a40:	4b61      	ldr	r3, [pc, #388]	@ (8003bc8 <cavlPrivateAdjustBalance+0x1b0>)
 8003a42:	4a62      	ldr	r2, [pc, #392]	@ (8003bcc <cavlPrivateAdjustBalance+0x1b4>)
 8003a44:	2177      	movs	r1, #119	@ 0x77
 8003a46:	4862      	ldr	r0, [pc, #392]	@ (8003bd0 <cavlPrivateAdjustBalance+0x1b8>)
 8003a48:	f002 fa5a 	bl	8005f00 <__assert_func>
    Cavl*        out    = x;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	2a00      	cmp	r2, #0
 8003a5c:	d001      	beq.n	8003a62 <cavlPrivateAdjustBalance+0x4a>
 8003a5e:	2201      	movs	r2, #1
 8003a60:	e000      	b.n	8003a64 <cavlPrivateAdjustBalance+0x4c>
 8003a62:	22ff      	movs	r2, #255	@ 0xff
 8003a64:	4413      	add	r3, r2
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 8003a6a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	db04      	blt.n	8003a7e <cavlPrivateAdjustBalance+0x66>
 8003a74:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	f340 809c 	ble.w	8003bb6 <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	09db      	lsrs	r3, r3, #7
 8003a82:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 8003a84:	7cbb      	ldrb	r3, [r7, #18]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <cavlPrivateAdjustBalance+0x76>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e001      	b.n	8003a92 <cavlPrivateAdjustBalance+0x7a>
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a92:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 8003a94:	7cbb      	ldrb	r3, [r7, #18]
 8003a96:	f083 0301 	eor.w	r3, r3, #1
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d105      	bne.n	8003ab8 <cavlPrivateAdjustBalance+0xa0>
 8003aac:	4b49      	ldr	r3, [pc, #292]	@ (8003bd4 <cavlPrivateAdjustBalance+0x1bc>)
 8003aae:	4a47      	ldr	r2, [pc, #284]	@ (8003bcc <cavlPrivateAdjustBalance+0x1b4>)
 8003ab0:	217f      	movs	r1, #127	@ 0x7f
 8003ab2:	4847      	ldr	r0, [pc, #284]	@ (8003bd0 <cavlPrivateAdjustBalance+0x1b8>)
 8003ab4:	f002 fa24 	bl	8005f00 <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8003ac4:	fb02 f303 	mul.w	r3, r2, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	dc1c      	bgt.n	8003b06 <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 8003ad0:	7cbb      	ldrb	r3, [r7, #18]
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f7ff ff25 	bl	8003924 <cavlPrivateRotate>
            if (0 == z->bf)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 8003ae4:	7c7b      	ldrb	r3, [r7, #17]
 8003ae6:	425b      	negs	r3, r3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	b25a      	sxtb	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	7c7a      	ldrb	r2, [r7, #17]
 8003af4:	731a      	strb	r2, [r3, #12]
    {
 8003af6:	e061      	b.n	8003bbc <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	731a      	strb	r2, [r3, #12]
    {
 8003b04:	e05a      	b.n	8003bbc <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 8003b06:	7cbb      	ldrb	r3, [r7, #18]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d105      	bne.n	8003b24 <cavlPrivateAdjustBalance+0x10c>
 8003b18:	4b2f      	ldr	r3, [pc, #188]	@ (8003bd8 <cavlPrivateAdjustBalance+0x1c0>)
 8003b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bcc <cavlPrivateAdjustBalance+0x1b4>)
 8003b1c:	2192      	movs	r1, #146	@ 0x92
 8003b1e:	482c      	ldr	r0, [pc, #176]	@ (8003bd0 <cavlPrivateAdjustBalance+0x1b8>)
 8003b20:	f002 f9ee 	bl	8005f00 <__assert_func>
            out = y;
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 8003b28:	7cbb      	ldrb	r3, [r7, #18]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	f083 0301 	eor.w	r3, r3, #1
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	4619      	mov	r1, r3
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f7ff feee 	bl	8003924 <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 8003b48:	7cbb      	ldrb	r3, [r7, #18]
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff fee9 	bl	8003924 <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8003b5e:	fb02 f303 	mul.w	r3, r2, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	da09      	bge.n	8003b7a <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	7c7a      	ldrb	r2, [r7, #17]
 8003b6a:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	731a      	strb	r2, [r3, #12]
    {
 8003b78:	e020      	b.n	8003bbc <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003b80:	461a      	mov	r2, r3
 8003b82:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	dd0c      	ble.n	8003ba8 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2200      	movs	r2, #0
 8003b98:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 8003b9a:	7c7b      	ldrb	r3, [r7, #17]
 8003b9c:	425b      	negs	r3, r3
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	b25a      	sxtb	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	731a      	strb	r2, [r3, #12]
    {
 8003ba6:	e009      	b.n	8003bbc <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	731a      	strb	r2, [r3, #12]
    {
 8003bb4:	e002      	b.n	8003bbc <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	7cfa      	ldrb	r2, [r7, #19]
 8003bba:	731a      	strb	r2, [r3, #12]
    }
    return out;
 8003bbc:	697b      	ldr	r3, [r7, #20]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	0800745c 	.word	0x0800745c
 8003bcc:	0800829c 	.word	0x0800829c
 8003bd0:	08007440 	.word	0x08007440
 8003bd4:	08007494 	.word	0x08007494
 8003bd8:	080074a8 	.word	0x080074a8

08003bdc <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d004      	beq.n	8003bf4 <cavlPrivateRetraceOnGrowth+0x18>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <cavlPrivateRetraceOnGrowth+0x24>
 8003bf4:	4b23      	ldr	r3, [pc, #140]	@ (8003c84 <cavlPrivateRetraceOnGrowth+0xa8>)
 8003bf6:	4a24      	ldr	r2, [pc, #144]	@ (8003c88 <cavlPrivateRetraceOnGrowth+0xac>)
 8003bf8:	21b5      	movs	r1, #181	@ 0xb5
 8003bfa:	4824      	ldr	r0, [pc, #144]	@ (8003c8c <cavlPrivateRetraceOnGrowth+0xb0>)
 8003bfc:	f002 f980 	bl	8005f00 <__assert_func>
    Cavl* c = added;      // Child
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 8003c0a:	e023      	b.n	8003c54 <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	bf0c      	ite	eq
 8003c16:	2301      	moveq	r3, #1
 8003c18:	2300      	movne	r3, #0
 8003c1a:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d005      	beq.n	8003c38 <cavlPrivateRetraceOnGrowth+0x5c>
 8003c2c:	4b18      	ldr	r3, [pc, #96]	@ (8003c90 <cavlPrivateRetraceOnGrowth+0xb4>)
 8003c2e:	4a16      	ldr	r2, [pc, #88]	@ (8003c88 <cavlPrivateRetraceOnGrowth+0xac>)
 8003c30:	21bb      	movs	r1, #187	@ 0xbb
 8003c32:	4816      	ldr	r0, [pc, #88]	@ (8003c8c <cavlPrivateRetraceOnGrowth+0xb0>)
 8003c34:	f002 f964 	bl	8005f00 <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6938      	ldr	r0, [r7, #16]
 8003c3e:	f7ff feeb 	bl	8003a18 <cavlPrivateAdjustBalance>
 8003c42:	6178      	str	r0, [r7, #20]
        p = c->up;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1d8      	bne.n	8003c0c <cavlPrivateRetraceOnGrowth+0x30>
 8003c5a:	e000      	b.n	8003c5e <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 8003c5c:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d105      	bne.n	8003c70 <cavlPrivateRetraceOnGrowth+0x94>
 8003c64:	4b0b      	ldr	r3, [pc, #44]	@ (8003c94 <cavlPrivateRetraceOnGrowth+0xb8>)
 8003c66:	4a08      	ldr	r2, [pc, #32]	@ (8003c88 <cavlPrivateRetraceOnGrowth+0xac>)
 8003c68:	21c3      	movs	r1, #195	@ 0xc3
 8003c6a:	4808      	ldr	r0, [pc, #32]	@ (8003c8c <cavlPrivateRetraceOnGrowth+0xb0>)
 8003c6c:	f002 f948 	bl	8005f00 <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <cavlPrivateRetraceOnGrowth+0x9e>
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	e000      	b.n	8003c7c <cavlPrivateRetraceOnGrowth+0xa0>
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3718      	adds	r7, #24
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	080074bc 	.word	0x080074bc
 8003c88:	08008280 	.word	0x08008280
 8003c8c:	08007440 	.word	0x08007440
 8003c90:	080074e8 	.word	0x080074e8
 8003c94:	080074f8 	.word	0x080074f8

08003c98 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08a      	sub	sp, #40	@ 0x28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((root != NULL) && (predicate != NULL))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d065      	beq.n	8003d7c <cavlSearch+0xe4>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d062      	beq.n	8003d7c <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 8003cc0:	e02f      	b.n	8003d22 <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4611      	mov	r1, r2
 8003cca:	68b8      	ldr	r0, [r7, #8]
 8003ccc:	4798      	blx	r3
 8003cce:	4603      	mov	r3, r0
 8003cd0:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 8003cd2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d103      	bne.n	8003ce2 <cavlSearch+0x4a>
            {
                out = *n;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8003ce0:	e023      	b.n	8003d2a <cavlSearch+0x92>
            }
            up = *n;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bfcc      	ite	gt
 8003cf4:	2301      	movgt	r3, #1
 8003cf6:	2300      	movle	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3304      	adds	r3, #4
 8003d00:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00b      	beq.n	8003d22 <cavlSearch+0x8a>
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6a3a      	ldr	r2, [r7, #32]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d005      	beq.n	8003d22 <cavlSearch+0x8a>
 8003d16:	4b1c      	ldr	r3, [pc, #112]	@ (8003d88 <cavlSearch+0xf0>)
 8003d18:	4a1c      	ldr	r2, [pc, #112]	@ (8003d8c <cavlSearch+0xf4>)
 8003d1a:	21db      	movs	r1, #219	@ 0xdb
 8003d1c:	481c      	ldr	r0, [pc, #112]	@ (8003d90 <cavlSearch+0xf8>)
 8003d1e:	f002 f8ef 	bl	8005f00 <__assert_func>
        while (*n != NULL)
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1cb      	bne.n	8003cc2 <cavlSearch+0x2a>
        }
        if (NULL == out)
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d125      	bne.n	8003d7c <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d004      	beq.n	8003d40 <cavlSearch+0xa8>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	68b8      	ldr	r0, [r7, #8]
 8003d3a:	4798      	blx	r3
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	e000      	b.n	8003d42 <cavlSearch+0xaa>
 8003d40:	2300      	movs	r3, #0
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
            if (out != NULL)
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d018      	beq.n	8003d7c <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d4e:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	2200      	movs	r2, #0
 8003d54:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	2200      	movs	r2, #0
 8003d5a:	609a      	str	r2, [r3, #8]
                out->up        = up;
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	6a3a      	ldr	r2, [r7, #32]
 8003d60:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	2200      	movs	r2, #0
 8003d66:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 8003d68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d6a:	f7ff ff37 	bl	8003bdc <cavlPrivateRetraceOnGrowth>
 8003d6e:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <cavlSearch+0xe4>
                {
                    *root = rt;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3728      	adds	r7, #40	@ 0x28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	0800750c 	.word	0x0800750c
 8003d8c:	08008274 	.word	0x08008274
 8003d90:	08007440 	.word	0x08007440

08003d94 <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 8116 	beq.w	8003fd2 <cavlRemove+0x23e>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8112 	beq.w	8003fd2 <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d105      	bne.n	8003dc2 <cavlRemove+0x2e>
 8003db6:	4b89      	ldr	r3, [pc, #548]	@ (8003fdc <cavlRemove+0x248>)
 8003db8:	4a89      	ldr	r2, [pc, #548]	@ (8003fe0 <cavlRemove+0x24c>)
 8003dba:	21f6      	movs	r1, #246	@ 0xf6
 8003dbc:	4889      	ldr	r0, [pc, #548]	@ (8003fe4 <cavlRemove+0x250>)
 8003dbe:	f002 f89f 	bl	8005f00 <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10a      	bne.n	8003de0 <cavlRemove+0x4c>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d005      	beq.n	8003de0 <cavlRemove+0x4c>
 8003dd4:	4b84      	ldr	r3, [pc, #528]	@ (8003fe8 <cavlRemove+0x254>)
 8003dd6:	4a82      	ldr	r2, [pc, #520]	@ (8003fe0 <cavlRemove+0x24c>)
 8003dd8:	21f7      	movs	r1, #247	@ 0xf7
 8003dda:	4882      	ldr	r0, [pc, #520]	@ (8003fe4 <cavlRemove+0x250>)
 8003ddc:	f002 f890 	bl	8005f00 <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 8003de0:	2300      	movs	r3, #0
 8003de2:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 8003de4:	2300      	movs	r3, #0
 8003de6:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d073      	beq.n	8003ed8 <cavlRemove+0x144>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d06f      	beq.n	8003ed8 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff fd72 	bl	80038e8 <cavlFindExtremum>
 8003e04:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d007      	beq.n	8003e1c <cavlRemove+0x88>
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d103      	bne.n	8003e1c <cavlRemove+0x88>
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d105      	bne.n	8003e28 <cavlRemove+0x94>
 8003e1c:	4b73      	ldr	r3, [pc, #460]	@ (8003fec <cavlRemove+0x258>)
 8003e1e:	4a70      	ldr	r2, [pc, #448]	@ (8003fe0 <cavlRemove+0x24c>)
 8003e20:	21ff      	movs	r1, #255	@ 0xff
 8003e22:	4870      	ldr	r0, [pc, #448]	@ (8003fe4 <cavlRemove+0x250>)
 8003e24:	f002 f86c 	bl	8005f00 <__assert_func>
            re->bf        = node->bf;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d025      	beq.n	8003e98 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d006      	beq.n	8003e6a <cavlRemove+0xd6>
 8003e5c:	4b64      	ldr	r3, [pc, #400]	@ (8003ff0 <cavlRemove+0x25c>)
 8003e5e:	4a60      	ldr	r2, [pc, #384]	@ (8003fe0 <cavlRemove+0x24c>)
 8003e60:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8003e64:	485f      	ldr	r0, [pc, #380]	@ (8003fe4 <cavlRemove+0x250>)
 8003e66:	f002 f84b 	bl	8005f00 <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	601a      	str	r2, [r3, #0]
                r             = false;
 8003e92:	2300      	movs	r3, #0
 8003e94:	76fb      	strb	r3, [r7, #27]
 8003e96:	e003      	b.n	8003ea0 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00f      	beq.n	8003ed0 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	6839      	ldr	r1, [r7, #0]
 8003ebc:	4299      	cmp	r1, r3
 8003ebe:	bf0c      	ite	eq
 8003ec0:	2301      	moveq	r3, #1
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	605a      	str	r2, [r3, #4]
        {
 8003ece:	e046      	b.n	8003f5e <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	601a      	str	r2, [r3, #0]
        {
 8003ed6:	e042      	b.n	8003f5e <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bf14      	ite	ne
 8003ee6:	2301      	movne	r3, #1
 8003ee8:	2300      	moveq	r3, #0
 8003eea:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	4413      	add	r3, r2
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d006      	beq.n	8003f08 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 8003efa:	7cfb      	ldrb	r3, [r7, #19]
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	69fa      	ldr	r2, [r7, #28]
 8003f06:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d020      	beq.n	8003f50 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 8003f1e:	7cfb      	ldrb	r3, [r7, #19]
 8003f20:	7ef8      	ldrb	r0, [r7, #27]
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	69f9      	ldr	r1, [r7, #28]
 8003f2c:	0083      	lsls	r3, r0, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 8003f32:	7efb      	ldrb	r3, [r7, #27]
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4413      	add	r3, r2
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00e      	beq.n	8003f5e <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 8003f40:	7efb      	ldrb	r3, [r7, #27]
 8003f42:	69fa      	ldr	r2, [r7, #28]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	e006      	b.n	8003f5e <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4413      	add	r3, r2
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d036      	beq.n	8003fd2 <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 8003f68:	7efb      	ldrb	r3, [r7, #27]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	bf14      	ite	ne
 8003f6e:	2301      	movne	r3, #1
 8003f70:	2300      	moveq	r3, #0
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	f083 0301 	eor.w	r3, r3, #1
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	4619      	mov	r1, r3
 8003f82:	69f8      	ldr	r0, [r7, #28]
 8003f84:	f7ff fd48 	bl	8003a18 <cavlPrivateAdjustBalance>
 8003f88:	60f8      	str	r0, [r7, #12]
                p = c->up;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10b      	bne.n	8003fb2 <cavlRemove+0x21e>
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	bf0c      	ite	eq
 8003faa:	2301      	moveq	r3, #1
 8003fac:	2300      	movne	r3, #0
 8003fae:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 8003fb0:	e7da      	b.n	8003f68 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10c      	bne.n	8003fd2 <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <cavlRemove+0x238>
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff4 <cavlRemove+0x260>)
 8003fc0:	4a07      	ldr	r2, [pc, #28]	@ (8003fe0 <cavlRemove+0x24c>)
 8003fc2:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8003fc6:	4807      	ldr	r0, [pc, #28]	@ (8003fe4 <cavlRemove+0x250>)
 8003fc8:	f001 ff9a 	bl	8005f00 <__assert_func>
                *root = c;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 8003fd2:	bf00      	nop
 8003fd4:	3720      	adds	r7, #32
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	08007534 	.word	0x08007534
 8003fe0:	080082fc 	.word	0x080082fc
 8003fe4:	08007440 	.word	0x08007440
 8003fe8:	0800754c 	.word	0x0800754c
 8003fec:	0800757c 	.word	0x0800757c
 8003ff0:	080075cc 	.word	0x080075cc
 8003ff4:	080074f8 	.word	0x080074f8

08003ff8 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 8004000:	687b      	ldr	r3, [r7, #4]
}
 8004002:	4618      	mov	r0, r3
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	4603      	mov	r3, r0
 8004018:	460a      	mov	r2, r1
 800401a:	80fb      	strh	r3, [r7, #6]
 800401c:	4613      	mov	r3, r2
 800401e:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 8004026:	88fb      	ldrh	r3, [r7, #6]
 8004028:	0a1b      	lsrs	r3, r3, #8
 800402a:	b299      	uxth	r1, r3
 800402c:	797b      	ldrb	r3, [r7, #5]
 800402e:	b29b      	uxth	r3, r3
 8004030:	404b      	eors	r3, r1
 8004032:	b29b      	uxth	r3, r3
 8004034:	b2db      	uxtb	r3, r3
 8004036:	4905      	ldr	r1, [pc, #20]	@ (800404c <crcAddByte+0x3c>)
 8004038:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800403c:	4053      	eors	r3, r2
 800403e:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	08007f4c 	.word	0x08007f4c

08004050 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d108      	bne.n	8004076 <crcAdd+0x26>
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d005      	beq.n	8004076 <crcAdd+0x26>
 800406a:	4b12      	ldr	r3, [pc, #72]	@ (80040b4 <crcAdd+0x64>)
 800406c:	4a12      	ldr	r2, [pc, #72]	@ (80040b8 <crcAdd+0x68>)
 800406e:	2189      	movs	r1, #137	@ 0x89
 8004070:	4812      	ldr	r0, [pc, #72]	@ (80040bc <crcAdd+0x6c>)
 8004072:	f001 ff45 	bl	8005f00 <__assert_func>
    TransferCRC    out = crc;
 8004076:	89fb      	ldrh	r3, [r7, #14]
 8004078:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800407e:	2300      	movs	r3, #0
 8004080:	617b      	str	r3, [r7, #20]
 8004082:	e00e      	b.n	80040a2 <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	781a      	ldrb	r2, [r3, #0]
 8004088:	8bfb      	ldrh	r3, [r7, #30]
 800408a:	4611      	mov	r1, r2
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff ffbf 	bl	8004010 <crcAddByte>
 8004092:	4603      	mov	r3, r0
 8004094:	83fb      	strh	r3, [r7, #30]
        ++p;
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	3301      	adds	r3, #1
 800409a:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	3301      	adds	r3, #1
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d3ec      	bcc.n	8004084 <crcAdd+0x34>
    }
    return out;
 80040aa:	8bfb      	ldrh	r3, [r7, #30]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3720      	adds	r7, #32
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	080075dc 	.word	0x080075dc
 80040b8:	080081c8 	.word	0x080081c8
 80040bc:	08007604 	.word	0x08007604

080040c0 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	460a      	mov	r2, r1
 80040ca:	80fb      	strh	r3, [r7, #6]
 80040cc:	4613      	mov	r3, r2
 80040ce:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 80040d0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	da05      	bge.n	80040e4 <txMakeMessageSessionSpecifier+0x24>
 80040d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004114 <txMakeMessageSessionSpecifier+0x54>)
 80040da:	4a0f      	ldr	r2, [pc, #60]	@ (8004118 <txMakeMessageSessionSpecifier+0x58>)
 80040dc:	21ab      	movs	r1, #171	@ 0xab
 80040de:	480f      	ldr	r0, [pc, #60]	@ (800411c <txMakeMessageSessionSpecifier+0x5c>)
 80040e0:	f001 ff0e 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 80040e4:	88fb      	ldrh	r3, [r7, #6]
 80040e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ea:	d305      	bcc.n	80040f8 <txMakeMessageSessionSpecifier+0x38>
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <txMakeMessageSessionSpecifier+0x60>)
 80040ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004118 <txMakeMessageSessionSpecifier+0x58>)
 80040f0:	21ac      	movs	r1, #172	@ 0xac
 80040f2:	480a      	ldr	r0, [pc, #40]	@ (800411c <txMakeMessageSessionSpecifier+0x5c>)
 80040f4:	f001 ff04 	bl	8005f00 <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80040fe:	b29b      	uxth	r3, r3
 8004100:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 8004102:	797a      	ldrb	r2, [r7, #5]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	4313      	orrs	r3, r2
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	0800761c 	.word	0x0800761c
 8004118:	080081d0 	.word	0x080081d0
 800411c:	08007604 	.word	0x08007604
 8004120:	08007630 	.word	0x08007630

08004124 <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 8004124:	b590      	push	{r4, r7, lr}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	4604      	mov	r4, r0
 800412c:	4608      	mov	r0, r1
 800412e:	4611      	mov	r1, r2
 8004130:	461a      	mov	r2, r3
 8004132:	4623      	mov	r3, r4
 8004134:	80fb      	strh	r3, [r7, #6]
 8004136:	4603      	mov	r3, r0
 8004138:	717b      	strb	r3, [r7, #5]
 800413a:	460b      	mov	r3, r1
 800413c:	713b      	strb	r3, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8004142:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	da05      	bge.n	8004156 <txMakeServiceSessionSpecifier+0x32>
 800414a:	4b17      	ldr	r3, [pc, #92]	@ (80041a8 <txMakeServiceSessionSpecifier+0x84>)
 800414c:	4a17      	ldr	r2, [pc, #92]	@ (80041ac <txMakeServiceSessionSpecifier+0x88>)
 800414e:	21b6      	movs	r1, #182	@ 0xb6
 8004150:	4817      	ldr	r0, [pc, #92]	@ (80041b0 <txMakeServiceSessionSpecifier+0x8c>)
 8004152:	f001 fed5 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 8004156:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800415a:	2b00      	cmp	r3, #0
 800415c:	da05      	bge.n	800416a <txMakeServiceSessionSpecifier+0x46>
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <txMakeServiceSessionSpecifier+0x90>)
 8004160:	4a12      	ldr	r2, [pc, #72]	@ (80041ac <txMakeServiceSessionSpecifier+0x88>)
 8004162:	21b7      	movs	r1, #183	@ 0xb7
 8004164:	4812      	ldr	r0, [pc, #72]	@ (80041b0 <txMakeServiceSessionSpecifier+0x8c>)
 8004166:	f001 fecb 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004170:	d305      	bcc.n	800417e <txMakeServiceSessionSpecifier+0x5a>
 8004172:	4b11      	ldr	r3, [pc, #68]	@ (80041b8 <txMakeServiceSessionSpecifier+0x94>)
 8004174:	4a0d      	ldr	r2, [pc, #52]	@ (80041ac <txMakeServiceSessionSpecifier+0x88>)
 8004176:	21b8      	movs	r1, #184	@ 0xb8
 8004178:	480d      	ldr	r0, [pc, #52]	@ (80041b0 <txMakeServiceSessionSpecifier+0x8c>)
 800417a:	f001 fec1 	bl	8005f00 <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800417e:	793a      	ldrb	r2, [r7, #4]
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	01db      	lsls	r3, r3, #7
 8004184:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800418a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800418c:	797a      	ldrb	r2, [r7, #5]
 800418e:	2a00      	cmp	r2, #0
 8004190:	d002      	beq.n	8004198 <txMakeServiceSessionSpecifier+0x74>
 8004192:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004196:	e000      	b.n	800419a <txMakeServiceSessionSpecifier+0x76>
 8004198:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800419a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800419c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd90      	pop	{r4, r7, pc}
 80041a8:	0800761c 	.word	0x0800761c
 80041ac:	080081f0 	.word	0x080081f0
 80041b0:	08007604 	.word	0x08007604
 80041b4:	08007644 	.word	0x08007644
 80041b8:	08007658 	.word	0x08007658

080041bc <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 80041c4:	2340      	movs	r3, #64	@ 0x40
 80041c6:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b07      	cmp	r3, #7
 80041d0:	d802      	bhi.n	80041d8 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 80041d2:	2308      	movs	r3, #8
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	e014      	b.n	8004202 <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d808      	bhi.n	80041f2 <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 80041e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004214 <adjustPresentationLayerMTU+0x58>)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4413      	add	r3, r2
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	461a      	mov	r2, r3
 80041ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <adjustPresentationLayerMTU+0x5c>)
 80041ec:	5c9b      	ldrb	r3, [r3, r2]
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	e007      	b.n	8004202 <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 80041f2:	4a08      	ldr	r2, [pc, #32]	@ (8004214 <adjustPresentationLayerMTU+0x58>)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4413      	add	r3, r2
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <adjustPresentationLayerMTU+0x5c>)
 80041fe:	5c9b      	ldrb	r3, [r3, r2]
 8004200:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3b01      	subs	r3, #1
}
 8004206:	4618      	mov	r0, r3
 8004208:	3714      	adds	r7, #20
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	0800815c 	.word	0x0800815c
 8004218:	0800814c 	.word	0x0800814c

0800421c <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	@ 0x28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d105      	bne.n	800423c <txMakeCANID+0x20>
 8004230:	4b60      	ldr	r3, [pc, #384]	@ (80043b4 <txMakeCANID+0x198>)
 8004232:	4a61      	ldr	r2, [pc, #388]	@ (80043b8 <txMakeCANID+0x19c>)
 8004234:	21d8      	movs	r1, #216	@ 0xd8
 8004236:	4861      	ldr	r0, [pc, #388]	@ (80043bc <txMakeCANID+0x1a0>)
 8004238:	f001 fe62 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 800423c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423e:	2b00      	cmp	r3, #0
 8004240:	d105      	bne.n	800424e <txMakeCANID+0x32>
 8004242:	4b5f      	ldr	r3, [pc, #380]	@ (80043c0 <txMakeCANID+0x1a4>)
 8004244:	4a5c      	ldr	r2, [pc, #368]	@ (80043b8 <txMakeCANID+0x19c>)
 8004246:	21d9      	movs	r1, #217	@ 0xd9
 8004248:	485c      	ldr	r0, [pc, #368]	@ (80043bc <txMakeCANID+0x1a0>)
 800424a:	f001 fe59 	bl	8005f00 <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800424e:	f06f 0301 	mvn.w	r3, #1
 8004252:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	785b      	ldrb	r3, [r3, #1]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d157      	bne.n	800430c <txMakeCANID+0xf0>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	791b      	ldrb	r3, [r3, #4]
 8004260:	2bff      	cmp	r3, #255	@ 0xff
 8004262:	d153      	bne.n	800430c <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8004268:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800426c:	d24e      	bcs.n	800430c <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800426e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004272:	2b00      	cmp	r3, #0
 8004274:	db11      	blt.n	800429a <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	885b      	ldrh	r3, [r3, #2]
 800427a:	78fa      	ldrb	r2, [r7, #3]
 800427c:	4611      	mov	r1, r2
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff1e 	bl	80040c0 <txMakeMessageSessionSpecifier>
 8004284:	4603      	mov	r3, r0
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	2b00      	cmp	r3, #0
 800428c:	da75      	bge.n	800437a <txMakeCANID+0x15e>
 800428e:	4b4d      	ldr	r3, [pc, #308]	@ (80043c4 <txMakeCANID+0x1a8>)
 8004290:	4a49      	ldr	r2, [pc, #292]	@ (80043b8 <txMakeCANID+0x19c>)
 8004292:	21e1      	movs	r1, #225	@ 0xe1
 8004294:	4849      	ldr	r0, [pc, #292]	@ (80043bc <txMakeCANID+0x1a0>)
 8004296:	f001 fe33 	bl	8005f00 <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429e:	429a      	cmp	r2, r3
 80042a0:	d830      	bhi.n	8004304 <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d108      	bne.n	80042ba <txMakeCANID+0x9e>
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <txMakeCANID+0x9e>
 80042ae:	4b46      	ldr	r3, [pc, #280]	@ (80043c8 <txMakeCANID+0x1ac>)
 80042b0:	4a41      	ldr	r2, [pc, #260]	@ (80043b8 <txMakeCANID+0x19c>)
 80042b2:	21e5      	movs	r1, #229	@ 0xe5
 80042b4:	4841      	ldr	r0, [pc, #260]	@ (80043bc <txMakeCANID+0x1a0>)
 80042b6:	f001 fe23 	bl	8005f00 <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	68b9      	ldr	r1, [r7, #8]
 80042be:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80042c2:	f7ff fec5 	bl	8004050 <crcAdd>
 80042c6:	4603      	mov	r3, r0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	885b      	ldrh	r3, [r3, #2]
 80042d6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80042da:	4611      	mov	r1, r2
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff feef 	bl	80040c0 <txMakeMessageSessionSpecifier>
 80042e2:	4603      	mov	r3, r0
 80042e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042e8:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042f0:	d305      	bcc.n	80042fe <txMakeCANID+0xe2>
 80042f2:	4b36      	ldr	r3, [pc, #216]	@ (80043cc <txMakeCANID+0x1b0>)
 80042f4:	4a30      	ldr	r2, [pc, #192]	@ (80043b8 <txMakeCANID+0x19c>)
 80042f6:	21e8      	movs	r1, #232	@ 0xe8
 80042f8:	4830      	ldr	r0, [pc, #192]	@ (80043bc <txMakeCANID+0x1a0>)
 80042fa:	f001 fe01 	bl	8005f00 <__assert_func>
            out = (int32_t) spec;
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8004302:	e03a      	b.n	800437a <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 8004304:	f06f 0301 	mvn.w	r3, #1
 8004308:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800430a:	e036      	b.n	800437a <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	785b      	ldrb	r3, [r3, #1]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d003      	beq.n	800431c <txMakeCANID+0x100>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	785b      	ldrb	r3, [r3, #1]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d12a      	bne.n	8004372 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	791b      	ldrb	r3, [r3, #4]
 8004320:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8004322:	2b00      	cmp	r3, #0
 8004324:	db25      	blt.n	8004372 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	885b      	ldrh	r3, [r3, #2]
 800432a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800432e:	d220      	bcs.n	8004372 <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8004330:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004334:	2b00      	cmp	r3, #0
 8004336:	db18      	blt.n	800436a <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8004340:	2b02      	cmp	r3, #2
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	f7ff fee8 	bl	8004124 <txMakeServiceSessionSpecifier>
 8004354:	4603      	mov	r3, r0
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8004358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435a:	2b00      	cmp	r3, #0
 800435c:	da0f      	bge.n	800437e <txMakeCANID+0x162>
 800435e:	4b19      	ldr	r3, [pc, #100]	@ (80043c4 <txMakeCANID+0x1a8>)
 8004360:	4a15      	ldr	r2, [pc, #84]	@ (80043b8 <txMakeCANID+0x19c>)
 8004362:	21f9      	movs	r1, #249	@ 0xf9
 8004364:	4815      	ldr	r0, [pc, #84]	@ (80043bc <txMakeCANID+0x1a0>)
 8004366:	f001 fdcb 	bl	8005f00 <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 800436a:	f06f 0301 	mvn.w	r3, #1
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8004370:	e005      	b.n	800437e <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 8004372:	f06f 0301 	mvn.w	r3, #1
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
 8004378:	e002      	b.n	8004380 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800437a:	bf00      	nop
 800437c:	e000      	b.n	8004380 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800437e:	bf00      	nop
    }

    if (out >= 0)
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	2b00      	cmp	r3, #0
 8004384:	db10      	blt.n	80043a8 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b07      	cmp	r3, #7
 8004390:	d807      	bhi.n	80043a2 <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	069a      	lsls	r2, r3, #26
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a0:	e002      	b.n	80043a8 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 80043a2:	f06f 0301 	mvn.w	r3, #1
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    return out;
 80043a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3728      	adds	r7, #40	@ 0x28
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	0800766c 	.word	0x0800766c
 80043b8:	080081bc 	.word	0x080081bc
 80043bc:	08007604 	.word	0x08007604
 80043c0:	08007680 	.word	0x08007680
 80043c4:	0800769c 	.word	0x0800769c
 80043c8:	080076a8 	.word	0x080076a8
 80043cc:	080076dc 	.word	0x080076dc

080043d0 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 80043d0:	b590      	push	{r4, r7, lr}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4604      	mov	r4, r0
 80043d8:	4608      	mov	r0, r1
 80043da:	4611      	mov	r1, r2
 80043dc:	461a      	mov	r2, r3
 80043de:	4623      	mov	r3, r4
 80043e0:	71fb      	strb	r3, [r7, #7]
 80043e2:	4603      	mov	r3, r0
 80043e4:	71bb      	strb	r3, [r7, #6]
 80043e6:	460b      	mov	r3, r1
 80043e8:	717b      	strb	r3, [r7, #5]
 80043ea:	4613      	mov	r3, r2
 80043ec:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d009      	beq.n	8004408 <txMakeTailByte+0x38>
 80043f4:	797b      	ldrb	r3, [r7, #5]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d006      	beq.n	8004408 <txMakeTailByte+0x38>
 80043fa:	4b13      	ldr	r3, [pc, #76]	@ (8004448 <txMakeTailByte+0x78>)
 80043fc:	4a13      	ldr	r2, [pc, #76]	@ (800444c <txMakeTailByte+0x7c>)
 80043fe:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8004402:	4813      	ldr	r0, [pc, #76]	@ (8004450 <txMakeTailByte+0x80>)
 8004404:	f001 fd7c 	bl	8005f00 <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <txMakeTailByte+0x42>
 800440e:	2280      	movs	r2, #128	@ 0x80
 8004410:	e000      	b.n	8004414 <txMakeTailByte+0x44>
 8004412:	2200      	movs	r2, #0
 8004414:	79bb      	ldrb	r3, [r7, #6]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <txMakeTailByte+0x4e>
 800441a:	2340      	movs	r3, #64	@ 0x40
 800441c:	e000      	b.n	8004420 <txMakeTailByte+0x50>
 800441e:	2300      	movs	r3, #0
 8004420:	4313      	orrs	r3, r2
 8004422:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 8004424:	797a      	ldrb	r2, [r7, #5]
 8004426:	2a00      	cmp	r2, #0
 8004428:	d001      	beq.n	800442e <txMakeTailByte+0x5e>
 800442a:	2220      	movs	r2, #32
 800442c:	e000      	b.n	8004430 <txMakeTailByte+0x60>
 800442e:	2200      	movs	r2, #0
 8004430:	4313      	orrs	r3, r2
 8004432:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 8004434:	793b      	ldrb	r3, [r7, #4]
 8004436:	f003 031f 	and.w	r3, r3, #31
 800443a:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800443c:	4313      	orrs	r3, r2
 800443e:	b2db      	uxtb	r3, r3
}
 8004440:	4618      	mov	r0, r3
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	bd90      	pop	{r4, r7, pc}
 8004448:	080076f8 	.word	0x080076f8
 800444c:	08008264 	.word	0x08008264
 8004450:	08007604 	.word	0x08007604

08004454 <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b40      	cmp	r3, #64	@ 0x40
 8004460:	d906      	bls.n	8004470 <txRoundFramePayloadSizeUp+0x1c>
 8004462:	4b0f      	ldr	r3, [pc, #60]	@ (80044a0 <txRoundFramePayloadSizeUp+0x4c>)
 8004464:	4a0f      	ldr	r2, [pc, #60]	@ (80044a4 <txRoundFramePayloadSizeUp+0x50>)
 8004466:	f240 1123 	movw	r1, #291	@ 0x123
 800446a:	480f      	ldr	r0, [pc, #60]	@ (80044a8 <txRoundFramePayloadSizeUp+0x54>)
 800446c:	f001 fd48 	bl	8005f00 <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 8004470:	4a0e      	ldr	r2, [pc, #56]	@ (80044ac <txRoundFramePayloadSizeUp+0x58>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4413      	add	r3, r2
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2b0f      	cmp	r3, #15
 800447e:	d906      	bls.n	800448e <txRoundFramePayloadSizeUp+0x3a>
 8004480:	4b0b      	ldr	r3, [pc, #44]	@ (80044b0 <txRoundFramePayloadSizeUp+0x5c>)
 8004482:	4a08      	ldr	r2, [pc, #32]	@ (80044a4 <txRoundFramePayloadSizeUp+0x50>)
 8004484:	f44f 7193 	mov.w	r1, #294	@ 0x126
 8004488:	4807      	ldr	r0, [pc, #28]	@ (80044a8 <txRoundFramePayloadSizeUp+0x54>)
 800448a:	f001 fd39 	bl	8005f00 <__assert_func>
    return CanardCANDLCToLength[y];
 800448e:	4a09      	ldr	r2, [pc, #36]	@ (80044b4 <txRoundFramePayloadSizeUp+0x60>)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4413      	add	r3, r2
 8004494:	781b      	ldrb	r3, [r3, #0]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	08007720 	.word	0x08007720
 80044a4:	08008234 	.word	0x08008234
 80044a8:	08007604 	.word	0x08007604
 80044ac:	0800815c 	.word	0x0800815c
 80044b0:	08007768 	.word	0x08007768
 80044b4:	0800814c 	.word	0x0800814c

080044b8 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d106      	bne.n	80044da <txAllocateQueueItem+0x22>
 80044cc:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <txAllocateQueueItem+0x94>)
 80044ce:	4a20      	ldr	r2, [pc, #128]	@ (8004550 <txAllocateQueueItem+0x98>)
 80044d0:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80044d4:	481f      	ldr	r0, [pc, #124]	@ (8004554 <txAllocateQueueItem+0x9c>)
 80044d6:	f001 fd13 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d106      	bne.n	80044ee <txAllocateQueueItem+0x36>
 80044e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004558 <txAllocateQueueItem+0xa0>)
 80044e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004550 <txAllocateQueueItem+0x98>)
 80044e4:	f240 1131 	movw	r1, #305	@ 0x131
 80044e8:	481a      	ldr	r0, [pc, #104]	@ (8004554 <txAllocateQueueItem+0x9c>)
 80044ea:	f001 fd09 	bl	8005f00 <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, (sizeof(TxItem) - CANARD_MTU_MAX) + payload_size);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	6a3a      	ldr	r2, [r7, #32]
 80044f4:	3230      	adds	r2, #48	@ 0x30
 80044f6:	4611      	mov	r1, r2
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	4798      	blx	r3
 80044fc:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01e      	beq.n	8004542 <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2200      	movs	r2, #0
 8004508:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2200      	movs	r2, #0
 800450e:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	2200      	movs	r2, #0
 8004514:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2200      	movs	r2, #0
 800451a:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 8004522:	6979      	ldr	r1, [r7, #20]
 8004524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004528:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	6a3a      	ldr	r2, [r7, #32]
 8004530:	625a      	str	r2, [r3, #36]	@ 0x24
        out->base.frame.payload         = out->payload_buffer;
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	629a      	str	r2, [r3, #40]	@ 0x28
        out->base.frame.extended_can_id = id;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	621a      	str	r2, [r3, #32]
    }
    return out;
 8004542:	697b      	ldr	r3, [r7, #20]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	080077b0 	.word	0x080077b0
 8004550:	08008250 	.word	0x08008250
 8004554:	08007604 	.word	0x08007604
 8004558:	080077c4 	.word	0x080077c4

0800455c <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) (const void*) node;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d002      	beq.n	800457a <txAVLPredicate+0x1e>
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d106      	bne.n	8004588 <txAVLPredicate+0x2c>
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <txAVLPredicate+0x48>)
 800457c:	4a0a      	ldr	r2, [pc, #40]	@ (80045a8 <txAVLPredicate+0x4c>)
 800457e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8004582:	480a      	ldr	r0, [pc, #40]	@ (80045ac <txAVLPredicate+0x50>)
 8004584:	f001 fcbc 	bl	8005f00 <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a1a      	ldr	r2, [r3, #32]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	429a      	cmp	r2, r3
 8004592:	d301      	bcc.n	8004598 <txAVLPredicate+0x3c>
 8004594:	2301      	movs	r3, #1
 8004596:	e001      	b.n	800459c <txAVLPredicate+0x40>
 8004598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	080077d8 	.word	0x080077d8
 80045a8:	08008224 	.word	0x08008224
 80045ac:	08007604 	.word	0x08007604

080045b0 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 80045b0:	b590      	push	{r4, r7, lr}
 80045b2:	b08d      	sub	sp, #52	@ 0x34
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d106      	bne.n	80045d2 <txPushSingleFrame+0x22>
 80045c4:	4b5c      	ldr	r3, [pc, #368]	@ (8004738 <txPushSingleFrame+0x188>)
 80045c6:	4a5d      	ldr	r2, [pc, #372]	@ (800473c <txPushSingleFrame+0x18c>)
 80045c8:	f240 1159 	movw	r1, #345	@ 0x159
 80045cc:	485c      	ldr	r0, [pc, #368]	@ (8004740 <txPushSingleFrame+0x190>)
 80045ce:	f001 fc97 	bl	8005f00 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 80045d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d109      	bne.n	80045ec <txPushSingleFrame+0x3c>
 80045d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d006      	beq.n	80045ec <txPushSingleFrame+0x3c>
 80045de:	4b59      	ldr	r3, [pc, #356]	@ (8004744 <txPushSingleFrame+0x194>)
 80045e0:	4a56      	ldr	r2, [pc, #344]	@ (800473c <txPushSingleFrame+0x18c>)
 80045e2:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80045e6:	4856      	ldr	r0, [pc, #344]	@ (8004740 <txPushSingleFrame+0x190>)
 80045e8:	f001 fc8a 	bl	8005f00 <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 80045ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045ee:	3301      	adds	r3, #1
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff ff2f 	bl	8004454 <txRoundFramePayloadSizeUp>
 80045f6:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 80045f8:	6a3a      	ldr	r2, [r7, #32]
 80045fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d806      	bhi.n	800460e <txPushSingleFrame+0x5e>
 8004600:	4b51      	ldr	r3, [pc, #324]	@ (8004748 <txPushSingleFrame+0x198>)
 8004602:	4a4e      	ldr	r2, [pc, #312]	@ (800473c <txPushSingleFrame+0x18c>)
 8004604:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8004608:	484d      	ldr	r0, [pc, #308]	@ (8004740 <txPushSingleFrame+0x190>)
 800460a:	f001 fc79 	bl	8005f00 <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 800460e:	6a3a      	ldr	r2, [r7, #32]
 8004610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 8004618:	69fa      	ldr	r2, [r7, #28]
 800461a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800461c:	4413      	add	r3, r2
 800461e:	3301      	adds	r3, #1
 8004620:	6a3a      	ldr	r2, [r7, #32]
 8004622:	429a      	cmp	r2, r3
 8004624:	d006      	beq.n	8004634 <txPushSingleFrame+0x84>
 8004626:	4b49      	ldr	r3, [pc, #292]	@ (800474c <txPushSingleFrame+0x19c>)
 8004628:	4a44      	ldr	r2, [pc, #272]	@ (800473c <txPushSingleFrame+0x18c>)
 800462a:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800462e:	4844      	ldr	r0, [pc, #272]	@ (8004740 <txPushSingleFrame+0x190>)
 8004630:	f001 fc66 	bl	8005f00 <__assert_func>
    int32_t       out = 0;
 8004634:	2300      	movs	r3, #0
 8004636:	627b      	str	r3, [r7, #36]	@ 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d209      	bcs.n	8004658 <txPushSingleFrame+0xa8>
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800464c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800464e:	68b8      	ldr	r0, [r7, #8]
 8004650:	f7ff ff32 	bl	80044b8 <txAllocateQueueItem>
 8004654:	4603      	mov	r3, r0
 8004656:	e000      	b.n	800465a <txPushSingleFrame+0xaa>
 8004658:	2300      	movs	r3, #0
    TxItem* const tqi =
 800465a:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d054      	beq.n	800470c <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 8004662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004664:	2b00      	cmp	r3, #0
 8004666:	d010      	beq.n	800468a <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 8004668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <txPushSingleFrame+0xcc>
 800466e:	4b38      	ldr	r3, [pc, #224]	@ (8004750 <txPushSingleFrame+0x1a0>)
 8004670:	4a32      	ldr	r2, [pc, #200]	@ (800473c <txPushSingleFrame+0x18c>)
 8004672:	f44f 71b3 	mov.w	r1, #358	@ 0x166
 8004676:	4832      	ldr	r0, [pc, #200]	@ (8004740 <txPushSingleFrame+0x190>)
 8004678:	f001 fc42 	bl	8005f00 <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	3330      	adds	r3, #48	@ 0x30
 8004680:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004682:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004684:	4618      	mov	r0, r3
 8004686:	f001 fed4 	bl	8006432 <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 800468a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800468c:	3330      	adds	r3, #48	@ 0x30
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	4413      	add	r3, r2
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	2100      	movs	r1, #0
 8004696:	4618      	mov	r0, r3
 8004698:	f001 fe3f 	bl	800631a <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 800469c:	6a3b      	ldr	r3, [r7, #32]
 800469e:	1e5c      	subs	r4, r3, #1
 80046a0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80046a4:	2201      	movs	r2, #1
 80046a6:	2101      	movs	r1, #1
 80046a8:	2001      	movs	r0, #1
 80046aa:	f7ff fe91 	bl	80043d0 <txMakeTailByte>
 80046ae:	4603      	mov	r3, r0
 80046b0:	461a      	mov	r2, r3
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	4423      	add	r3, r4
 80046b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f103 000c 	add.w	r0, r3, #12
 80046c0:	69b9      	ldr	r1, [r7, #24]
 80046c2:	4b24      	ldr	r3, [pc, #144]	@ (8004754 <txPushSingleFrame+0x1a4>)
 80046c4:	4a24      	ldr	r2, [pc, #144]	@ (8004758 <txPushSingleFrame+0x1a8>)
 80046c6:	f7ff fae7 	bl	8003c98 <cavlSearch>
 80046ca:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d006      	beq.n	80046e2 <txPushSingleFrame+0x132>
 80046d4:	4b21      	ldr	r3, [pc, #132]	@ (800475c <txPushSingleFrame+0x1ac>)
 80046d6:	4a19      	ldr	r2, [pc, #100]	@ (800473c <txPushSingleFrame+0x18c>)
 80046d8:	f44f 71b9 	mov.w	r1, #370	@ 0x172
 80046dc:	4818      	ldr	r0, [pc, #96]	@ (8004740 <txPushSingleFrame+0x190>)
 80046de:	f001 fc0f 	bl	8005f00 <__assert_func>
        que->size++;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d906      	bls.n	8004706 <txPushSingleFrame+0x156>
 80046f8:	4b19      	ldr	r3, [pc, #100]	@ (8004760 <txPushSingleFrame+0x1b0>)
 80046fa:	4a10      	ldr	r2, [pc, #64]	@ (800473c <txPushSingleFrame+0x18c>)
 80046fc:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8004700:	480f      	ldr	r0, [pc, #60]	@ (8004740 <txPushSingleFrame+0x190>)
 8004702:	f001 fbfd 	bl	8005f00 <__assert_func>
        out = 1;  // One frame enqueued.
 8004706:	2301      	movs	r3, #1
 8004708:	627b      	str	r3, [r7, #36]	@ 0x24
 800470a:	e002      	b.n	8004712 <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800470c:	f06f 0302 	mvn.w	r3, #2
 8004710:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	2b00      	cmp	r3, #0
 8004716:	db09      	blt.n	800472c <txPushSingleFrame+0x17c>
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	2b01      	cmp	r3, #1
 800471c:	d006      	beq.n	800472c <txPushSingleFrame+0x17c>
 800471e:	4b11      	ldr	r3, [pc, #68]	@ (8004764 <txPushSingleFrame+0x1b4>)
 8004720:	4a06      	ldr	r2, [pc, #24]	@ (800473c <txPushSingleFrame+0x18c>)
 8004722:	f240 117b 	movw	r1, #379	@ 0x17b
 8004726:	4806      	ldr	r0, [pc, #24]	@ (8004740 <txPushSingleFrame+0x190>)
 8004728:	f001 fbea 	bl	8005f00 <__assert_func>
    return out;
 800472c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800472e:	4618      	mov	r0, r3
 8004730:	372c      	adds	r7, #44	@ 0x2c
 8004732:	46bd      	mov	sp, r7
 8004734:	bd90      	pop	{r4, r7, pc}
 8004736:	bf00      	nop
 8004738:	080077b0 	.word	0x080077b0
 800473c:	08008210 	.word	0x08008210
 8004740:	08007604 	.word	0x08007604
 8004744:	0800780c 	.word	0x0800780c
 8004748:	0800783c 	.word	0x0800783c
 800474c:	08007860 	.word	0x08007860
 8004750:	0800789c 	.word	0x0800789c
 8004754:	08003ff9 	.word	0x08003ff9
 8004758:	0800455d 	.word	0x0800455d
 800475c:	080078b4 	.word	0x080078b4
 8004760:	080078cc 	.word	0x080078cc
 8004764:	080078e8 	.word	0x080078e8

08004768 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 8004768:	b590      	push	{r4, r7, lr}
 800476a:	b093      	sub	sp, #76	@ 0x4c
 800476c:	af02      	add	r7, sp, #8
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d106      	bne.n	8004788 <txGenerateMultiFrameChain+0x20>
 800477a:	4b93      	ldr	r3, [pc, #588]	@ (80049c8 <txGenerateMultiFrameChain+0x260>)
 800477c:	4a93      	ldr	r2, [pc, #588]	@ (80049cc <txGenerateMultiFrameChain+0x264>)
 800477e:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8004782:	4893      	ldr	r0, [pc, #588]	@ (80049d0 <txGenerateMultiFrameChain+0x268>)
 8004784:	f001 fbbc 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <txGenerateMultiFrameChain+0x34>
 800478e:	4b91      	ldr	r3, [pc, #580]	@ (80049d4 <txGenerateMultiFrameChain+0x26c>)
 8004790:	4a8e      	ldr	r2, [pc, #568]	@ (80049cc <txGenerateMultiFrameChain+0x264>)
 8004792:	f240 1189 	movw	r1, #393	@ 0x189
 8004796:	488e      	ldr	r0, [pc, #568]	@ (80049d0 <txGenerateMultiFrameChain+0x268>)
 8004798:	f001 fbb2 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800479c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d806      	bhi.n	80047b2 <txGenerateMultiFrameChain+0x4a>
 80047a4:	4b8c      	ldr	r3, [pc, #560]	@ (80049d8 <txGenerateMultiFrameChain+0x270>)
 80047a6:	4a89      	ldr	r2, [pc, #548]	@ (80049cc <txGenerateMultiFrameChain+0x264>)
 80047a8:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 80047ac:	4888      	ldr	r0, [pc, #544]	@ (80049d0 <txGenerateMultiFrameChain+0x268>)
 80047ae:	f001 fba7 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(payload != NULL);
 80047b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d106      	bne.n	80047c6 <txGenerateMultiFrameChain+0x5e>
 80047b8:	4b88      	ldr	r3, [pc, #544]	@ (80049dc <txGenerateMultiFrameChain+0x274>)
 80047ba:	4a84      	ldr	r2, [pc, #528]	@ (80049cc <txGenerateMultiFrameChain+0x264>)
 80047bc:	f240 118b 	movw	r1, #395	@ 0x18b
 80047c0:	4883      	ldr	r0, [pc, #524]	@ (80049d0 <txGenerateMultiFrameChain+0x268>)
 80047c2:	f001 fb9d 	bl	8005f00 <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 80047c6:	2300      	movs	r3, #0
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	2300      	movs	r3, #0
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	2300      	movs	r3, #0
 80047d0:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 80047d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047d4:	3302      	adds	r3, #2
 80047d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t         offset                = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 80047dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80047de:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80047e0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80047e4:	f7ff fc34 	bl	8004050 <crcAdd>
 80047e8:	4603      	mov	r3, r0
 80047ea:	877b      	strh	r3, [r7, #58]	@ 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 80047f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047f4:	637b      	str	r3, [r7, #52]	@ 0x34
    while (offset < payload_size_with_crc)
 80047f6:	e0d4      	b.n	80049a2 <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	3301      	adds	r3, #1
 80047fc:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 80047fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004802:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	429a      	cmp	r2, r3
 8004808:	d908      	bls.n	800481c <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 800480a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800480c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	3301      	adds	r3, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff fe1e 	bl	8004454 <txRoundFramePayloadSizeUp>
 8004818:	4603      	mov	r3, r0
 800481a:	e001      	b.n	8004820 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 8004820:	627b      	str	r3, [r7, #36]	@ 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800482a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800482c:	68b8      	ldr	r0, [r7, #8]
 800482e:	f7ff fe43 	bl	80044b8 <txAllocateQueueItem>
 8004832:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d102      	bne.n	8004840 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	613b      	str	r3, [r7, #16]
 800483e:	e002      	b.n	8004846 <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            // C std, 6.7.2.1.15: A pointer to a structure object <...> points to its initial member, and vice versa.
            // Can't just read tqi->base because tqi may be NULL; https://github.com/OpenCyphal/libcanard/issues/203.
            out.tail->base.next_in_transfer = (CanardTxQueueItem*) tqi;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	6a3a      	ldr	r2, [r7, #32]
 8004844:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80ae 	beq.w	80049ae <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 8004852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004854:	3b01      	subs	r3, #1
 8004856:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (offset < payload_size)
 800485c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800485e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004860:	429a      	cmp	r2, r3
 8004862:	d21c      	bcs.n	800489e <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 8004864:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (move_size > frame_payload_size)
 800486c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	429a      	cmp	r2, r3
 8004872:	d901      	bls.n	8004878 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	3330      	adds	r3, #48	@ 0x30
 800487c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800487e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004880:	4618      	mov	r0, r3
 8004882:	f001 fdd6 	bl	8006432 <memcpy>
            frame_offset = frame_offset + move_size;
 8004886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	4413      	add	r3, r2
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
            offset += move_size;
 800488e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004892:	4413      	add	r3, r2
 8004894:	63fb      	str	r3, [r7, #60]	@ 0x3c
            payload_ptr += move_size;
 8004896:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489a:	4413      	add	r3, r2
 800489c:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 800489e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d343      	bcc.n	800492e <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 80048a6:	e00f      	b.n	80048c8 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ac:	4413      	add	r3, r2
 80048ae:	3330      	adds	r3, #48	@ 0x30
 80048b0:	2200      	movs	r2, #0
 80048b2:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80048b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b6:	3301      	adds	r3, #1
 80048b8:	633b      	str	r3, [r7, #48]	@ 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 80048ba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80048bc:	2100      	movs	r1, #0
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff fba6 	bl	8004010 <crcAddByte>
 80048c4:	4603      	mov	r3, r0
 80048c6:	877b      	strh	r3, [r7, #58]	@ 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	3302      	adds	r3, #2
 80048cc:	69fa      	ldr	r2, [r7, #28]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d8ea      	bhi.n	80048a8 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 80048d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d213      	bcs.n	8004902 <txGenerateMultiFrameChain+0x19a>
 80048da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048de:	429a      	cmp	r2, r3
 80048e0:	d10f      	bne.n	8004902 <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 80048e2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80048e4:	0a1b      	lsrs	r3, r3, #8
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	b2d9      	uxtb	r1, r3
 80048ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ee:	4413      	add	r3, r2
 80048f0:	3330      	adds	r3, #48	@ 0x30
 80048f2:	460a      	mov	r2, r1
 80048f4:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80048f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f8:	3301      	adds	r3, #1
 80048fa:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 80048fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048fe:	3301      	adds	r3, #1
 8004900:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 8004902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	429a      	cmp	r2, r3
 8004908:	d211      	bcs.n	800492e <txGenerateMultiFrameChain+0x1c6>
 800490a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800490c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800490e:	429a      	cmp	r2, r3
 8004910:	d90d      	bls.n	800492e <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004916:	b2d9      	uxtb	r1, r3
 8004918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491a:	4413      	add	r3, r2
 800491c:	3330      	adds	r3, #48	@ 0x30
 800491e:	460a      	mov	r2, r1
 8004920:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 8004922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004924:	3301      	adds	r3, #1
 8004926:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 8004928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800492a:	3301      	adds	r3, #1
 800492c:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 800492e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	429a      	cmp	r2, r3
 8004938:	d006      	beq.n	8004948 <txGenerateMultiFrameChain+0x1e0>
 800493a:	4b29      	ldr	r3, [pc, #164]	@ (80049e0 <txGenerateMultiFrameChain+0x278>)
 800493c:	4a23      	ldr	r2, [pc, #140]	@ (80049cc <txGenerateMultiFrameChain+0x264>)
 800493e:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8004942:	4823      	ldr	r0, [pc, #140]	@ (80049d0 <txGenerateMultiFrameChain+0x268>)
 8004944:	f001 fadc 	bl	8005f00 <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	429a      	cmp	r2, r3
 800494e:	bf0c      	ite	eq
 8004950:	2301      	moveq	r3, #1
 8004952:	2300      	movne	r3, #0
 8004954:	b2d8      	uxtb	r0, r3
 8004956:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	429a      	cmp	r2, r3
 800495c:	bf2c      	ite	cs
 800495e:	2301      	movcs	r3, #1
 8004960:	2300      	movcc	r3, #0
 8004962:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 8004964:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 8004966:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800496a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800496e:	f7ff fd2f 	bl	80043d0 <txMakeTailByte>
 8004972:	4603      	mov	r3, r0
 8004974:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	4423      	add	r3, r4
 800497a:	3330      	adds	r3, #48	@ 0x30
 800497c:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 800497e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004982:	2b00      	cmp	r3, #0
 8004984:	bf14      	ite	ne
 8004986:	2301      	movne	r3, #1
 8004988:	2300      	moveq	r3, #0
 800498a:	b2db      	uxtb	r3, r3
 800498c:	f083 0301 	eor.w	r3, r3, #1
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8004996:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    while (offset < payload_size_with_crc)
 80049a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a6:	429a      	cmp	r2, r3
 80049a8:	f4ff af26 	bcc.w	80047f8 <txGenerateMultiFrameChain+0x90>
 80049ac:	e000      	b.n	80049b0 <txGenerateMultiFrameChain+0x248>
            break;
 80049ae:	bf00      	nop
    }
    return out;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	461c      	mov	r4, r3
 80049b4:	f107 0310 	add.w	r3, r7, #16
 80049b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80049bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	3744      	adds	r7, #68	@ 0x44
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd90      	pop	{r4, r7, pc}
 80049c8:	080077b0 	.word	0x080077b0
 80049cc:	080082e0 	.word	0x080082e0
 80049d0:	08007604 	.word	0x08007604
 80049d4:	08007900 	.word	0x08007900
 80049d8:	0800791c 	.word	0x0800791c
 80049dc:	0800789c 	.word	0x0800789c
 80049e0:	08007944 	.word	0x08007944

080049e4 <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b094      	sub	sp, #80	@ 0x50
 80049e8:	af06      	add	r7, sp, #24
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <txPushMultiFrame+0x18>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <txPushMultiFrame+0x26>
 80049fc:	4b65      	ldr	r3, [pc, #404]	@ (8004b94 <txPushMultiFrame+0x1b0>)
 80049fe:	4a66      	ldr	r2, [pc, #408]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004a00:	f240 11ed 	movw	r1, #493	@ 0x1ed
 8004a04:	4865      	ldr	r0, [pc, #404]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004a06:	f001 fa7b 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d106      	bne.n	8004a1e <txPushMultiFrame+0x3a>
 8004a10:	4b63      	ldr	r3, [pc, #396]	@ (8004ba0 <txPushMultiFrame+0x1bc>)
 8004a12:	4a61      	ldr	r2, [pc, #388]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004a14:	f44f 71f7 	mov.w	r1, #494	@ 0x1ee
 8004a18:	4860      	ldr	r0, [pc, #384]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004a1a:	f001 fa71 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 8004a1e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d806      	bhi.n	8004a34 <txPushMultiFrame+0x50>
 8004a26:	4b5f      	ldr	r3, [pc, #380]	@ (8004ba4 <txPushMultiFrame+0x1c0>)
 8004a28:	4a5b      	ldr	r2, [pc, #364]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004a2a:	f240 11ef 	movw	r1, #495	@ 0x1ef
 8004a2e:	485b      	ldr	r0, [pc, #364]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004a30:	f001 fa66 	bl	8005f00 <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 8004a34:	2300      	movs	r3, #0
 8004a36:	637b      	str	r3, [r7, #52]	@ 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 8004a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a3a:	3302      	adds	r3, #2
 8004a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 8004a3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4413      	add	r3, r2
 8004a44:	1e5a      	subs	r2, r3, #1
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    CANARD_ASSERT(num_frames >= 2);
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d806      	bhi.n	8004a62 <txPushMultiFrame+0x7e>
 8004a54:	4b54      	ldr	r3, [pc, #336]	@ (8004ba8 <txPushMultiFrame+0x1c4>)
 8004a56:	4a50      	ldr	r2, [pc, #320]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004a58:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004a5c:	484f      	ldr	r0, [pc, #316]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004a5e:	f001 fa4f 	bl	8005f00 <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689a      	ldr	r2, [r3, #8]
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	441a      	add	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d87b      	bhi.n	8004b6a <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 8004a72:	f107 0010 	add.w	r0, r7, #16
 8004a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a78:	9305      	str	r3, [sp, #20]
 8004a7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a7c:	9304      	str	r3, [sp, #16]
 8004a7e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8004a82:	9303      	str	r3, [sp, #12]
 8004a84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a86:	9302      	str	r3, [sp, #8]
 8004a88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a8c:	e9cd 2300 	strd	r2, r3, [sp]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	f7ff fe68 	bl	8004768 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d051      	beq.n	8004b42 <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	633b      	str	r3, [r7, #48]	@ 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f103 000c 	add.w	r0, r3, #12
 8004aa8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004aaa:	4b40      	ldr	r3, [pc, #256]	@ (8004bac <txPushMultiFrame+0x1c8>)
 8004aac:	4a40      	ldr	r2, [pc, #256]	@ (8004bb0 <txPushMultiFrame+0x1cc>)
 8004aae:	f7ff f8f3 	bl	8003c98 <cavlSearch>
 8004ab2:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab6:	69fa      	ldr	r2, [r7, #28]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d006      	beq.n	8004aca <txPushMultiFrame+0xe6>
 8004abc:	4b3d      	ldr	r3, [pc, #244]	@ (8004bb4 <txPushMultiFrame+0x1d0>)
 8004abe:	4a36      	ldr	r2, [pc, #216]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004ac0:	f240 2106 	movw	r1, #518	@ 0x206
 8004ac4:	4835      	ldr	r0, [pc, #212]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004ac6:	f001 fa1b 	bl	8005f00 <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d106      	bne.n	8004ae0 <txPushMultiFrame+0xfc>
 8004ad2:	4b39      	ldr	r3, [pc, #228]	@ (8004bb8 <txPushMultiFrame+0x1d4>)
 8004ad4:	4a30      	ldr	r2, [pc, #192]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004ad6:	f240 2107 	movw	r1, #519	@ 0x207
 8004ada:	4830      	ldr	r0, [pc, #192]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004adc:	f001 fa10 	bl	8005f00 <__assert_func>
                next = next->next_in_transfer;
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	633b      	str	r3, [r7, #48]	@ 0x30
            } while (next != NULL);
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1da      	bne.n	8004aa2 <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d006      	beq.n	8004b02 <txPushMultiFrame+0x11e>
 8004af4:	4b31      	ldr	r3, [pc, #196]	@ (8004bbc <txPushMultiFrame+0x1d8>)
 8004af6:	4a28      	ldr	r2, [pc, #160]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004af8:	f240 210a 	movw	r1, #522	@ 0x20a
 8004afc:	4827      	ldr	r0, [pc, #156]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004afe:	f001 f9ff 	bl	8005f00 <__assert_func>
            que->size += sq.size;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	689a      	ldr	r2, [r3, #8]
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	441a      	add	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689a      	ldr	r2, [r3, #8]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d906      	bls.n	8004b28 <txPushMultiFrame+0x144>
 8004b1a:	4b29      	ldr	r3, [pc, #164]	@ (8004bc0 <txPushMultiFrame+0x1dc>)
 8004b1c:	4a1e      	ldr	r2, [pc, #120]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004b1e:	f44f 7103 	mov.w	r1, #524	@ 0x20c
 8004b22:	481e      	ldr	r0, [pc, #120]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004b24:	f001 f9ec 	bl	8005f00 <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	da06      	bge.n	8004b3c <txPushMultiFrame+0x158>
 8004b2e:	4b25      	ldr	r3, [pc, #148]	@ (8004bc4 <txPushMultiFrame+0x1e0>)
 8004b30:	4a19      	ldr	r2, [pc, #100]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004b32:	f240 210d 	movw	r1, #525	@ 0x20d
 8004b36:	4819      	ldr	r0, [pc, #100]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004b38:	f001 f9e2 	bl	8005f00 <__assert_func>
            out = (int32_t) sq.size;
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b40:	e016      	b.n	8004b70 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 8004b42:	f06f 0302 	mvn.w	r3, #2
 8004b46:	637b      	str	r3, [r7, #52]	@ 0x34
            CanardTxQueueItem* head = &sq.head->base;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 8004b4c:	e009      	b.n	8004b62 <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 8004b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b5a:	68b8      	ldr	r0, [r7, #8]
 8004b5c:	4798      	blx	r3
                head = next;
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 8004b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1f2      	bne.n	8004b4e <txPushMultiFrame+0x16a>
 8004b68:	e002      	b.n	8004b70 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 8004b6a:	f06f 0302 	mvn.w	r3, #2
 8004b6e:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 8004b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	db09      	blt.n	8004b8a <txPushMultiFrame+0x1a6>
 8004b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	dc06      	bgt.n	8004b8a <txPushMultiFrame+0x1a6>
 8004b7c:	4b12      	ldr	r3, [pc, #72]	@ (8004bc8 <txPushMultiFrame+0x1e4>)
 8004b7e:	4a06      	ldr	r2, [pc, #24]	@ (8004b98 <txPushMultiFrame+0x1b4>)
 8004b80:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8004b84:	4805      	ldr	r0, [pc, #20]	@ (8004b9c <txPushMultiFrame+0x1b8>)
 8004b86:	f001 f9bb 	bl	8005f00 <__assert_func>
    return out;
 8004b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3738      	adds	r7, #56	@ 0x38
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	08007980 	.word	0x08007980
 8004b98:	080082cc 	.word	0x080082cc
 8004b9c:	08007604 	.word	0x08007604
 8004ba0:	08007900 	.word	0x08007900
 8004ba4:	0800791c 	.word	0x0800791c
 8004ba8:	080079b0 	.word	0x080079b0
 8004bac:	08003ff9 	.word	0x08003ff9
 8004bb0:	0800455d 	.word	0x0800455d
 8004bb4:	080079c0 	.word	0x080079c0
 8004bb8:	080079d4 	.word	0x080079d4
 8004bbc:	080079f0 	.word	0x080079f0
 8004bc0:	080078cc 	.word	0x080078cc
 8004bc4:	08007a08 	.word	0x08007a08
 8004bc8:	08007a2c 	.word	0x08007a2c

08004bcc <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid Cyphal/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b088      	sub	sp, #32
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
 8004bd8:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d106      	bne.n	8004bee <rxTryParseFrame+0x22>
 8004be0:	4b96      	ldr	r3, [pc, #600]	@ (8004e3c <rxTryParseFrame+0x270>)
 8004be2:	4a97      	ldr	r2, [pc, #604]	@ (8004e40 <rxTryParseFrame+0x274>)
 8004be4:	f240 214f 	movw	r1, #591	@ 0x24f
 8004be8:	4896      	ldr	r0, [pc, #600]	@ (8004e44 <rxTryParseFrame+0x278>)
 8004bea:	f001 f989 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bf6:	d306      	bcc.n	8004c06 <rxTryParseFrame+0x3a>
 8004bf8:	4b93      	ldr	r3, [pc, #588]	@ (8004e48 <rxTryParseFrame+0x27c>)
 8004bfa:	4a91      	ldr	r2, [pc, #580]	@ (8004e40 <rxTryParseFrame+0x274>)
 8004bfc:	f44f 7114 	mov.w	r1, #592	@ 0x250
 8004c00:	4890      	ldr	r0, [pc, #576]	@ (8004e44 <rxTryParseFrame+0x278>)
 8004c02:	f001 f97d 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(out != NULL);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d106      	bne.n	8004c1a <rxTryParseFrame+0x4e>
 8004c0c:	4b8f      	ldr	r3, [pc, #572]	@ (8004e4c <rxTryParseFrame+0x280>)
 8004c0e:	4a8c      	ldr	r2, [pc, #560]	@ (8004e40 <rxTryParseFrame+0x274>)
 8004c10:	f240 2151 	movw	r1, #593	@ 0x251
 8004c14:	488b      	ldr	r0, [pc, #556]	@ (8004e44 <rxTryParseFrame+0x278>)
 8004c16:	f001 f973 	bl	8005f00 <__assert_func>
    bool valid = false;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 8105 	beq.w	8004e32 <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d106      	bne.n	8004c3e <rxTryParseFrame+0x72>
 8004c30:	4b87      	ldr	r3, [pc, #540]	@ (8004e50 <rxTryParseFrame+0x284>)
 8004c32:	4a83      	ldr	r2, [pc, #524]	@ (8004e40 <rxTryParseFrame+0x274>)
 8004c34:	f240 2155 	movw	r1, #597	@ 0x255
 8004c38:	4882      	ldr	r0, [pc, #520]	@ (8004e44 <rxTryParseFrame+0x278>)
 8004c3a:	f001 f961 	bl	8005f00 <__assert_func>
        out->timestamp_usec = timestamp_usec;
 8004c3e:	6839      	ldr	r1, [r7, #0]
 8004c40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c44:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	0e9b      	lsrs	r3, r3, #26
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d128      	bne.n	8004cc8 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	0a1b      	lsrs	r3, r3, #8
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	22ff      	movs	r2, #255	@ 0xff
 8004c9a:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	22ff      	movs	r2, #255	@ 0xff
 8004ca0:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <rxTryParseFrame+0xee>
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <rxTryParseFrame+0xee>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e000      	b.n	8004cbc <rxTryParseFrame+0xf0>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	77fb      	strb	r3, [r7, #31]
 8004cbe:	7ffb      	ldrb	r3, [r7, #31]
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	77fb      	strb	r3, [r7, #31]
 8004cc6:	e02c      	b.n	8004d22 <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <rxTryParseFrame+0x10a>
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	e000      	b.n	8004cd8 <rxTryParseFrame+0x10c>
 8004cd6:	2201      	movs	r2, #1
            out->transfer_kind =
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	0b9b      	lsrs	r3, r3, #14
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	09db      	lsrs	r3, r3, #7
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d107      	bne.n	8004d16 <rxTryParseFrame+0x14a>
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	7b1a      	ldrb	r2, [r3, #12]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	7b5b      	ldrb	r3, [r3, #13]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d001      	beq.n	8004d16 <rxTryParseFrame+0x14a>
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <rxTryParseFrame+0x14c>
 8004d16:	2300      	movs	r3, #0
 8004d18:	77fb      	strb	r3, [r7, #31]
 8004d1a:	7ffb      	ldrb	r3, [r7, #31]
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	1e5a      	subs	r2, r3, #1
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	699a      	ldr	r2, [r3, #24]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	695b      	ldr	r3, [r3, #20]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 8004d42:	7dfb      	ldrb	r3, [r7, #23]
 8004d44:	f003 031f 	and.w	r3, r3, #31
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 8004d4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	09db      	lsrs	r3, r3, #7
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 8004d5c:	7dfb      	ldrb	r3, [r7, #23]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	bf14      	ite	ne
 8004d66:	2301      	movne	r3, #1
 8004d68:	2300      	moveq	r3, #0
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 8004d70:	7dfb      	ldrb	r3, [r7, #23]
 8004d72:	f003 0320 	and.w	r3, r3, #32
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	bf14      	ite	ne
 8004d7a:	2301      	movne	r3, #1
 8004d7c:	2300      	moveq	r3, #0
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 8004d84:	7ffb      	ldrb	r3, [r7, #31]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00c      	beq.n	8004da4 <rxTryParseFrame+0x1d8>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	7bdb      	ldrb	r3, [r3, #15]
 8004d8e:	f083 0301 	eor.w	r3, r3, #1
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d103      	bne.n	8004da0 <rxTryParseFrame+0x1d4>
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	7c5b      	ldrb	r3, [r3, #17]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <rxTryParseFrame+0x1d8>
 8004da0:	2301      	movs	r3, #1
 8004da2:	e000      	b.n	8004da6 <rxTryParseFrame+0x1da>
 8004da4:	2300      	movs	r3, #0
 8004da6:	77fb      	strb	r3, [r7, #31]
 8004da8:	7ffb      	ldrb	r3, [r7, #31]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 8004db0:	7ffb      	ldrb	r3, [r7, #31]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00d      	beq.n	8004dd2 <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	7c1b      	ldrb	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d103      	bne.n	8004dce <rxTryParseFrame+0x202>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	7b1b      	ldrb	r3, [r3, #12]
 8004dca:	2bff      	cmp	r3, #255	@ 0xff
 8004dcc:	d001      	beq.n	8004dd2 <rxTryParseFrame+0x206>
        valid = valid &&
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <rxTryParseFrame+0x208>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	77fb      	strb	r3, [r7, #31]
 8004dd6:	7ffb      	ldrb	r3, [r7, #31]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 8004dde:	7ffb      	ldrb	r3, [r7, #31]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d009      	beq.n	8004df8 <rxTryParseFrame+0x22c>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	2b06      	cmp	r3, #6
 8004dea:	d803      	bhi.n	8004df4 <rxTryParseFrame+0x228>
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	7c1b      	ldrb	r3, [r3, #16]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <rxTryParseFrame+0x22c>
 8004df4:	2301      	movs	r3, #1
 8004df6:	e000      	b.n	8004dfa <rxTryParseFrame+0x22e>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	77fb      	strb	r3, [r7, #31]
 8004dfc:	7ffb      	ldrb	r3, [r7, #31]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 8004e04:	7ffb      	ldrb	r3, [r7, #31]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00d      	beq.n	8004e26 <rxTryParseFrame+0x25a>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d107      	bne.n	8004e22 <rxTryParseFrame+0x256>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	7bdb      	ldrb	r3, [r3, #15]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <rxTryParseFrame+0x25a>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	7c1b      	ldrb	r3, [r3, #16]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <rxTryParseFrame+0x25a>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <rxTryParseFrame+0x25c>
 8004e26:	2300      	movs	r3, #0
 8004e28:	77fb      	strb	r3, [r7, #31]
 8004e2a:	7ffb      	ldrb	r3, [r7, #31]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 8004e32:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	08007a44 	.word	0x08007a44
 8004e40:	0800831c 	.word	0x0800831c
 8004e44:	08007604 	.word	0x08007604
 8004e48:	08007a5c 	.word	0x08007a5c
 8004e4c:	08007a8c 	.word	0x08007a8c
 8004e50:	08007aa0 	.word	0x08007aa0

08004e54 <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d106      	bne.n	8004e72 <rxInitTransferMetadataFromFrame+0x1e>
 8004e64:	4b19      	ldr	r3, [pc, #100]	@ (8004ecc <rxInitTransferMetadataFromFrame+0x78>)
 8004e66:	4a1a      	ldr	r2, [pc, #104]	@ (8004ed0 <rxInitTransferMetadataFromFrame+0x7c>)
 8004e68:	f44f 7124 	mov.w	r1, #656	@ 0x290
 8004e6c:	4819      	ldr	r0, [pc, #100]	@ (8004ed4 <rxInitTransferMetadataFromFrame+0x80>)
 8004e6e:	f001 f847 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <rxInitTransferMetadataFromFrame+0x34>
 8004e7a:	4b17      	ldr	r3, [pc, #92]	@ (8004ed8 <rxInitTransferMetadataFromFrame+0x84>)
 8004e7c:	4a14      	ldr	r2, [pc, #80]	@ (8004ed0 <rxInitTransferMetadataFromFrame+0x7c>)
 8004e7e:	f240 2191 	movw	r1, #657	@ 0x291
 8004e82:	4814      	ldr	r0, [pc, #80]	@ (8004ed4 <rxInitTransferMetadataFromFrame+0x80>)
 8004e84:	f001 f83c 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <rxInitTransferMetadataFromFrame+0x48>
 8004e8e:	4b13      	ldr	r3, [pc, #76]	@ (8004edc <rxInitTransferMetadataFromFrame+0x88>)
 8004e90:	4a0f      	ldr	r2, [pc, #60]	@ (8004ed0 <rxInitTransferMetadataFromFrame+0x7c>)
 8004e92:	f240 2192 	movw	r1, #658	@ 0x292
 8004e96:	480f      	ldr	r0, [pc, #60]	@ (8004ed4 <rxInitTransferMetadataFromFrame+0x80>)
 8004e98:	f001 f832 	bl	8005f00 <__assert_func>
    out_transfer->priority       = frame->priority;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	7a1a      	ldrb	r2, [r3, #8]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	7a5a      	ldrb	r2, [r3, #9]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	895a      	ldrh	r2, [r3, #10]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7b1a      	ldrb	r2, [r3, #12]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	7b9a      	ldrb	r2, [r3, #14]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	715a      	strb	r2, [r3, #5]
}
 8004ec4:	bf00      	nop
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	08007a44 	.word	0x08007a44
 8004ed0:	080083c8 	.word	0x080083c8
 8004ed4:	08007604 	.word	0x08007604
 8004ed8:	08007aa0 	.word	0x08007aa0
 8004edc:	08007ac0 	.word	0x08007ac0

08004ee0 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	460a      	mov	r2, r1
 8004eea:	71fb      	strb	r3, [r7, #7]
 8004eec:	4613      	mov	r3, r2
 8004eee:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 8004ef0:	79fb      	ldrb	r3, [r7, #7]
 8004ef2:	2b1f      	cmp	r3, #31
 8004ef4:	d906      	bls.n	8004f04 <rxComputeTransferIDDifference+0x24>
 8004ef6:	4b15      	ldr	r3, [pc, #84]	@ (8004f4c <rxComputeTransferIDDifference+0x6c>)
 8004ef8:	4a15      	ldr	r2, [pc, #84]	@ (8004f50 <rxComputeTransferIDDifference+0x70>)
 8004efa:	f240 219d 	movw	r1, #669	@ 0x29d
 8004efe:	4815      	ldr	r0, [pc, #84]	@ (8004f54 <rxComputeTransferIDDifference+0x74>)
 8004f00:	f000 fffe 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 8004f04:	79bb      	ldrb	r3, [r7, #6]
 8004f06:	2b1f      	cmp	r3, #31
 8004f08:	d906      	bls.n	8004f18 <rxComputeTransferIDDifference+0x38>
 8004f0a:	4b13      	ldr	r3, [pc, #76]	@ (8004f58 <rxComputeTransferIDDifference+0x78>)
 8004f0c:	4a10      	ldr	r2, [pc, #64]	@ (8004f50 <rxComputeTransferIDDifference+0x70>)
 8004f0e:	f240 219e 	movw	r1, #670	@ 0x29e
 8004f12:	4810      	ldr	r0, [pc, #64]	@ (8004f54 <rxComputeTransferIDDifference+0x74>)
 8004f14:	f000 fff4 	bl	8005f00 <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 8004f18:	79fb      	ldrb	r3, [r7, #7]
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	79bb      	ldrb	r3, [r7, #6]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 8004f26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	da07      	bge.n	8004f3e <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 8004f2e:	2320      	movs	r3, #32
 8004f30:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 8004f32:	7b7b      	ldrb	r3, [r7, #13]
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	89fb      	ldrh	r3, [r7, #14]
 8004f38:	4413      	add	r3, r2
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 8004f3e:	89fb      	ldrh	r3, [r7, #14]
 8004f40:	b2db      	uxtb	r3, r3
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	08007adc 	.word	0x08007adc
 8004f50:	08008364 	.word	0x08008364
 8004f54:	08007604 	.word	0x08007604
 8004f58:	08007af4 	.word	0x08007af4

08004f5c <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d106      	bne.n	8004f7e <rxSessionWritePayload+0x22>
 8004f70:	4b67      	ldr	r3, [pc, #412]	@ (8005110 <rxSessionWritePayload+0x1b4>)
 8004f72:	4a68      	ldr	r2, [pc, #416]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8004f74:	f240 21ae 	movw	r1, #686	@ 0x2ae
 8004f78:	4867      	ldr	r0, [pc, #412]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8004f7a:	f000 ffc1 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d106      	bne.n	8004f92 <rxSessionWritePayload+0x36>
 8004f84:	4b65      	ldr	r3, [pc, #404]	@ (800511c <rxSessionWritePayload+0x1c0>)
 8004f86:	4a63      	ldr	r2, [pc, #396]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8004f88:	f240 21af 	movw	r1, #687	@ 0x2af
 8004f8c:	4862      	ldr	r0, [pc, #392]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8004f8e:	f000 ffb7 	bl	8005f00 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d109      	bne.n	8004fac <rxSessionWritePayload+0x50>
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d006      	beq.n	8004fac <rxSessionWritePayload+0x50>
 8004f9e:	4b60      	ldr	r3, [pc, #384]	@ (8005120 <rxSessionWritePayload+0x1c4>)
 8004fa0:	4a5c      	ldr	r2, [pc, #368]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8004fa2:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 8004fa6:	485c      	ldr	r0, [pc, #368]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8004fa8:	f000 ffaa 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d206      	bcs.n	8004fc4 <rxSessionWritePayload+0x68>
 8004fb6:	4b5b      	ldr	r3, [pc, #364]	@ (8005124 <rxSessionWritePayload+0x1c8>)
 8004fb8:	4a56      	ldr	r2, [pc, #344]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8004fba:	f240 21b1 	movw	r1, #689	@ 0x2b1
 8004fbe:	4856      	ldr	r0, [pc, #344]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8004fc0:	f000 ff9e 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d906      	bls.n	8004fde <rxSessionWritePayload+0x82>
 8004fd0:	4b55      	ldr	r3, [pc, #340]	@ (8005128 <rxSessionWritePayload+0x1cc>)
 8004fd2:	4a50      	ldr	r2, [pc, #320]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8004fd4:	f240 21b2 	movw	r1, #690	@ 0x2b2
 8004fd8:	484f      	ldr	r0, [pc, #316]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8004fda:	f000 ff91 	bl	8005f00 <__assert_func>

    rxs->total_payload_size += payload_size;
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	441a      	add	r2, r3
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d115      	bne.n	800501e <rxSessionWritePayload+0xc2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d012      	beq.n	800501e <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d006      	beq.n	800500e <rxSessionWritePayload+0xb2>
 8005000:	4b4a      	ldr	r3, [pc, #296]	@ (800512c <rxSessionWritePayload+0x1d0>)
 8005002:	4a44      	ldr	r2, [pc, #272]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8005004:	f240 21b9 	movw	r1, #697	@ 0x2b9
 8005008:	4843      	ldr	r0, [pc, #268]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 800500a:	f000 ff79 	bl	8005f00 <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	4798      	blx	r3
 8005018:	4602      	mov	r2, r0
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d04e      	beq.n	80050c8 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	4413      	add	r3, r2
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	429a      	cmp	r2, r3
 800503a:	d229      	bcs.n	8005090 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	429a      	cmp	r2, r3
 8005044:	d206      	bcs.n	8005054 <rxSessionWritePayload+0xf8>
 8005046:	4b37      	ldr	r3, [pc, #220]	@ (8005124 <rxSessionWritePayload+0x1c8>)
 8005048:	4a32      	ldr	r2, [pc, #200]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 800504a:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800504e:	4832      	ldr	r0, [pc, #200]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8005050:	f000 ff56 	bl	8005f00 <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	68da      	ldr	r2, [r3, #12]
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4413      	add	r3, r2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	429a      	cmp	r2, r3
 800506a:	d006      	beq.n	800507a <rxSessionWritePayload+0x11e>
 800506c:	4b30      	ldr	r3, [pc, #192]	@ (8005130 <rxSessionWritePayload+0x1d4>)
 800506e:	4a29      	ldr	r2, [pc, #164]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8005070:	f240 21c6 	movw	r1, #710	@ 0x2c6
 8005074:	4828      	ldr	r0, [pc, #160]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8005076:	f000 ff43 	bl	8005f00 <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d306      	bcc.n	8005090 <rxSessionWritePayload+0x134>
 8005082:	4b2c      	ldr	r3, [pc, #176]	@ (8005134 <rxSessionWritePayload+0x1d8>)
 8005084:	4a23      	ldr	r2, [pc, #140]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 8005086:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800508a:	4823      	ldr	r0, [pc, #140]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 800508c:	f000 ff38 	bl	8005f00 <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	4413      	add	r3, r2
 800509a:	693a      	ldr	r2, [r7, #16]
 800509c:	6a39      	ldr	r1, [r7, #32]
 800509e:	4618      	mov	r0, r3
 80050a0:	f001 f9c7 	bl	8006432 <memcpy>
        rxs->payload_size += bytes_to_copy;
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	441a      	add	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d219      	bcs.n	80050ee <rxSessionWritePayload+0x192>
 80050ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005124 <rxSessionWritePayload+0x1c8>)
 80050bc:	4a15      	ldr	r2, [pc, #84]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 80050be:	f240 21d1 	movw	r1, #721	@ 0x2d1
 80050c2:	4815      	ldr	r0, [pc, #84]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 80050c4:	f000 ff1c 	bl	8005f00 <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d006      	beq.n	80050de <rxSessionWritePayload+0x182>
 80050d0:	4b16      	ldr	r3, [pc, #88]	@ (800512c <rxSessionWritePayload+0x1d0>)
 80050d2:	4a10      	ldr	r2, [pc, #64]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 80050d4:	f240 21d5 	movw	r1, #725	@ 0x2d5
 80050d8:	480f      	ldr	r0, [pc, #60]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 80050da:	f000 ff11 	bl	8005f00 <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <rxSessionWritePayload+0x18e>
 80050e4:	f06f 0302 	mvn.w	r3, #2
 80050e8:	e000      	b.n	80050ec <rxSessionWritePayload+0x190>
 80050ea:	2300      	movs	r3, #0
 80050ec:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 80050ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	dd06      	ble.n	8005104 <rxSessionWritePayload+0x1a8>
 80050f6:	4b10      	ldr	r3, [pc, #64]	@ (8005138 <rxSessionWritePayload+0x1dc>)
 80050f8:	4a06      	ldr	r2, [pc, #24]	@ (8005114 <rxSessionWritePayload+0x1b8>)
 80050fa:	f44f 7136 	mov.w	r1, #728	@ 0x2d8
 80050fe:	4806      	ldr	r0, [pc, #24]	@ (8005118 <rxSessionWritePayload+0x1bc>)
 8005100:	f000 fefe 	bl	8005f00 <__assert_func>
    return out;
 8005104:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	080077b0 	.word	0x080077b0
 8005114:	0800839c 	.word	0x0800839c
 8005118:	08007604 	.word	0x08007604
 800511c:	08007b0c 	.word	0x08007b0c
 8005120:	080076a8 	.word	0x080076a8
 8005124:	08007b20 	.word	0x08007b20
 8005128:	08007b3c 	.word	0x08007b3c
 800512c:	08007b6c 	.word	0x08007b6c
 8005130:	08007b84 	.word	0x08007b84
 8005134:	08007bb4 	.word	0x08007bb4
 8005138:	08007bd4 	.word	0x08007bd4

0800513c <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d106      	bne.n	800515a <rxSessionRestart+0x1e>
 800514c:	4b1a      	ldr	r3, [pc, #104]	@ (80051b8 <rxSessionRestart+0x7c>)
 800514e:	4a1b      	ldr	r2, [pc, #108]	@ (80051bc <rxSessionRestart+0x80>)
 8005150:	f240 21de 	movw	r1, #734	@ 0x2de
 8005154:	481a      	ldr	r0, [pc, #104]	@ (80051c0 <rxSessionRestart+0x84>)
 8005156:	f000 fed3 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d106      	bne.n	800516e <rxSessionRestart+0x32>
 8005160:	4b18      	ldr	r3, [pc, #96]	@ (80051c4 <rxSessionRestart+0x88>)
 8005162:	4a16      	ldr	r2, [pc, #88]	@ (80051bc <rxSessionRestart+0x80>)
 8005164:	f240 21df 	movw	r1, #735	@ 0x2df
 8005168:	4815      	ldr	r0, [pc, #84]	@ (80051c0 <rxSessionRestart+0x84>)
 800516a:	f000 fec9 	bl	8005f00 <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	6912      	ldr	r2, [r2, #16]
 8005176:	4611      	mov	r1, r2
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2200      	movs	r2, #0
 8005180:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	2200      	movs	r2, #0
 8005186:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2200      	movs	r2, #0
 800518c:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005194:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	7d9b      	ldrb	r3, [r3, #22]
 800519a:	3301      	adds	r3, #1
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f003 031f 	and.w	r3, r3, #31
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2201      	movs	r2, #1
 80051ac:	761a      	strb	r2, [r3, #24]
}
 80051ae:	bf00      	nop
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	080077b0 	.word	0x080077b0
 80051bc:	080083b4 	.word	0x080083b4
 80051c0:	08007604 	.word	0x08007604
 80051c4:	08007b0c 	.word	0x08007b0c

080051c8 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b088      	sub	sp, #32
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
 80051d4:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d106      	bne.n	80051ea <rxSessionAcceptFrame+0x22>
 80051dc:	4b81      	ldr	r3, [pc, #516]	@ (80053e4 <rxSessionAcceptFrame+0x21c>)
 80051de:	4a82      	ldr	r2, [pc, #520]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 80051e0:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 80051e4:	4881      	ldr	r0, [pc, #516]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 80051e6:	f000 fe8b 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d106      	bne.n	80051fe <rxSessionAcceptFrame+0x36>
 80051f0:	4b7f      	ldr	r3, [pc, #508]	@ (80053f0 <rxSessionAcceptFrame+0x228>)
 80051f2:	4a7d      	ldr	r2, [pc, #500]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 80051f4:	f240 21f1 	movw	r1, #753	@ 0x2f1
 80051f8:	487c      	ldr	r0, [pc, #496]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 80051fa:	f000 fe81 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d106      	bne.n	8005212 <rxSessionAcceptFrame+0x4a>
 8005204:	4b7b      	ldr	r3, [pc, #492]	@ (80053f4 <rxSessionAcceptFrame+0x22c>)
 8005206:	4a78      	ldr	r2, [pc, #480]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005208:	f240 21f2 	movw	r1, #754	@ 0x2f2
 800520c:	4877      	ldr	r0, [pc, #476]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 800520e:	f000 fe77 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <rxSessionAcceptFrame+0x60>
 800521a:	4b77      	ldr	r3, [pc, #476]	@ (80053f8 <rxSessionAcceptFrame+0x230>)
 800521c:	4a72      	ldr	r2, [pc, #456]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 800521e:	f240 21f3 	movw	r1, #755	@ 0x2f3
 8005222:	4872      	ldr	r0, [pc, #456]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 8005224:	f000 fe6c 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	7b9b      	ldrb	r3, [r3, #14]
 800522c:	2b1f      	cmp	r3, #31
 800522e:	d906      	bls.n	800523e <rxSessionAcceptFrame+0x76>
 8005230:	4b72      	ldr	r3, [pc, #456]	@ (80053fc <rxSessionAcceptFrame+0x234>)
 8005232:	4a6d      	ldr	r2, [pc, #436]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005234:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 8005238:	486c      	ldr	r0, [pc, #432]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 800523a:	f000 fe61 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d106      	bne.n	8005252 <rxSessionAcceptFrame+0x8a>
 8005244:	4b6e      	ldr	r3, [pc, #440]	@ (8005400 <rxSessionAcceptFrame+0x238>)
 8005246:	4a68      	ldr	r2, [pc, #416]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005248:	f240 21f5 	movw	r1, #757	@ 0x2f5
 800524c:	4867      	ldr	r0, [pc, #412]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 800524e:	f000 fe57 	bl	8005f00 <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	7bdb      	ldrb	r3, [r3, #15]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d005      	beq.n	8005266 <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	7bdb      	ldrb	r3, [r3, #15]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <rxSessionAcceptFrame+0xb2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	7c1b      	ldrb	r3, [r3, #16]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <rxSessionAcceptFrame+0xb2>
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <rxSessionAcceptFrame+0xb4>
 800527a:	2300      	movs	r3, #0
 800527c:	75bb      	strb	r3, [r7, #22]
 800527e:	7dbb      	ldrb	r3, [r7, #22]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 8005286:	7dbb      	ldrb	r3, [r7, #22]
 8005288:	f083 0301 	eor.w	r3, r3, #1
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00c      	beq.n	80052ac <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	8a98      	ldrh	r0, [r3, #20]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6959      	ldr	r1, [r3, #20]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	461a      	mov	r2, r3
 80052a0:	f7fe fed6 	bl	8004050 <crcAdd>
 80052a4:	4603      	mov	r3, r0
 80052a6:	461a      	mov	r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	695a      	ldr	r2, [r3, #20]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	68b9      	ldr	r1, [r7, #8]
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f7ff fe4d 	bl	8004f5c <rxSessionWritePayload>
 80052c2:	4603      	mov	r3, r0
 80052c4:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 80052c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	da10      	bge.n	80052f0 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 80052ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80052d2:	f113 0f03 	cmn.w	r3, #3
 80052d6:	d006      	beq.n	80052e6 <rxSessionAcceptFrame+0x11e>
 80052d8:	4b4a      	ldr	r3, [pc, #296]	@ (8005404 <rxSessionAcceptFrame+0x23c>)
 80052da:	4a43      	ldr	r2, [pc, #268]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 80052dc:	f240 3107 	movw	r1, #775	@ 0x307
 80052e0:	4842      	ldr	r0, [pc, #264]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 80052e2:	f000 fe0d 	bl	8005f00 <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f7ff ff27 	bl	800513c <rxSessionRestart>
 80052ee:	e072      	b.n	80053d6 <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	7c1b      	ldrb	r3, [r3, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d05f      	beq.n	80053b8 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 80052f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d006      	beq.n	800530e <rxSessionAcceptFrame+0x146>
 8005300:	4b41      	ldr	r3, [pc, #260]	@ (8005408 <rxSessionAcceptFrame+0x240>)
 8005302:	4a39      	ldr	r2, [pc, #228]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005304:	f44f 7143 	mov.w	r1, #780	@ 0x30c
 8005308:	4838      	ldr	r0, [pc, #224]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 800530a:	f000 fdf9 	bl	8005f00 <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 800530e:	7dbb      	ldrb	r3, [r7, #22]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d103      	bne.n	800531c <rxSessionAcceptFrame+0x154>
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	8a9b      	ldrh	r3, [r3, #20]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d148      	bne.n	80053ae <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 800531c:	2301      	movs	r3, #1
 800531e:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	4619      	mov	r1, r3
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f7ff fd95 	bl	8004e54 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005330:	6a39      	ldr	r1, [r7, #32]
 8005332:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	68da      	ldr	r2, [r3, #12]
 800533a:	6a3b      	ldr	r3, [r7, #32]
 800533c:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	691a      	ldr	r2, [r3, #16]
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	689a      	ldr	r2, [r3, #8]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	429a      	cmp	r2, r3
 8005350:	d206      	bcs.n	8005360 <rxSessionAcceptFrame+0x198>
 8005352:	4b2e      	ldr	r3, [pc, #184]	@ (800540c <rxSessionAcceptFrame+0x244>)
 8005354:	4a24      	ldr	r2, [pc, #144]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005356:	f240 3116 	movw	r1, #790	@ 0x316
 800535a:	4824      	ldr	r0, [pc, #144]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 800535c:	f000 fdd0 	bl	8005f00 <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	689a      	ldr	r2, [r3, #8]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 800536c:	7dbb      	ldrb	r3, [r7, #22]
 800536e:	f083 0301 	eor.w	r3, r3, #1
 8005372:	b2db      	uxtb	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	d017      	beq.n	80053a8 <rxSessionAcceptFrame+0x1e0>
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d814      	bhi.n	80053a8 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	691a      	ldr	r2, [r3, #16]
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f1c3 0302 	rsb	r3, r3, #2
 8005388:	429a      	cmp	r2, r3
 800538a:	d206      	bcs.n	800539a <rxSessionAcceptFrame+0x1d2>
 800538c:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <rxSessionAcceptFrame+0x248>)
 800538e:	4a16      	ldr	r2, [pc, #88]	@ (80053e8 <rxSessionAcceptFrame+0x220>)
 8005390:	f240 311a 	movw	r1, #794	@ 0x31a
 8005394:	4815      	ldr	r0, [pc, #84]	@ (80053ec <rxSessionAcceptFrame+0x224>)
 8005396:	f000 fdb3 	bl	8005f00 <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	691a      	ldr	r2, [r3, #16]
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	4413      	add	r3, r2
 80053a2:	1e9a      	subs	r2, r3, #2
 80053a4:	6a3b      	ldr	r3, [r7, #32]
 80053a6:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2200      	movs	r2, #0
 80053ac:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f7ff fec3 	bl	800513c <rxSessionRestart>
 80053b6:	e00e      	b.n	80053d6 <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	7e1b      	ldrb	r3, [r3, #24]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	bf14      	ite	ne
 80053c0:	2301      	movne	r3, #1
 80053c2:	2300      	moveq	r3, #0
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	f083 0301 	eor.w	r3, r3, #1
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	761a      	strb	r2, [r3, #24]
    }
    return out;
 80053d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	080077b0 	.word	0x080077b0
 80053e8:	08008384 	.word	0x08008384
 80053ec:	08007604 	.word	0x08007604
 80053f0:	08007b0c 	.word	0x08007b0c
 80053f4:	08007a44 	.word	0x08007a44
 80053f8:	08007aa0 	.word	0x08007aa0
 80053fc:	08007be0 	.word	0x08007be0
 8005400:	08007ac0 	.word	0x08007ac0
 8005404:	08007c08 	.word	0x08007c08
 8005408:	08007c14 	.word	0x08007c14
 800540c:	08007c20 	.word	0x08007c20
 8005410:	08007c50 	.word	0x08007c50

08005414 <rxSessionSynchronize>:
/// while this is not visible at the application layer, it may delay the transfer arrival.
CANARD_PRIVATE void rxSessionSynchronize(CanardInternalRxSession* const rxs,
                                         const RxFrameModel* const      frame,
                                         const uint8_t                  redundant_iface_index,
                                         const CanardMicrosecond        transfer_id_timeout_usec)
{
 8005414:	b5b0      	push	{r4, r5, r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	4613      	mov	r3, r2
 8005420:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(rxs != NULL);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d106      	bne.n	8005436 <rxSessionSynchronize+0x22>
 8005428:	4b5c      	ldr	r3, [pc, #368]	@ (800559c <rxSessionSynchronize+0x188>)
 800542a:	4a5d      	ldr	r2, [pc, #372]	@ (80055a0 <rxSessionSynchronize+0x18c>)
 800542c:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8005430:	485c      	ldr	r0, [pc, #368]	@ (80055a4 <rxSessionSynchronize+0x190>)
 8005432:	f000 fd65 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d106      	bne.n	800544a <rxSessionSynchronize+0x36>
 800543c:	4b5a      	ldr	r3, [pc, #360]	@ (80055a8 <rxSessionSynchronize+0x194>)
 800543e:	4a58      	ldr	r2, [pc, #352]	@ (80055a0 <rxSessionSynchronize+0x18c>)
 8005440:	f240 3141 	movw	r1, #833	@ 0x341
 8005444:	4857      	ldr	r0, [pc, #348]	@ (80055a4 <rxSessionSynchronize+0x190>)
 8005446:	f000 fd5b 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	7d9b      	ldrb	r3, [r3, #22]
 800544e:	2b1f      	cmp	r3, #31
 8005450:	d906      	bls.n	8005460 <rxSessionSynchronize+0x4c>
 8005452:	4b56      	ldr	r3, [pc, #344]	@ (80055ac <rxSessionSynchronize+0x198>)
 8005454:	4a52      	ldr	r2, [pc, #328]	@ (80055a0 <rxSessionSynchronize+0x18c>)
 8005456:	f240 3142 	movw	r1, #834	@ 0x342
 800545a:	4852      	ldr	r0, [pc, #328]	@ (80055a4 <rxSessionSynchronize+0x190>)
 800545c:	f000 fd50 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	7b9b      	ldrb	r3, [r3, #14]
 8005464:	2b1f      	cmp	r3, #31
 8005466:	d906      	bls.n	8005476 <rxSessionSynchronize+0x62>
 8005468:	4b51      	ldr	r3, [pc, #324]	@ (80055b0 <rxSessionSynchronize+0x19c>)
 800546a:	4a4d      	ldr	r2, [pc, #308]	@ (80055a0 <rxSessionSynchronize+0x18c>)
 800546c:	f240 3143 	movw	r1, #835	@ 0x343
 8005470:	484c      	ldr	r0, [pc, #304]	@ (80055a4 <rxSessionSynchronize+0x190>)
 8005472:	f000 fd45 	bl	8005f00 <__assert_func>

    const bool same_transport = rxs->redundant_iface_index == redundant_iface_index;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	7ddb      	ldrb	r3, [r3, #23]
 800547a:	79fa      	ldrb	r2, [r7, #7]
 800547c:	429a      	cmp	r2, r3
 800547e:	bf0c      	ite	eq
 8005480:	2301      	moveq	r3, #1
 8005482:	2300      	movne	r3, #0
 8005484:	75fb      	strb	r3, [r7, #23]
    // Examples: rxComputeTransferIDDifference(2, 3)==31
    //           rxComputeTransferIDDifference(2, 2)==0
    //           rxComputeTransferIDDifference(2, 1)==1
    const bool tid_match = rxs->transfer_id == frame->transfer_id;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	7d9a      	ldrb	r2, [r3, #22]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	7b9b      	ldrb	r3, [r3, #14]
 800548e:	429a      	cmp	r2, r3
 8005490:	bf0c      	ite	eq
 8005492:	2301      	moveq	r3, #1
 8005494:	2300      	movne	r3, #0
 8005496:	75bb      	strb	r3, [r7, #22]
    const bool tid_new   = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	7d9a      	ldrb	r2, [r3, #22]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	7b9b      	ldrb	r3, [r3, #14]
 80054a0:	4619      	mov	r1, r3
 80054a2:	4610      	mov	r0, r2
 80054a4:	f7ff fd1c 	bl	8004ee0 <rxComputeTransferIDDifference>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	bf8c      	ite	hi
 80054ae:	2301      	movhi	r3, #1
 80054b0:	2300      	movls	r3, #0
 80054b2:	757b      	strb	r3, [r7, #21]
    // The transfer ID timeout is measured relative to the timestamp of the last start-of-transfer frame.
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	68f9      	ldr	r1, [r7, #12]
 80054bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054c0:	4290      	cmp	r0, r2
 80054c2:	eb71 0303 	sbcs.w	r3, r1, r3
 80054c6:	d20f      	bcs.n	80054e8 <rxSessionSynchronize+0xd4>
                             ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d4:	1a84      	subs	r4, r0, r2
 80054d6:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 80054da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054de:	42a2      	cmp	r2, r4
 80054e0:	41ab      	sbcs	r3, r5
 80054e2:	d201      	bcs.n	80054e8 <rxSessionSynchronize+0xd4>
 80054e4:	2301      	movs	r3, #1
 80054e6:	e000      	b.n	80054ea <rxSessionSynchronize+0xd6>
 80054e8:	2300      	movs	r3, #0
 80054ea:	753b      	strb	r3, [r7, #20]
 80054ec:	7d3b      	ldrb	r3, [r7, #20]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	753b      	strb	r3, [r7, #20]
    // The total payload size is zero when a new transfer reassembling has not been started yet, hence the idle.
    const bool idle = 0U == rxs->total_payload_size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	bf0c      	ite	eq
 80054fc:	2301      	moveq	r3, #1
 80054fe:	2300      	movne	r3, #0
 8005500:	74fb      	strb	r3, [r7, #19]

    const bool restartable = (same_transport && tid_new) ||      //
                             (same_transport && tid_timeout) ||  //
                             (tid_timeout && tid_new) ||         //
 8005502:	7dfb      	ldrb	r3, [r7, #23]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <rxSessionSynchronize+0xfa>
    const bool restartable = (same_transport && tid_new) ||      //
 8005508:	7d7b      	ldrb	r3, [r7, #21]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d114      	bne.n	8005538 <rxSessionSynchronize+0x124>
 800550e:	7dfb      	ldrb	r3, [r7, #23]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <rxSessionSynchronize+0x106>
                             (same_transport && tid_timeout) ||  //
 8005514:	7d3b      	ldrb	r3, [r7, #20]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10e      	bne.n	8005538 <rxSessionSynchronize+0x124>
 800551a:	7d3b      	ldrb	r3, [r7, #20]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d002      	beq.n	8005526 <rxSessionSynchronize+0x112>
                             (tid_timeout && tid_new) ||         //
 8005520:	7d7b      	ldrb	r3, [r7, #21]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d108      	bne.n	8005538 <rxSessionSynchronize+0x124>
 8005526:	7d3b      	ldrb	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_match && idle);
 800552c:	7dbb      	ldrb	r3, [r7, #22]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d004      	beq.n	800553c <rxSessionSynchronize+0x128>
 8005532:	7cfb      	ldrb	r3, [r7, #19]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_new) ||         //
 8005538:	2301      	movs	r3, #1
 800553a:	e000      	b.n	800553e <rxSessionSynchronize+0x12a>
 800553c:	2300      	movs	r3, #0
    const bool restartable = (same_transport && tid_new) ||      //
 800553e:	74bb      	strb	r3, [r7, #18]
 8005540:	7cbb      	ldrb	r3, [r7, #18]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	74bb      	strb	r3, [r7, #18]
    // Restarting the transfer reassembly only makes sense if the new frame is a start of transfer.
    // Otherwise, the new transfer would be impossible to reassemble anyway since the first frame is lost.
    if (frame->start_of_transfer && restartable)
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	7bdb      	ldrb	r3, [r3, #15]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d021      	beq.n	8005594 <rxSessionSynchronize+0x180>
 8005550:	7cbb      	ldrb	r3, [r7, #18]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01e      	beq.n	8005594 <rxSessionSynchronize+0x180>
    {
        CANARD_ASSERT(frame->start_of_transfer);
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	7bdb      	ldrb	r3, [r3, #15]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d106      	bne.n	800556c <rxSessionSynchronize+0x158>
 800555e:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <rxSessionSynchronize+0x1a0>)
 8005560:	4a0f      	ldr	r2, [pc, #60]	@ (80055a0 <rxSessionSynchronize+0x18c>)
 8005562:	f240 3159 	movw	r1, #857	@ 0x359
 8005566:	480f      	ldr	r0, [pc, #60]	@ (80055a4 <rxSessionSynchronize+0x190>)
 8005568:	f000 fcca 	bl	8005f00 <__assert_func>
        rxs->total_payload_size    = 0U;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	609a      	str	r2, [r3, #8]
        rxs->payload_size          = 0U;  // The buffer is not released because we still need it.
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc        = CRC_INITIAL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800557e:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id           = frame->transfer_id;
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	7b9a      	ldrb	r2, [r3, #14]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	759a      	strb	r2, [r3, #22]
        rxs->toggle                = INITIAL_TOGGLE_STATE;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2201      	movs	r2, #1
 800558c:	761a      	strb	r2, [r3, #24]
        rxs->redundant_iface_index = redundant_iface_index;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	79fa      	ldrb	r2, [r7, #7]
 8005592:	75da      	strb	r2, [r3, #23]
    }
}
 8005594:	bf00      	nop
 8005596:	3718      	adds	r7, #24
 8005598:	46bd      	mov	sp, r7
 800559a:	bdb0      	pop	{r4, r5, r7, pc}
 800559c:	08007b0c 	.word	0x08007b0c
 80055a0:	0800834c 	.word	0x0800834c
 80055a4:	08007604 	.word	0x08007604
 80055a8:	08007a44 	.word	0x08007a44
 80055ac:	08007c88 	.word	0x08007c88
 80055b0:	08007be0 	.word	0x08007be0
 80055b4:	08007cb0 	.word	0x08007cb0

080055b8 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_iface_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b088      	sub	sp, #32
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d106      	bne.n	80055da <rxSessionUpdate+0x22>
 80055cc:	4b48      	ldr	r3, [pc, #288]	@ (80056f0 <rxSessionUpdate+0x138>)
 80055ce:	4a49      	ldr	r2, [pc, #292]	@ (80056f4 <rxSessionUpdate+0x13c>)
 80055d0:	f240 3172 	movw	r1, #882	@ 0x372
 80055d4:	4848      	ldr	r0, [pc, #288]	@ (80056f8 <rxSessionUpdate+0x140>)
 80055d6:	f000 fc93 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d106      	bne.n	80055ee <rxSessionUpdate+0x36>
 80055e0:	4b46      	ldr	r3, [pc, #280]	@ (80056fc <rxSessionUpdate+0x144>)
 80055e2:	4a44      	ldr	r2, [pc, #272]	@ (80056f4 <rxSessionUpdate+0x13c>)
 80055e4:	f240 3173 	movw	r1, #883	@ 0x373
 80055e8:	4843      	ldr	r0, [pc, #268]	@ (80056f8 <rxSessionUpdate+0x140>)
 80055ea:	f000 fc89 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d106      	bne.n	8005602 <rxSessionUpdate+0x4a>
 80055f4:	4b42      	ldr	r3, [pc, #264]	@ (8005700 <rxSessionUpdate+0x148>)
 80055f6:	4a3f      	ldr	r2, [pc, #252]	@ (80056f4 <rxSessionUpdate+0x13c>)
 80055f8:	f44f 715d 	mov.w	r1, #884	@ 0x374
 80055fc:	483e      	ldr	r0, [pc, #248]	@ (80056f8 <rxSessionUpdate+0x140>)
 80055fe:	f000 fc7f 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8005602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005604:	2b00      	cmp	r3, #0
 8005606:	d106      	bne.n	8005616 <rxSessionUpdate+0x5e>
 8005608:	4b3e      	ldr	r3, [pc, #248]	@ (8005704 <rxSessionUpdate+0x14c>)
 800560a:	4a3a      	ldr	r2, [pc, #232]	@ (80056f4 <rxSessionUpdate+0x13c>)
 800560c:	f240 3175 	movw	r1, #885	@ 0x375
 8005610:	4839      	ldr	r0, [pc, #228]	@ (80056f8 <rxSessionUpdate+0x140>)
 8005612:	f000 fc75 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	7d9b      	ldrb	r3, [r3, #22]
 800561a:	2b1f      	cmp	r3, #31
 800561c:	d906      	bls.n	800562c <rxSessionUpdate+0x74>
 800561e:	4b3a      	ldr	r3, [pc, #232]	@ (8005708 <rxSessionUpdate+0x150>)
 8005620:	4a34      	ldr	r2, [pc, #208]	@ (80056f4 <rxSessionUpdate+0x13c>)
 8005622:	f240 3176 	movw	r1, #886	@ 0x376
 8005626:	4834      	ldr	r0, [pc, #208]	@ (80056f8 <rxSessionUpdate+0x140>)
 8005628:	f000 fc6a 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	7b9b      	ldrb	r3, [r3, #14]
 8005630:	2b1f      	cmp	r3, #31
 8005632:	d906      	bls.n	8005642 <rxSessionUpdate+0x8a>
 8005634:	4b35      	ldr	r3, [pc, #212]	@ (800570c <rxSessionUpdate+0x154>)
 8005636:	4a2f      	ldr	r2, [pc, #188]	@ (80056f4 <rxSessionUpdate+0x13c>)
 8005638:	f240 3177 	movw	r1, #887	@ 0x377
 800563c:	482e      	ldr	r0, [pc, #184]	@ (80056f8 <rxSessionUpdate+0x140>)
 800563e:	f000 fc5f 	bl	8005f00 <__assert_func>
    rxSessionSynchronize(rxs, frame, redundant_iface_index, transfer_id_timeout_usec);
 8005642:	78f9      	ldrb	r1, [r7, #3]
 8005644:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005648:	e9cd 2300 	strd	r2, r3, [sp]
 800564c:	460a      	mov	r2, r1
 800564e:	6879      	ldr	r1, [r7, #4]
 8005650:	68b8      	ldr	r0, [r7, #8]
 8005652:	f7ff fedf 	bl	8005414 <rxSessionSynchronize>
    int8_t out = 0;
 8005656:	2300      	movs	r3, #0
 8005658:	75fb      	strb	r3, [r7, #23]
    // 3. The CRC of said multi-frame transfer happens to yield the correct residue when applied to the fragment
    //    of the payload contained in the last frame of the transfer (a CRC collision is in effect).
    // 4. The last frame of the multi-frame transfer is erroneously accepted even though it is malformed.
    // The correct_start check eliminates this failure mode by ensuring that the first frame is observed.
    // See https://github.com/OpenCyphal/libcanard/issues/189.
    const bool correct_iface  = (rxs->redundant_iface_index == redundant_iface_index);
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	7ddb      	ldrb	r3, [r3, #23]
 800565e:	78fa      	ldrb	r2, [r7, #3]
 8005660:	429a      	cmp	r2, r3
 8005662:	bf0c      	ite	eq
 8005664:	2301      	moveq	r3, #1
 8005666:	2300      	movne	r3, #0
 8005668:	75bb      	strb	r3, [r7, #22]
    const bool correct_toggle = (frame->toggle == rxs->toggle);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	7c5a      	ldrb	r2, [r3, #17]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	7e1b      	ldrb	r3, [r3, #24]
 8005672:	429a      	cmp	r2, r3
 8005674:	bf0c      	ite	eq
 8005676:	2301      	moveq	r3, #1
 8005678:	2300      	movne	r3, #0
 800567a:	757b      	strb	r3, [r7, #21]
    const bool correct_tid    = (frame->transfer_id == rxs->transfer_id);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	7b9a      	ldrb	r2, [r3, #14]
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	7d9b      	ldrb	r3, [r3, #22]
 8005684:	429a      	cmp	r2, r3
 8005686:	bf0c      	ite	eq
 8005688:	2301      	moveq	r3, #1
 800568a:	2300      	movne	r3, #0
 800568c:	753b      	strb	r3, [r7, #20]
    const bool correct_start  = frame->start_of_transfer  //
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	7bdb      	ldrb	r3, [r3, #15]
                                    ? (0 == rxs->total_payload_size)
                                    : (rxs->total_payload_size > 0);
 8005692:	2b00      	cmp	r3, #0
 8005694:	d007      	beq.n	80056a6 <rxSessionUpdate+0xee>
                                    ? (0 == rxs->total_payload_size)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	689b      	ldr	r3, [r3, #8]
                                    : (rxs->total_payload_size > 0);
 800569a:	2b00      	cmp	r3, #0
 800569c:	bf0c      	ite	eq
 800569e:	2301      	moveq	r3, #1
 80056a0:	2300      	movne	r3, #0
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	e006      	b.n	80056b4 <rxSessionUpdate+0xfc>
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	bf14      	ite	ne
 80056ae:	2301      	movne	r3, #1
 80056b0:	2300      	moveq	r3, #0
 80056b2:	b2db      	uxtb	r3, r3
    const bool correct_start  = frame->start_of_transfer  //
 80056b4:	74fb      	strb	r3, [r7, #19]
    if (correct_iface && correct_toggle && correct_tid && correct_start)
 80056b6:	7dbb      	ldrb	r3, [r7, #22]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d012      	beq.n	80056e2 <rxSessionUpdate+0x12a>
 80056bc:	7d7b      	ldrb	r3, [r7, #21]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00f      	beq.n	80056e2 <rxSessionUpdate+0x12a>
 80056c2:	7d3b      	ldrb	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00c      	beq.n	80056e2 <rxSessionUpdate+0x12a>
 80056c8:	7cfb      	ldrb	r3, [r7, #19]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d009      	beq.n	80056e2 <rxSessionUpdate+0x12a>
    {
        out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 80056ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	68b9      	ldr	r1, [r7, #8]
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f7ff fd75 	bl	80051c8 <rxSessionAcceptFrame>
 80056de:	4603      	mov	r3, r0
 80056e0:	75fb      	strb	r3, [r7, #23]
    }
    return out;
 80056e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3718      	adds	r7, #24
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	080077b0 	.word	0x080077b0
 80056f4:	0800833c 	.word	0x0800833c
 80056f8:	08007604 	.word	0x08007604
 80056fc:	08007b0c 	.word	0x08007b0c
 8005700:	08007a44 	.word	0x08007a44
 8005704:	08007ac0 	.word	0x08007ac0
 8005708:	08007c88 	.word	0x08007c88
 800570c:	08007be0 	.word	0x08007be0

08005710 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_iface_index,
                                    CanardRxTransfer* const     out_transfer)
{
 8005710:	b5b0      	push	{r4, r5, r7, lr}
 8005712:	b08c      	sub	sp, #48	@ 0x30
 8005714:	af04      	add	r7, sp, #16
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
 800571c:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d106      	bne.n	8005732 <rxAcceptFrame+0x22>
 8005724:	4b85      	ldr	r3, [pc, #532]	@ (800593c <rxAcceptFrame+0x22c>)
 8005726:	4a86      	ldr	r2, [pc, #536]	@ (8005940 <rxAcceptFrame+0x230>)
 8005728:	f240 3196 	movw	r1, #918	@ 0x396
 800572c:	4885      	ldr	r0, [pc, #532]	@ (8005944 <rxAcceptFrame+0x234>)
 800572e:	f000 fbe7 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d106      	bne.n	8005746 <rxAcceptFrame+0x36>
 8005738:	4b83      	ldr	r3, [pc, #524]	@ (8005948 <rxAcceptFrame+0x238>)
 800573a:	4a81      	ldr	r2, [pc, #516]	@ (8005940 <rxAcceptFrame+0x230>)
 800573c:	f240 3197 	movw	r1, #919	@ 0x397
 8005740:	4880      	ldr	r0, [pc, #512]	@ (8005944 <rxAcceptFrame+0x234>)
 8005742:	f000 fbdd 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	8b9a      	ldrh	r2, [r3, #28]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	895b      	ldrh	r3, [r3, #10]
 800574e:	429a      	cmp	r2, r3
 8005750:	d006      	beq.n	8005760 <rxAcceptFrame+0x50>
 8005752:	4b7e      	ldr	r3, [pc, #504]	@ (800594c <rxAcceptFrame+0x23c>)
 8005754:	4a7a      	ldr	r2, [pc, #488]	@ (8005940 <rxAcceptFrame+0x230>)
 8005756:	f44f 7166 	mov.w	r1, #920	@ 0x398
 800575a:	487a      	ldr	r0, [pc, #488]	@ (8005944 <rxAcceptFrame+0x234>)
 800575c:	f000 fbd0 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d106      	bne.n	8005774 <rxAcceptFrame+0x64>
 8005766:	4b7a      	ldr	r3, [pc, #488]	@ (8005950 <rxAcceptFrame+0x240>)
 8005768:	4a75      	ldr	r2, [pc, #468]	@ (8005940 <rxAcceptFrame+0x230>)
 800576a:	f240 3199 	movw	r1, #921	@ 0x399
 800576e:	4875      	ldr	r0, [pc, #468]	@ (8005944 <rxAcceptFrame+0x234>)
 8005770:	f000 fbc6 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d106      	bne.n	800578a <rxAcceptFrame+0x7a>
 800577c:	4b75      	ldr	r3, [pc, #468]	@ (8005954 <rxAcceptFrame+0x244>)
 800577e:	4a70      	ldr	r2, [pc, #448]	@ (8005940 <rxAcceptFrame+0x230>)
 8005780:	f240 319a 	movw	r1, #922	@ 0x39a
 8005784:	486f      	ldr	r0, [pc, #444]	@ (8005944 <rxAcceptFrame+0x234>)
 8005786:	f000 fbbb 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	7b9b      	ldrb	r3, [r3, #14]
 800578e:	2b1f      	cmp	r3, #31
 8005790:	d906      	bls.n	80057a0 <rxAcceptFrame+0x90>
 8005792:	4b71      	ldr	r3, [pc, #452]	@ (8005958 <rxAcceptFrame+0x248>)
 8005794:	4a6a      	ldr	r2, [pc, #424]	@ (8005940 <rxAcceptFrame+0x230>)
 8005796:	f240 319b 	movw	r1, #923	@ 0x39b
 800579a:	486a      	ldr	r0, [pc, #424]	@ (8005944 <rxAcceptFrame+0x234>)
 800579c:	f000 fbb0 	bl	8005f00 <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	7b5b      	ldrb	r3, [r3, #13]
 80057a4:	2bff      	cmp	r3, #255	@ 0xff
 80057a6:	d00c      	beq.n	80057c2 <rxAcceptFrame+0xb2>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	791a      	ldrb	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	7b5b      	ldrb	r3, [r3, #13]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d006      	beq.n	80057c2 <rxAcceptFrame+0xb2>
 80057b4:	4b69      	ldr	r3, [pc, #420]	@ (800595c <rxAcceptFrame+0x24c>)
 80057b6:	4a62      	ldr	r2, [pc, #392]	@ (8005940 <rxAcceptFrame+0x230>)
 80057b8:	f44f 7167 	mov.w	r1, #924	@ 0x39c
 80057bc:	4861      	ldr	r0, [pc, #388]	@ (8005944 <rxAcceptFrame+0x234>)
 80057be:	f000 fb9f 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d106      	bne.n	80057d6 <rxAcceptFrame+0xc6>
 80057c8:	4b65      	ldr	r3, [pc, #404]	@ (8005960 <rxAcceptFrame+0x250>)
 80057ca:	4a5d      	ldr	r2, [pc, #372]	@ (8005940 <rxAcceptFrame+0x230>)
 80057cc:	f240 319d 	movw	r1, #925	@ 0x39d
 80057d0:	485c      	ldr	r0, [pc, #368]	@ (8005944 <rxAcceptFrame+0x234>)
 80057d2:	f000 fb95 	bl	8005f00 <__assert_func>

    int8_t out = 0;
 80057d6:	2300      	movs	r3, #0
 80057d8:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	7b1b      	ldrb	r3, [r3, #12]
 80057de:	b25b      	sxtb	r3, r3
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	db6c      	blt.n	80058be <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	7b1b      	ldrb	r3, [r3, #12]
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	3308      	adds	r3, #8
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	4413      	add	r3, r2
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d134      	bne.n	8005860 <rxAcceptFrame+0x150>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	7bdb      	ldrb	r3, [r3, #15]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d030      	beq.n	8005860 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	2120      	movs	r1, #32
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	4798      	blx	r3
 8005808:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	7b1b      	ldrb	r3, [r3, #12]
 800580e:	68ba      	ldr	r2, [r7, #8]
 8005810:	3308      	adds	r3, #8
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01d      	beq.n	800585c <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec = frame->timestamp_usec;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	6939      	ldr	r1, [r7, #16]
 8005828:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size      = 0U;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	2200      	movs	r2, #0
 8005830:	609a      	str	r2, [r3, #8]
                rxs->payload_size            = 0U;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2200      	movs	r2, #0
 8005836:	60da      	str	r2, [r3, #12]
                rxs->payload                 = NULL;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	2200      	movs	r2, #0
 800583c:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc          = CRC_INITIAL;
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005844:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id             = frame->transfer_id;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	7b9a      	ldrb	r2, [r3, #14]
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	759a      	strb	r2, [r3, #22]
                rxs->redundant_iface_index   = redundant_iface_index;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	78fa      	ldrb	r2, [r7, #3]
 8005852:	75da      	strb	r2, [r3, #23]
                rxs->toggle                  = INITIAL_TOGGLE_STATE;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	2201      	movs	r2, #1
 8005858:	761a      	strb	r2, [r3, #24]
 800585a:	e001      	b.n	8005860 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 800585c:	23fd      	movs	r3, #253	@ 0xfd
 800585e:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	7b1b      	ldrb	r3, [r3, #12]
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	3308      	adds	r3, #8
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	4413      	add	r3, r2
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d05e      	beq.n	8005930 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 8005872:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d006      	beq.n	8005888 <rxAcceptFrame+0x178>
 800587a:	4b3a      	ldr	r3, [pc, #232]	@ (8005964 <rxAcceptFrame+0x254>)
 800587c:	4a30      	ldr	r2, [pc, #192]	@ (8005940 <rxAcceptFrame+0x230>)
 800587e:	f44f 716f 	mov.w	r1, #956	@ 0x3bc
 8005882:	4830      	ldr	r0, [pc, #192]	@ (8005944 <rxAcceptFrame+0x234>)
 8005884:	f000 fb3c 	bl	8005f00 <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	7b1b      	ldrb	r3, [r3, #12]
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	3308      	adds	r3, #8
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	4413      	add	r3, r2
 8005894:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800589c:	68b9      	ldr	r1, [r7, #8]
 800589e:	6989      	ldr	r1, [r1, #24]
 80058a0:	78fd      	ldrb	r5, [r7, #3]
 80058a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058a4:	9003      	str	r0, [sp, #12]
 80058a6:	9102      	str	r1, [sp, #8]
 80058a8:	e9cd 2300 	strd	r2, r3, [sp]
 80058ac:	462b      	mov	r3, r5
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	4621      	mov	r1, r4
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f7ff fe80 	bl	80055b8 <rxSessionUpdate>
 80058b8:	4603      	mov	r3, r0
 80058ba:	77fb      	strb	r3, [r7, #31]
 80058bc:	e038      	b.n	8005930 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	7b1b      	ldrb	r3, [r3, #12]
 80058c2:	2bff      	cmp	r3, #255	@ 0xff
 80058c4:	d006      	beq.n	80058d4 <rxAcceptFrame+0x1c4>
 80058c6:	4b28      	ldr	r3, [pc, #160]	@ (8005968 <rxAcceptFrame+0x258>)
 80058c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005940 <rxAcceptFrame+0x230>)
 80058ca:	f44f 7172 	mov.w	r1, #968	@ 0x3c8
 80058ce:	481d      	ldr	r0, [pc, #116]	@ (8005944 <rxAcceptFrame+0x234>)
 80058d0:	f000 fb16 	bl	8005f00 <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	695a      	ldr	r2, [r3, #20]
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 80058dc:	4293      	cmp	r3, r2
 80058de:	bf28      	it	cs
 80058e0:	4613      	movcs	r3, r2
 80058e2:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	69b9      	ldr	r1, [r7, #24]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	4798      	blx	r3
 80058ee:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d01a      	beq.n	800592c <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	4619      	mov	r1, r3
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7ff faaa 	bl	8004e54 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005908:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 800590c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 8005912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	4619      	mov	r1, r3
 8005920:	6978      	ldr	r0, [r7, #20]
 8005922:	f000 fd86 	bl	8006432 <memcpy>
            out = 1;
 8005926:	2301      	movs	r3, #1
 8005928:	77fb      	strb	r3, [r7, #31]
 800592a:	e001      	b.n	8005930 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 800592c:	23fd      	movs	r3, #253	@ 0xfd
 800592e:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8005930:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3720      	adds	r7, #32
 8005938:	46bd      	mov	sp, r7
 800593a:	bdb0      	pop	{r4, r5, r7, pc}
 800593c:	080077b0 	.word	0x080077b0
 8005940:	0800832c 	.word	0x0800832c
 8005944:	08007604 	.word	0x08007604
 8005948:	08007ccc 	.word	0x08007ccc
 800594c:	08007ce8 	.word	0x08007ce8
 8005950:	08007a44 	.word	0x08007a44
 8005954:	08007aa0 	.word	0x08007aa0
 8005958:	08007be0 	.word	0x08007be0
 800595c:	08007d10 	.word	0x08007d10
 8005960:	08007ac0 	.word	0x08007ac0
 8005964:	08007d68 	.word	0x08007d68
 8005968:	08007d74 	.word	0x08007d74

0800596c <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	881b      	ldrh	r3, [r3, #0]
 800597a:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) (const void*) node)->port_id;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	8b9b      	ldrh	r3, [r3, #28]
 8005980:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 8005982:	89fa      	ldrh	r2, [r7, #14]
 8005984:	89bb      	ldrh	r3, [r7, #12]
 8005986:	429a      	cmp	r2, r3
 8005988:	d00a      	beq.n	80059a0 <rxSubscriptionPredicateOnPortID+0x34>
 800598a:	89fa      	ldrh	r2, [r7, #14]
 800598c:	89bb      	ldrh	r3, [r7, #12]
 800598e:	429a      	cmp	r2, r3
 8005990:	bf8c      	ite	hi
 8005992:	2301      	movhi	r3, #1
 8005994:	2300      	movls	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	461a      	mov	r2, r3
 800599a:	4b05      	ldr	r3, [pc, #20]	@ (80059b0 <rxSubscriptionPredicateOnPortID+0x44>)
 800599c:	569b      	ldrsb	r3, [r3, r2]
 800599e:	e000      	b.n	80059a2 <rxSubscriptionPredicateOnPortID+0x36>
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	08008318 	.word	0x08008318

080059b4 <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	331c      	adds	r3, #28
 80059c2:	6839      	ldr	r1, [r7, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7ff ffd1 	bl	800596c <rxSubscriptionPredicateOnPortID>
 80059ca:	4603      	mov	r3, r0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 80059d4:	b5b0      	push	{r4, r5, r7, lr}
 80059d6:	b08c      	sub	sp, #48	@ 0x30
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <canardInit+0x20>
 80059e6:	4b16      	ldr	r3, [pc, #88]	@ (8005a40 <canardInit+0x6c>)
 80059e8:	4a16      	ldr	r2, [pc, #88]	@ (8005a44 <canardInit+0x70>)
 80059ea:	f240 4104 	movw	r1, #1028	@ 0x404
 80059ee:	4816      	ldr	r0, [pc, #88]	@ (8005a48 <canardInit+0x74>)
 80059f0:	f000 fa86 	bl	8005f00 <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d106      	bne.n	8005a08 <canardInit+0x34>
 80059fa:	4b14      	ldr	r3, [pc, #80]	@ (8005a4c <canardInit+0x78>)
 80059fc:	4a11      	ldr	r2, [pc, #68]	@ (8005a44 <canardInit+0x70>)
 80059fe:	f240 4105 	movw	r1, #1029	@ 0x405
 8005a02:	4811      	ldr	r0, [pc, #68]	@ (8005a48 <canardInit+0x74>)
 8005a04:	f000 fa7c 	bl	8005f00 <__assert_func>
    const CanardInstance out = {
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]
 8005a0c:	23ff      	movs	r3, #255	@ 0xff
 8005a0e:	763b      	strb	r3, [r7, #24]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	61fb      	str	r3, [r7, #28]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	623b      	str	r3, [r7, #32]
 8005a18:	2300      	movs	r3, #0
 8005a1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a20:	2300      	movs	r3, #0
 8005a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	461d      	mov	r5, r3
 8005a28:	f107 0414 	add.w	r4, r7, #20
 8005a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a30:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005a34:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	3730      	adds	r7, #48	@ 0x30
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8005a40:	08007d94 	.word	0x08007d94
 8005a44:	080081a0 	.word	0x080081a0
 8005a48:	08007604 	.word	0x08007604
 8005a4c:	08007db4 	.word	0x08007db4

08005a50 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 8005a50:	b4b0      	push	{r4, r5, r7}
 8005a52:	b08b      	sub	sp, #44	@ 0x2c
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	617b      	str	r3, [r7, #20]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	2300      	movs	r3, #0
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	2300      	movs	r3, #0
 8005a6a:	623b      	str	r3, [r7, #32]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	627b      	str	r3, [r7, #36]	@ 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	461d      	mov	r5, r3
 8005a74:	f107 0414 	add.w	r4, r7, #20
 8005a78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	602b      	str	r3, [r5, #0]
}
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	372c      	adds	r7, #44	@ 0x2c
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bcb0      	pop	{r4, r5, r7}
 8005a88:	4770      	bx	lr
	...

08005a8c <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08e      	sub	sp, #56	@ 0x38
 8005a90:	af06      	add	r7, sp, #24
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8005a9a:	f06f 0301 	mvn.w	r3, #1
 8005a9e:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d062      	beq.n	8005b6c <canardTxPush+0xe0>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d05f      	beq.n	8005b6c <canardTxPush+0xe0>
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d05c      	beq.n	8005b6c <canardTxPush+0xe0>
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d102      	bne.n	8005abe <canardTxPush+0x32>
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d156      	bne.n	8005b6c <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fe fb7a 	bl	80041bc <adjustPresentationLayerMTU>
 8005ac8:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	791a      	ldrb	r2, [r3, #4]
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ad8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ada:	f7fe fb9f 	bl	800421c <txMakeCANID>
 8005ade:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	db40      	blt.n	8005b68 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 8005ae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d81c      	bhi.n	8005b28 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 8005aee:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 8005af0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af2:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 8005af4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005af6:	9103      	str	r1, [sp, #12]
 8005af8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005afa:	9102      	str	r1, [sp, #8]
 8005afc:	9201      	str	r2, [sp, #4]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f7fe fd52 	bl	80045b0 <txPushSingleFrame>
 8005b0c:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	db2b      	blt.n	8005b6c <canardTxPush+0xe0>
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d028      	beq.n	8005b6c <canardTxPush+0xe0>
 8005b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8005b8c <canardTxPush+0x100>)
 8005b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8005b90 <canardTxPush+0x104>)
 8005b1e:	f240 4133 	movw	r1, #1075	@ 0x433
 8005b22:	481c      	ldr	r0, [pc, #112]	@ (8005b94 <canardTxPush+0x108>)
 8005b24:	f000 f9ec 	bl	8005f00 <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 8005b28:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 8005b2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b2c:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 8005b2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b30:	9105      	str	r1, [sp, #20]
 8005b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b34:	9104      	str	r1, [sp, #16]
 8005b36:	9203      	str	r2, [sp, #12]
 8005b38:	9302      	str	r3, [sp, #8]
 8005b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b3e:	e9cd 2300 	strd	r2, r3, [sp]
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f7fe ff4c 	bl	80049e4 <txPushMultiFrame>
 8005b4c:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	db0b      	blt.n	8005b6c <canardTxPush+0xe0>
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	dc08      	bgt.n	8005b6c <canardTxPush+0xe0>
 8005b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005b98 <canardTxPush+0x10c>)
 8005b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8005b90 <canardTxPush+0x104>)
 8005b5e:	f240 413f 	movw	r1, #1087	@ 0x43f
 8005b62:	480c      	ldr	r0, [pc, #48]	@ (8005b94 <canardTxPush+0x108>)
 8005b64:	f000 f9cc 	bl	8005f00 <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d106      	bne.n	8005b80 <canardTxPush+0xf4>
 8005b72:	4b0a      	ldr	r3, [pc, #40]	@ (8005b9c <canardTxPush+0x110>)
 8005b74:	4a06      	ldr	r2, [pc, #24]	@ (8005b90 <canardTxPush+0x104>)
 8005b76:	f240 4147 	movw	r1, #1095	@ 0x447
 8005b7a:	4806      	ldr	r0, [pc, #24]	@ (8005b94 <canardTxPush+0x108>)
 8005b7c:	f000 f9c0 	bl	8005f00 <__assert_func>
    return out;
 8005b80:	69fb      	ldr	r3, [r7, #28]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3720      	adds	r7, #32
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	080078e8 	.word	0x080078e8
 8005b90:	080081ac 	.word	0x080081ac
 8005b94:	08007604 	.word	0x08007604
 8005b98:	08007a2c 	.word	0x08007a2c
 8005b9c:	08007dd0 	.word	0x08007dd0

08005ba0 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d006      	beq.n	8005bc0 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) (void*) cavlFindExtremum(que->root, false);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7fd fe95 	bl	80038e8 <cavlFindExtremum>
 8005bbe:	60f8      	str	r0, [r7, #12]
    }
    return out;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d010      	beq.n	8005c00 <canardTxPop+0x36>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00d      	beq.n	8005c00 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	330c      	adds	r3, #12
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	4611      	mov	r1, r2
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7fe f8cf 	bl	8003d94 <cavlRemove>
        que->size--;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	1e5a      	subs	r2, r3, #1
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	609a      	str	r2, [r3, #8]
    }
    return out;
 8005c00:	68fb      	ldr	r3, [r7, #12]
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
	...

08005c0c <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_iface_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b090      	sub	sp, #64	@ 0x40
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8005c18:	23fe      	movs	r3, #254	@ 0xfe
 8005c1a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d068      	beq.n	8005cf6 <canardRxAccept+0xea>
 8005c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d065      	beq.n	8005cf6 <canardRxAccept+0xea>
 8005c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d062      	beq.n	8005cf6 <canardRxAccept+0xea>
 8005c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c38:	d25d      	bcs.n	8005cf6 <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 8005c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3c:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d103      	bne.n	8005c4a <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 8005c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d155      	bne.n	8005cf6 <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 8005c4a:	f107 0310 	add.w	r3, r7, #16
 8005c4e:	2220      	movs	r2, #32
 8005c50:	2100      	movs	r1, #0
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 fb61 	bl	800631a <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 8005c58:	f107 0310 	add.w	r3, r7, #16
 8005c5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c62:	f7fe ffb3 	bl	8004bcc <rxTryParseFrame>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d041      	beq.n	8005cf0 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 8005c6c:	7f7b      	ldrb	r3, [r7, #29]
 8005c6e:	2bff      	cmp	r3, #255	@ 0xff
 8005c70:	d004      	beq.n	8005c7c <canardRxAccept+0x70>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	791a      	ldrb	r2, [r3, #4]
 8005c76:	7f7b      	ldrb	r3, [r7, #29]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d135      	bne.n	8005ce8 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) (void*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 8005c7c:	7e7b      	ldrb	r3, [r7, #25]
 8005c7e:	3304      	adds	r3, #4
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	18d0      	adds	r0, r2, r3
 8005c86:	f107 0310 	add.w	r3, r7, #16
 8005c8a:	f103 010a 	add.w	r1, r3, #10
 8005c8e:	2300      	movs	r3, #0
 8005c90:	4a21      	ldr	r2, [pc, #132]	@ (8005d18 <canardRxAccept+0x10c>)
 8005c92:	f7fe f801 	bl	8003c98 <cavlSearch>
 8005c96:	6338      	str	r0, [r7, #48]	@ 0x30
                                                               &model.port_id,
                                                               &rxSubscriptionPredicateOnPortID,
                                                               NULL);
                if (out_subscription != NULL)
 8005c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d002      	beq.n	8005ca4 <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 8005c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca2:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 8005ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d01a      	beq.n	8005ce0 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	8b9a      	ldrh	r2, [r3, #28]
 8005cae:	8b7b      	ldrh	r3, [r7, #26]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d006      	beq.n	8005cc2 <canardRxAccept+0xb6>
 8005cb4:	4b19      	ldr	r3, [pc, #100]	@ (8005d1c <canardRxAccept+0x110>)
 8005cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8005d20 <canardRxAccept+0x114>)
 8005cb8:	f44f 6191 	mov.w	r1, #1160	@ 0x488
 8005cbc:	4819      	ldr	r0, [pc, #100]	@ (8005d24 <canardRxAccept+0x118>)
 8005cbe:	f000 f91f 	bl	8005f00 <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_iface_index, out_transfer);
 8005cc2:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 8005cc6:	f107 0210 	add.w	r2, r7, #16
 8005cca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f7ff fd1c 	bl	8005710 <rxAcceptFrame>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 8005cde:	e00a      	b.n	8005cf6 <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 8005ce6:	e006      	b.n	8005cf6 <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005cee:	e002      	b.n	8005cf6 <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-Cyphal/CAN input frame.
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 8005cf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	dd06      	ble.n	8005d0c <canardRxAccept+0x100>
 8005cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8005d28 <canardRxAccept+0x11c>)
 8005d00:	4a07      	ldr	r2, [pc, #28]	@ (8005d20 <canardRxAccept+0x114>)
 8005d02:	f240 419a 	movw	r1, #1178	@ 0x49a
 8005d06:	4807      	ldr	r0, [pc, #28]	@ (8005d24 <canardRxAccept+0x118>)
 8005d08:	f000 f8fa 	bl	8005f00 <__assert_func>
    return out;
 8005d0c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3738      	adds	r7, #56	@ 0x38
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	0800596d 	.word	0x0800596d
 8005d1c:	08007ddc 	.word	0x08007ddc
 8005d20:	08008308 	.word	0x08008308
 8005d24:	08007604 	.word	0x08007604
 8005d28:	08007dfc 	.word	0x08007dfc

08005d2c <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b088      	sub	sp, #32
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	607b      	str	r3, [r7, #4]
 8005d36:	460b      	mov	r3, r1
 8005d38:	72fb      	strb	r3, [r7, #11]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 8005d3e:	23fe      	movs	r3, #254	@ 0xfe
 8005d40:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 8005d42:	7afb      	ldrb	r3, [r7, #11]
 8005d44:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d04a      	beq.n	8005de2 <canardRxSubscribe+0xb6>
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d047      	beq.n	8005de2 <canardRxSubscribe+0xb6>
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d844      	bhi.n	8005de2 <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 8005d58:	893a      	ldrh	r2, [r7, #8]
 8005d5a:	7afb      	ldrb	r3, [r7, #11]
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 f850 	bl	8005e04 <canardRxUnsubscribe>
 8005d64:	4603      	mov	r3, r0
 8005d66:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 8005d68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	db38      	blt.n	8005de2 <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 8005d70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d76:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	893a      	ldrh	r2, [r7, #8]
 8005d84:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005d86:	2300      	movs	r3, #0
 8005d88:	61bb      	str	r3, [r7, #24]
 8005d8a:	e009      	b.n	8005da0 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 8005d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	3308      	adds	r3, #8
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4413      	add	r3, r2
 8005d96:	2200      	movs	r2, #0
 8005d98:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	61bb      	str	r3, [r7, #24]
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005da4:	d9f2      	bls.n	8005d8c <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	3304      	adds	r3, #4
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	18d0      	adds	r0, r2, r3
 8005db0:	4b0f      	ldr	r3, [pc, #60]	@ (8005df0 <canardRxSubscribe+0xc4>)
 8005db2:	4a10      	ldr	r2, [pc, #64]	@ (8005df4 <canardRxSubscribe+0xc8>)
 8005db4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005db6:	f7fd ff6f 	bl	8003c98 <cavlSearch>
 8005dba:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d006      	beq.n	8005dd2 <canardRxSubscribe+0xa6>
 8005dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8005df8 <canardRxSubscribe+0xcc>)
 8005dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8005dfc <canardRxSubscribe+0xd0>)
 8005dc8:	f240 41be 	movw	r1, #1214	@ 0x4be
 8005dcc:	480c      	ldr	r0, [pc, #48]	@ (8005e00 <canardRxSubscribe+0xd4>)
 8005dce:	f000 f897 	bl	8005f00 <__assert_func>
            out = (out > 0) ? 0 : 1;
 8005dd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bfd4      	ite	le
 8005dda:	2301      	movle	r3, #1
 8005ddc:	2300      	movgt	r3, #0
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8005de2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3720      	adds	r7, #32
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	08003ff9 	.word	0x08003ff9
 8005df4:	080059b5 	.word	0x080059b5
 8005df8:	08007e08 	.word	0x08007e08
 8005dfc:	080083e8 	.word	0x080083e8
 8005e00:	08007604 	.word	0x08007604

08005e04 <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b088      	sub	sp, #32
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	70fb      	strb	r3, [r7, #3]
 8005e10:	4613      	mov	r3, r2
 8005e12:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 8005e14:	23fe      	movs	r3, #254	@ 0xfe
 8005e16:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 8005e18:	78fb      	ldrb	r3, [r7, #3]
 8005e1a:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d05f      	beq.n	8005ee2 <canardRxUnsubscribe+0xde>
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d85c      	bhi.n	8005ee2 <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 8005e28:	883b      	ldrh	r3, [r7, #0]
 8005e2a:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*) (void*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	18d0      	adds	r0, r2, r3
 8005e36:	f107 010e 	add.w	r1, r7, #14
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ef0 <canardRxUnsubscribe+0xec>)
 8005e3e:	f7fd ff2b 	bl	8003c98 <cavlSearch>
 8005e42:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d049      	beq.n	8005ede <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	3304      	adds	r3, #4
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	4413      	add	r3, r2
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	4611      	mov	r1, r2
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7fd ff9b 	bl	8003d94 <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	8b9b      	ldrh	r3, [r3, #28]
 8005e62:	883a      	ldrh	r2, [r7, #0]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d006      	beq.n	8005e76 <canardRxUnsubscribe+0x72>
 8005e68:	4b22      	ldr	r3, [pc, #136]	@ (8005ef4 <canardRxUnsubscribe+0xf0>)
 8005e6a:	4a23      	ldr	r2, [pc, #140]	@ (8005ef8 <canardRxUnsubscribe+0xf4>)
 8005e6c:	f240 41d3 	movw	r1, #1235	@ 0x4d3
 8005e70:	4822      	ldr	r0, [pc, #136]	@ (8005efc <canardRxUnsubscribe+0xf8>)
 8005e72:	f000 f845 	bl	8005f00 <__assert_func>
            out = 1;
 8005e76:	2301      	movs	r3, #1
 8005e78:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	61bb      	str	r3, [r7, #24]
 8005e7e:	e02a      	b.n	8005ed6 <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	6939      	ldr	r1, [r7, #16]
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	3308      	adds	r3, #8
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d007      	beq.n	8005ea4 <canardRxUnsubscribe+0xa0>
 8005e94:	6939      	ldr	r1, [r7, #16]
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	3308      	adds	r3, #8
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	440b      	add	r3, r1
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	e000      	b.n	8005ea6 <canardRxUnsubscribe+0xa2>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68da      	ldr	r2, [r3, #12]
 8005eb0:	6939      	ldr	r1, [r7, #16]
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	3308      	adds	r3, #8
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	4790      	blx	r2
                sub->sessions[i] = NULL;
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	3308      	adds	r3, #8
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	2200      	movs	r2, #0
 8005ece:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	61bb      	str	r3, [r7, #24]
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005eda:	d9d1      	bls.n	8005e80 <canardRxUnsubscribe+0x7c>
 8005edc:	e001      	b.n	8005ee2 <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8005ee2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3720      	adds	r7, #32
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	0800596d 	.word	0x0800596d
 8005ef4:	08007e28 	.word	0x08007e28
 8005ef8:	080083fc 	.word	0x080083fc
 8005efc:	08007604 	.word	0x08007604

08005f00 <__assert_func>:
 8005f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f02:	4614      	mov	r4, r2
 8005f04:	461a      	mov	r2, r3
 8005f06:	4b09      	ldr	r3, [pc, #36]	@ (8005f2c <__assert_func+0x2c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	68d8      	ldr	r0, [r3, #12]
 8005f0e:	b954      	cbnz	r4, 8005f26 <__assert_func+0x26>
 8005f10:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <__assert_func+0x30>)
 8005f12:	461c      	mov	r4, r3
 8005f14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f18:	9100      	str	r1, [sp, #0]
 8005f1a:	462b      	mov	r3, r5
 8005f1c:	4905      	ldr	r1, [pc, #20]	@ (8005f34 <__assert_func+0x34>)
 8005f1e:	f000 f96f 	bl	8006200 <fiprintf>
 8005f22:	f000 fa94 	bl	800644e <abort>
 8005f26:	4b04      	ldr	r3, [pc, #16]	@ (8005f38 <__assert_func+0x38>)
 8005f28:	e7f4      	b.n	8005f14 <__assert_func+0x14>
 8005f2a:	bf00      	nop
 8005f2c:	20000020 	.word	0x20000020
 8005f30:	0800844b 	.word	0x0800844b
 8005f34:	0800841d 	.word	0x0800841d
 8005f38:	08008410 	.word	0x08008410

08005f3c <malloc>:
 8005f3c:	4b02      	ldr	r3, [pc, #8]	@ (8005f48 <malloc+0xc>)
 8005f3e:	4601      	mov	r1, r0
 8005f40:	6818      	ldr	r0, [r3, #0]
 8005f42:	f000 b82d 	b.w	8005fa0 <_malloc_r>
 8005f46:	bf00      	nop
 8005f48:	20000020 	.word	0x20000020

08005f4c <free>:
 8005f4c:	4b02      	ldr	r3, [pc, #8]	@ (8005f58 <free+0xc>)
 8005f4e:	4601      	mov	r1, r0
 8005f50:	6818      	ldr	r0, [r3, #0]
 8005f52:	f000 ba83 	b.w	800645c <_free_r>
 8005f56:	bf00      	nop
 8005f58:	20000020 	.word	0x20000020

08005f5c <sbrk_aligned>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	4e0f      	ldr	r6, [pc, #60]	@ (8005f9c <sbrk_aligned+0x40>)
 8005f60:	460c      	mov	r4, r1
 8005f62:	6831      	ldr	r1, [r6, #0]
 8005f64:	4605      	mov	r5, r0
 8005f66:	b911      	cbnz	r1, 8005f6e <sbrk_aligned+0x12>
 8005f68:	f000 fa14 	bl	8006394 <_sbrk_r>
 8005f6c:	6030      	str	r0, [r6, #0]
 8005f6e:	4621      	mov	r1, r4
 8005f70:	4628      	mov	r0, r5
 8005f72:	f000 fa0f 	bl	8006394 <_sbrk_r>
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d103      	bne.n	8005f82 <sbrk_aligned+0x26>
 8005f7a:	f04f 34ff 	mov.w	r4, #4294967295
 8005f7e:	4620      	mov	r0, r4
 8005f80:	bd70      	pop	{r4, r5, r6, pc}
 8005f82:	1cc4      	adds	r4, r0, #3
 8005f84:	f024 0403 	bic.w	r4, r4, #3
 8005f88:	42a0      	cmp	r0, r4
 8005f8a:	d0f8      	beq.n	8005f7e <sbrk_aligned+0x22>
 8005f8c:	1a21      	subs	r1, r4, r0
 8005f8e:	4628      	mov	r0, r5
 8005f90:	f000 fa00 	bl	8006394 <_sbrk_r>
 8005f94:	3001      	adds	r0, #1
 8005f96:	d1f2      	bne.n	8005f7e <sbrk_aligned+0x22>
 8005f98:	e7ef      	b.n	8005f7a <sbrk_aligned+0x1e>
 8005f9a:	bf00      	nop
 8005f9c:	20000104 	.word	0x20000104

08005fa0 <_malloc_r>:
 8005fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fa4:	1ccd      	adds	r5, r1, #3
 8005fa6:	f025 0503 	bic.w	r5, r5, #3
 8005faa:	3508      	adds	r5, #8
 8005fac:	2d0c      	cmp	r5, #12
 8005fae:	bf38      	it	cc
 8005fb0:	250c      	movcc	r5, #12
 8005fb2:	2d00      	cmp	r5, #0
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	db01      	blt.n	8005fbc <_malloc_r+0x1c>
 8005fb8:	42a9      	cmp	r1, r5
 8005fba:	d904      	bls.n	8005fc6 <_malloc_r+0x26>
 8005fbc:	230c      	movs	r3, #12
 8005fbe:	6033      	str	r3, [r6, #0]
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800609c <_malloc_r+0xfc>
 8005fca:	f000 f869 	bl	80060a0 <__malloc_lock>
 8005fce:	f8d8 3000 	ldr.w	r3, [r8]
 8005fd2:	461c      	mov	r4, r3
 8005fd4:	bb44      	cbnz	r4, 8006028 <_malloc_r+0x88>
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	4630      	mov	r0, r6
 8005fda:	f7ff ffbf 	bl	8005f5c <sbrk_aligned>
 8005fde:	1c43      	adds	r3, r0, #1
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	d158      	bne.n	8006096 <_malloc_r+0xf6>
 8005fe4:	f8d8 4000 	ldr.w	r4, [r8]
 8005fe8:	4627      	mov	r7, r4
 8005fea:	2f00      	cmp	r7, #0
 8005fec:	d143      	bne.n	8006076 <_malloc_r+0xd6>
 8005fee:	2c00      	cmp	r4, #0
 8005ff0:	d04b      	beq.n	800608a <_malloc_r+0xea>
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	4639      	mov	r1, r7
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	eb04 0903 	add.w	r9, r4, r3
 8005ffc:	f000 f9ca 	bl	8006394 <_sbrk_r>
 8006000:	4581      	cmp	r9, r0
 8006002:	d142      	bne.n	800608a <_malloc_r+0xea>
 8006004:	6821      	ldr	r1, [r4, #0]
 8006006:	1a6d      	subs	r5, r5, r1
 8006008:	4629      	mov	r1, r5
 800600a:	4630      	mov	r0, r6
 800600c:	f7ff ffa6 	bl	8005f5c <sbrk_aligned>
 8006010:	3001      	adds	r0, #1
 8006012:	d03a      	beq.n	800608a <_malloc_r+0xea>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	442b      	add	r3, r5
 8006018:	6023      	str	r3, [r4, #0]
 800601a:	f8d8 3000 	ldr.w	r3, [r8]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	bb62      	cbnz	r2, 800607c <_malloc_r+0xdc>
 8006022:	f8c8 7000 	str.w	r7, [r8]
 8006026:	e00f      	b.n	8006048 <_malloc_r+0xa8>
 8006028:	6822      	ldr	r2, [r4, #0]
 800602a:	1b52      	subs	r2, r2, r5
 800602c:	d420      	bmi.n	8006070 <_malloc_r+0xd0>
 800602e:	2a0b      	cmp	r2, #11
 8006030:	d917      	bls.n	8006062 <_malloc_r+0xc2>
 8006032:	1961      	adds	r1, r4, r5
 8006034:	42a3      	cmp	r3, r4
 8006036:	6025      	str	r5, [r4, #0]
 8006038:	bf18      	it	ne
 800603a:	6059      	strne	r1, [r3, #4]
 800603c:	6863      	ldr	r3, [r4, #4]
 800603e:	bf08      	it	eq
 8006040:	f8c8 1000 	streq.w	r1, [r8]
 8006044:	5162      	str	r2, [r4, r5]
 8006046:	604b      	str	r3, [r1, #4]
 8006048:	4630      	mov	r0, r6
 800604a:	f000 f82f 	bl	80060ac <__malloc_unlock>
 800604e:	f104 000b 	add.w	r0, r4, #11
 8006052:	1d23      	adds	r3, r4, #4
 8006054:	f020 0007 	bic.w	r0, r0, #7
 8006058:	1ac2      	subs	r2, r0, r3
 800605a:	bf1c      	itt	ne
 800605c:	1a1b      	subne	r3, r3, r0
 800605e:	50a3      	strne	r3, [r4, r2]
 8006060:	e7af      	b.n	8005fc2 <_malloc_r+0x22>
 8006062:	6862      	ldr	r2, [r4, #4]
 8006064:	42a3      	cmp	r3, r4
 8006066:	bf0c      	ite	eq
 8006068:	f8c8 2000 	streq.w	r2, [r8]
 800606c:	605a      	strne	r2, [r3, #4]
 800606e:	e7eb      	b.n	8006048 <_malloc_r+0xa8>
 8006070:	4623      	mov	r3, r4
 8006072:	6864      	ldr	r4, [r4, #4]
 8006074:	e7ae      	b.n	8005fd4 <_malloc_r+0x34>
 8006076:	463c      	mov	r4, r7
 8006078:	687f      	ldr	r7, [r7, #4]
 800607a:	e7b6      	b.n	8005fea <_malloc_r+0x4a>
 800607c:	461a      	mov	r2, r3
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	42a3      	cmp	r3, r4
 8006082:	d1fb      	bne.n	800607c <_malloc_r+0xdc>
 8006084:	2300      	movs	r3, #0
 8006086:	6053      	str	r3, [r2, #4]
 8006088:	e7de      	b.n	8006048 <_malloc_r+0xa8>
 800608a:	230c      	movs	r3, #12
 800608c:	6033      	str	r3, [r6, #0]
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f80c 	bl	80060ac <__malloc_unlock>
 8006094:	e794      	b.n	8005fc0 <_malloc_r+0x20>
 8006096:	6005      	str	r5, [r0, #0]
 8006098:	e7d6      	b.n	8006048 <_malloc_r+0xa8>
 800609a:	bf00      	nop
 800609c:	20000108 	.word	0x20000108

080060a0 <__malloc_lock>:
 80060a0:	4801      	ldr	r0, [pc, #4]	@ (80060a8 <__malloc_lock+0x8>)
 80060a2:	f000 b9c4 	b.w	800642e <__retarget_lock_acquire_recursive>
 80060a6:	bf00      	nop
 80060a8:	2000024c 	.word	0x2000024c

080060ac <__malloc_unlock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	@ (80060b4 <__malloc_unlock+0x8>)
 80060ae:	f000 b9bf 	b.w	8006430 <__retarget_lock_release_recursive>
 80060b2:	bf00      	nop
 80060b4:	2000024c 	.word	0x2000024c

080060b8 <std>:
 80060b8:	2300      	movs	r3, #0
 80060ba:	b510      	push	{r4, lr}
 80060bc:	4604      	mov	r4, r0
 80060be:	e9c0 3300 	strd	r3, r3, [r0]
 80060c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060c6:	6083      	str	r3, [r0, #8]
 80060c8:	8181      	strh	r1, [r0, #12]
 80060ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80060cc:	81c2      	strh	r2, [r0, #14]
 80060ce:	6183      	str	r3, [r0, #24]
 80060d0:	4619      	mov	r1, r3
 80060d2:	2208      	movs	r2, #8
 80060d4:	305c      	adds	r0, #92	@ 0x5c
 80060d6:	f000 f920 	bl	800631a <memset>
 80060da:	4b0d      	ldr	r3, [pc, #52]	@ (8006110 <std+0x58>)
 80060dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80060de:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <std+0x5c>)
 80060e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006118 <std+0x60>)
 80060e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060e6:	4b0d      	ldr	r3, [pc, #52]	@ (800611c <std+0x64>)
 80060e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80060ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006120 <std+0x68>)
 80060ec:	6224      	str	r4, [r4, #32]
 80060ee:	429c      	cmp	r4, r3
 80060f0:	d006      	beq.n	8006100 <std+0x48>
 80060f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060f6:	4294      	cmp	r4, r2
 80060f8:	d002      	beq.n	8006100 <std+0x48>
 80060fa:	33d0      	adds	r3, #208	@ 0xd0
 80060fc:	429c      	cmp	r4, r3
 80060fe:	d105      	bne.n	800610c <std+0x54>
 8006100:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006108:	f000 b990 	b.w	800642c <__retarget_lock_init_recursive>
 800610c:	bd10      	pop	{r4, pc}
 800610e:	bf00      	nop
 8006110:	08006261 	.word	0x08006261
 8006114:	08006283 	.word	0x08006283
 8006118:	080062bb 	.word	0x080062bb
 800611c:	080062df 	.word	0x080062df
 8006120:	2000010c 	.word	0x2000010c

08006124 <stdio_exit_handler>:
 8006124:	4a02      	ldr	r2, [pc, #8]	@ (8006130 <stdio_exit_handler+0xc>)
 8006126:	4903      	ldr	r1, [pc, #12]	@ (8006134 <stdio_exit_handler+0x10>)
 8006128:	4803      	ldr	r0, [pc, #12]	@ (8006138 <stdio_exit_handler+0x14>)
 800612a:	f000 b87b 	b.w	8006224 <_fwalk_sglue>
 800612e:	bf00      	nop
 8006130:	20000014 	.word	0x20000014
 8006134:	08006b99 	.word	0x08006b99
 8006138:	20000024 	.word	0x20000024

0800613c <cleanup_stdio>:
 800613c:	6841      	ldr	r1, [r0, #4]
 800613e:	4b0c      	ldr	r3, [pc, #48]	@ (8006170 <cleanup_stdio+0x34>)
 8006140:	4299      	cmp	r1, r3
 8006142:	b510      	push	{r4, lr}
 8006144:	4604      	mov	r4, r0
 8006146:	d001      	beq.n	800614c <cleanup_stdio+0x10>
 8006148:	f000 fd26 	bl	8006b98 <_fflush_r>
 800614c:	68a1      	ldr	r1, [r4, #8]
 800614e:	4b09      	ldr	r3, [pc, #36]	@ (8006174 <cleanup_stdio+0x38>)
 8006150:	4299      	cmp	r1, r3
 8006152:	d002      	beq.n	800615a <cleanup_stdio+0x1e>
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fd1f 	bl	8006b98 <_fflush_r>
 800615a:	68e1      	ldr	r1, [r4, #12]
 800615c:	4b06      	ldr	r3, [pc, #24]	@ (8006178 <cleanup_stdio+0x3c>)
 800615e:	4299      	cmp	r1, r3
 8006160:	d004      	beq.n	800616c <cleanup_stdio+0x30>
 8006162:	4620      	mov	r0, r4
 8006164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006168:	f000 bd16 	b.w	8006b98 <_fflush_r>
 800616c:	bd10      	pop	{r4, pc}
 800616e:	bf00      	nop
 8006170:	2000010c 	.word	0x2000010c
 8006174:	20000174 	.word	0x20000174
 8006178:	200001dc 	.word	0x200001dc

0800617c <global_stdio_init.part.0>:
 800617c:	b510      	push	{r4, lr}
 800617e:	4b0b      	ldr	r3, [pc, #44]	@ (80061ac <global_stdio_init.part.0+0x30>)
 8006180:	4c0b      	ldr	r4, [pc, #44]	@ (80061b0 <global_stdio_init.part.0+0x34>)
 8006182:	4a0c      	ldr	r2, [pc, #48]	@ (80061b4 <global_stdio_init.part.0+0x38>)
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	4620      	mov	r0, r4
 8006188:	2200      	movs	r2, #0
 800618a:	2104      	movs	r1, #4
 800618c:	f7ff ff94 	bl	80060b8 <std>
 8006190:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006194:	2201      	movs	r2, #1
 8006196:	2109      	movs	r1, #9
 8006198:	f7ff ff8e 	bl	80060b8 <std>
 800619c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80061a0:	2202      	movs	r2, #2
 80061a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061a6:	2112      	movs	r1, #18
 80061a8:	f7ff bf86 	b.w	80060b8 <std>
 80061ac:	20000244 	.word	0x20000244
 80061b0:	2000010c 	.word	0x2000010c
 80061b4:	08006125 	.word	0x08006125

080061b8 <__sfp_lock_acquire>:
 80061b8:	4801      	ldr	r0, [pc, #4]	@ (80061c0 <__sfp_lock_acquire+0x8>)
 80061ba:	f000 b938 	b.w	800642e <__retarget_lock_acquire_recursive>
 80061be:	bf00      	nop
 80061c0:	2000024d 	.word	0x2000024d

080061c4 <__sfp_lock_release>:
 80061c4:	4801      	ldr	r0, [pc, #4]	@ (80061cc <__sfp_lock_release+0x8>)
 80061c6:	f000 b933 	b.w	8006430 <__retarget_lock_release_recursive>
 80061ca:	bf00      	nop
 80061cc:	2000024d 	.word	0x2000024d

080061d0 <__sinit>:
 80061d0:	b510      	push	{r4, lr}
 80061d2:	4604      	mov	r4, r0
 80061d4:	f7ff fff0 	bl	80061b8 <__sfp_lock_acquire>
 80061d8:	6a23      	ldr	r3, [r4, #32]
 80061da:	b11b      	cbz	r3, 80061e4 <__sinit+0x14>
 80061dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e0:	f7ff bff0 	b.w	80061c4 <__sfp_lock_release>
 80061e4:	4b04      	ldr	r3, [pc, #16]	@ (80061f8 <__sinit+0x28>)
 80061e6:	6223      	str	r3, [r4, #32]
 80061e8:	4b04      	ldr	r3, [pc, #16]	@ (80061fc <__sinit+0x2c>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1f5      	bne.n	80061dc <__sinit+0xc>
 80061f0:	f7ff ffc4 	bl	800617c <global_stdio_init.part.0>
 80061f4:	e7f2      	b.n	80061dc <__sinit+0xc>
 80061f6:	bf00      	nop
 80061f8:	0800613d 	.word	0x0800613d
 80061fc:	20000244 	.word	0x20000244

08006200 <fiprintf>:
 8006200:	b40e      	push	{r1, r2, r3}
 8006202:	b503      	push	{r0, r1, lr}
 8006204:	4601      	mov	r1, r0
 8006206:	ab03      	add	r3, sp, #12
 8006208:	4805      	ldr	r0, [pc, #20]	@ (8006220 <fiprintf+0x20>)
 800620a:	f853 2b04 	ldr.w	r2, [r3], #4
 800620e:	6800      	ldr	r0, [r0, #0]
 8006210:	9301      	str	r3, [sp, #4]
 8006212:	f000 f997 	bl	8006544 <_vfiprintf_r>
 8006216:	b002      	add	sp, #8
 8006218:	f85d eb04 	ldr.w	lr, [sp], #4
 800621c:	b003      	add	sp, #12
 800621e:	4770      	bx	lr
 8006220:	20000020 	.word	0x20000020

08006224 <_fwalk_sglue>:
 8006224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006228:	4607      	mov	r7, r0
 800622a:	4688      	mov	r8, r1
 800622c:	4614      	mov	r4, r2
 800622e:	2600      	movs	r6, #0
 8006230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006234:	f1b9 0901 	subs.w	r9, r9, #1
 8006238:	d505      	bpl.n	8006246 <_fwalk_sglue+0x22>
 800623a:	6824      	ldr	r4, [r4, #0]
 800623c:	2c00      	cmp	r4, #0
 800623e:	d1f7      	bne.n	8006230 <_fwalk_sglue+0xc>
 8006240:	4630      	mov	r0, r6
 8006242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006246:	89ab      	ldrh	r3, [r5, #12]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d907      	bls.n	800625c <_fwalk_sglue+0x38>
 800624c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006250:	3301      	adds	r3, #1
 8006252:	d003      	beq.n	800625c <_fwalk_sglue+0x38>
 8006254:	4629      	mov	r1, r5
 8006256:	4638      	mov	r0, r7
 8006258:	47c0      	blx	r8
 800625a:	4306      	orrs	r6, r0
 800625c:	3568      	adds	r5, #104	@ 0x68
 800625e:	e7e9      	b.n	8006234 <_fwalk_sglue+0x10>

08006260 <__sread>:
 8006260:	b510      	push	{r4, lr}
 8006262:	460c      	mov	r4, r1
 8006264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006268:	f000 f882 	bl	8006370 <_read_r>
 800626c:	2800      	cmp	r0, #0
 800626e:	bfab      	itete	ge
 8006270:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006272:	89a3      	ldrhlt	r3, [r4, #12]
 8006274:	181b      	addge	r3, r3, r0
 8006276:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800627a:	bfac      	ite	ge
 800627c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800627e:	81a3      	strhlt	r3, [r4, #12]
 8006280:	bd10      	pop	{r4, pc}

08006282 <__swrite>:
 8006282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006286:	461f      	mov	r7, r3
 8006288:	898b      	ldrh	r3, [r1, #12]
 800628a:	05db      	lsls	r3, r3, #23
 800628c:	4605      	mov	r5, r0
 800628e:	460c      	mov	r4, r1
 8006290:	4616      	mov	r6, r2
 8006292:	d505      	bpl.n	80062a0 <__swrite+0x1e>
 8006294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006298:	2302      	movs	r3, #2
 800629a:	2200      	movs	r2, #0
 800629c:	f000 f856 	bl	800634c <_lseek_r>
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062aa:	81a3      	strh	r3, [r4, #12]
 80062ac:	4632      	mov	r2, r6
 80062ae:	463b      	mov	r3, r7
 80062b0:	4628      	mov	r0, r5
 80062b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062b6:	f000 b87d 	b.w	80063b4 <_write_r>

080062ba <__sseek>:
 80062ba:	b510      	push	{r4, lr}
 80062bc:	460c      	mov	r4, r1
 80062be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c2:	f000 f843 	bl	800634c <_lseek_r>
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	bf15      	itete	ne
 80062cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062d6:	81a3      	strheq	r3, [r4, #12]
 80062d8:	bf18      	it	ne
 80062da:	81a3      	strhne	r3, [r4, #12]
 80062dc:	bd10      	pop	{r4, pc}

080062de <__sclose>:
 80062de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e2:	f000 b823 	b.w	800632c <_close_r>

080062e6 <memmove>:
 80062e6:	4288      	cmp	r0, r1
 80062e8:	b510      	push	{r4, lr}
 80062ea:	eb01 0402 	add.w	r4, r1, r2
 80062ee:	d902      	bls.n	80062f6 <memmove+0x10>
 80062f0:	4284      	cmp	r4, r0
 80062f2:	4623      	mov	r3, r4
 80062f4:	d807      	bhi.n	8006306 <memmove+0x20>
 80062f6:	1e43      	subs	r3, r0, #1
 80062f8:	42a1      	cmp	r1, r4
 80062fa:	d008      	beq.n	800630e <memmove+0x28>
 80062fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006300:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006304:	e7f8      	b.n	80062f8 <memmove+0x12>
 8006306:	4402      	add	r2, r0
 8006308:	4601      	mov	r1, r0
 800630a:	428a      	cmp	r2, r1
 800630c:	d100      	bne.n	8006310 <memmove+0x2a>
 800630e:	bd10      	pop	{r4, pc}
 8006310:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006314:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006318:	e7f7      	b.n	800630a <memmove+0x24>

0800631a <memset>:
 800631a:	4402      	add	r2, r0
 800631c:	4603      	mov	r3, r0
 800631e:	4293      	cmp	r3, r2
 8006320:	d100      	bne.n	8006324 <memset+0xa>
 8006322:	4770      	bx	lr
 8006324:	f803 1b01 	strb.w	r1, [r3], #1
 8006328:	e7f9      	b.n	800631e <memset+0x4>
	...

0800632c <_close_r>:
 800632c:	b538      	push	{r3, r4, r5, lr}
 800632e:	4d06      	ldr	r5, [pc, #24]	@ (8006348 <_close_r+0x1c>)
 8006330:	2300      	movs	r3, #0
 8006332:	4604      	mov	r4, r0
 8006334:	4608      	mov	r0, r1
 8006336:	602b      	str	r3, [r5, #0]
 8006338:	f7fb fa58 	bl	80017ec <_close>
 800633c:	1c43      	adds	r3, r0, #1
 800633e:	d102      	bne.n	8006346 <_close_r+0x1a>
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	b103      	cbz	r3, 8006346 <_close_r+0x1a>
 8006344:	6023      	str	r3, [r4, #0]
 8006346:	bd38      	pop	{r3, r4, r5, pc}
 8006348:	20000248 	.word	0x20000248

0800634c <_lseek_r>:
 800634c:	b538      	push	{r3, r4, r5, lr}
 800634e:	4d07      	ldr	r5, [pc, #28]	@ (800636c <_lseek_r+0x20>)
 8006350:	4604      	mov	r4, r0
 8006352:	4608      	mov	r0, r1
 8006354:	4611      	mov	r1, r2
 8006356:	2200      	movs	r2, #0
 8006358:	602a      	str	r2, [r5, #0]
 800635a:	461a      	mov	r2, r3
 800635c:	f7fb fa6d 	bl	800183a <_lseek>
 8006360:	1c43      	adds	r3, r0, #1
 8006362:	d102      	bne.n	800636a <_lseek_r+0x1e>
 8006364:	682b      	ldr	r3, [r5, #0]
 8006366:	b103      	cbz	r3, 800636a <_lseek_r+0x1e>
 8006368:	6023      	str	r3, [r4, #0]
 800636a:	bd38      	pop	{r3, r4, r5, pc}
 800636c:	20000248 	.word	0x20000248

08006370 <_read_r>:
 8006370:	b538      	push	{r3, r4, r5, lr}
 8006372:	4d07      	ldr	r5, [pc, #28]	@ (8006390 <_read_r+0x20>)
 8006374:	4604      	mov	r4, r0
 8006376:	4608      	mov	r0, r1
 8006378:	4611      	mov	r1, r2
 800637a:	2200      	movs	r2, #0
 800637c:	602a      	str	r2, [r5, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	f7fb f9fb 	bl	800177a <_read>
 8006384:	1c43      	adds	r3, r0, #1
 8006386:	d102      	bne.n	800638e <_read_r+0x1e>
 8006388:	682b      	ldr	r3, [r5, #0]
 800638a:	b103      	cbz	r3, 800638e <_read_r+0x1e>
 800638c:	6023      	str	r3, [r4, #0]
 800638e:	bd38      	pop	{r3, r4, r5, pc}
 8006390:	20000248 	.word	0x20000248

08006394 <_sbrk_r>:
 8006394:	b538      	push	{r3, r4, r5, lr}
 8006396:	4d06      	ldr	r5, [pc, #24]	@ (80063b0 <_sbrk_r+0x1c>)
 8006398:	2300      	movs	r3, #0
 800639a:	4604      	mov	r4, r0
 800639c:	4608      	mov	r0, r1
 800639e:	602b      	str	r3, [r5, #0]
 80063a0:	f7fb fa58 	bl	8001854 <_sbrk>
 80063a4:	1c43      	adds	r3, r0, #1
 80063a6:	d102      	bne.n	80063ae <_sbrk_r+0x1a>
 80063a8:	682b      	ldr	r3, [r5, #0]
 80063aa:	b103      	cbz	r3, 80063ae <_sbrk_r+0x1a>
 80063ac:	6023      	str	r3, [r4, #0]
 80063ae:	bd38      	pop	{r3, r4, r5, pc}
 80063b0:	20000248 	.word	0x20000248

080063b4 <_write_r>:
 80063b4:	b538      	push	{r3, r4, r5, lr}
 80063b6:	4d07      	ldr	r5, [pc, #28]	@ (80063d4 <_write_r+0x20>)
 80063b8:	4604      	mov	r4, r0
 80063ba:	4608      	mov	r0, r1
 80063bc:	4611      	mov	r1, r2
 80063be:	2200      	movs	r2, #0
 80063c0:	602a      	str	r2, [r5, #0]
 80063c2:	461a      	mov	r2, r3
 80063c4:	f7fb f9f6 	bl	80017b4 <_write>
 80063c8:	1c43      	adds	r3, r0, #1
 80063ca:	d102      	bne.n	80063d2 <_write_r+0x1e>
 80063cc:	682b      	ldr	r3, [r5, #0]
 80063ce:	b103      	cbz	r3, 80063d2 <_write_r+0x1e>
 80063d0:	6023      	str	r3, [r4, #0]
 80063d2:	bd38      	pop	{r3, r4, r5, pc}
 80063d4:	20000248 	.word	0x20000248

080063d8 <__errno>:
 80063d8:	4b01      	ldr	r3, [pc, #4]	@ (80063e0 <__errno+0x8>)
 80063da:	6818      	ldr	r0, [r3, #0]
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	20000020 	.word	0x20000020

080063e4 <__libc_init_array>:
 80063e4:	b570      	push	{r4, r5, r6, lr}
 80063e6:	4d0d      	ldr	r5, [pc, #52]	@ (800641c <__libc_init_array+0x38>)
 80063e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006420 <__libc_init_array+0x3c>)
 80063ea:	1b64      	subs	r4, r4, r5
 80063ec:	10a4      	asrs	r4, r4, #2
 80063ee:	2600      	movs	r6, #0
 80063f0:	42a6      	cmp	r6, r4
 80063f2:	d109      	bne.n	8006408 <__libc_init_array+0x24>
 80063f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006424 <__libc_init_array+0x40>)
 80063f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006428 <__libc_init_array+0x44>)
 80063f8:	f000 fd52 	bl	8006ea0 <_init>
 80063fc:	1b64      	subs	r4, r4, r5
 80063fe:	10a4      	asrs	r4, r4, #2
 8006400:	2600      	movs	r6, #0
 8006402:	42a6      	cmp	r6, r4
 8006404:	d105      	bne.n	8006412 <__libc_init_array+0x2e>
 8006406:	bd70      	pop	{r4, r5, r6, pc}
 8006408:	f855 3b04 	ldr.w	r3, [r5], #4
 800640c:	4798      	blx	r3
 800640e:	3601      	adds	r6, #1
 8006410:	e7ee      	b.n	80063f0 <__libc_init_array+0xc>
 8006412:	f855 3b04 	ldr.w	r3, [r5], #4
 8006416:	4798      	blx	r3
 8006418:	3601      	adds	r6, #1
 800641a:	e7f2      	b.n	8006402 <__libc_init_array+0x1e>
 800641c:	08008488 	.word	0x08008488
 8006420:	08008488 	.word	0x08008488
 8006424:	08008488 	.word	0x08008488
 8006428:	0800848c 	.word	0x0800848c

0800642c <__retarget_lock_init_recursive>:
 800642c:	4770      	bx	lr

0800642e <__retarget_lock_acquire_recursive>:
 800642e:	4770      	bx	lr

08006430 <__retarget_lock_release_recursive>:
 8006430:	4770      	bx	lr

08006432 <memcpy>:
 8006432:	440a      	add	r2, r1
 8006434:	4291      	cmp	r1, r2
 8006436:	f100 33ff 	add.w	r3, r0, #4294967295
 800643a:	d100      	bne.n	800643e <memcpy+0xc>
 800643c:	4770      	bx	lr
 800643e:	b510      	push	{r4, lr}
 8006440:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006444:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006448:	4291      	cmp	r1, r2
 800644a:	d1f9      	bne.n	8006440 <memcpy+0xe>
 800644c:	bd10      	pop	{r4, pc}

0800644e <abort>:
 800644e:	b508      	push	{r3, lr}
 8006450:	2006      	movs	r0, #6
 8006452:	f000 fc85 	bl	8006d60 <raise>
 8006456:	2001      	movs	r0, #1
 8006458:	f7fb f984 	bl	8001764 <_exit>

0800645c <_free_r>:
 800645c:	b538      	push	{r3, r4, r5, lr}
 800645e:	4605      	mov	r5, r0
 8006460:	2900      	cmp	r1, #0
 8006462:	d041      	beq.n	80064e8 <_free_r+0x8c>
 8006464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006468:	1f0c      	subs	r4, r1, #4
 800646a:	2b00      	cmp	r3, #0
 800646c:	bfb8      	it	lt
 800646e:	18e4      	addlt	r4, r4, r3
 8006470:	f7ff fe16 	bl	80060a0 <__malloc_lock>
 8006474:	4a1d      	ldr	r2, [pc, #116]	@ (80064ec <_free_r+0x90>)
 8006476:	6813      	ldr	r3, [r2, #0]
 8006478:	b933      	cbnz	r3, 8006488 <_free_r+0x2c>
 800647a:	6063      	str	r3, [r4, #4]
 800647c:	6014      	str	r4, [r2, #0]
 800647e:	4628      	mov	r0, r5
 8006480:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006484:	f7ff be12 	b.w	80060ac <__malloc_unlock>
 8006488:	42a3      	cmp	r3, r4
 800648a:	d908      	bls.n	800649e <_free_r+0x42>
 800648c:	6820      	ldr	r0, [r4, #0]
 800648e:	1821      	adds	r1, r4, r0
 8006490:	428b      	cmp	r3, r1
 8006492:	bf01      	itttt	eq
 8006494:	6819      	ldreq	r1, [r3, #0]
 8006496:	685b      	ldreq	r3, [r3, #4]
 8006498:	1809      	addeq	r1, r1, r0
 800649a:	6021      	streq	r1, [r4, #0]
 800649c:	e7ed      	b.n	800647a <_free_r+0x1e>
 800649e:	461a      	mov	r2, r3
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	b10b      	cbz	r3, 80064a8 <_free_r+0x4c>
 80064a4:	42a3      	cmp	r3, r4
 80064a6:	d9fa      	bls.n	800649e <_free_r+0x42>
 80064a8:	6811      	ldr	r1, [r2, #0]
 80064aa:	1850      	adds	r0, r2, r1
 80064ac:	42a0      	cmp	r0, r4
 80064ae:	d10b      	bne.n	80064c8 <_free_r+0x6c>
 80064b0:	6820      	ldr	r0, [r4, #0]
 80064b2:	4401      	add	r1, r0
 80064b4:	1850      	adds	r0, r2, r1
 80064b6:	4283      	cmp	r3, r0
 80064b8:	6011      	str	r1, [r2, #0]
 80064ba:	d1e0      	bne.n	800647e <_free_r+0x22>
 80064bc:	6818      	ldr	r0, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	6053      	str	r3, [r2, #4]
 80064c2:	4408      	add	r0, r1
 80064c4:	6010      	str	r0, [r2, #0]
 80064c6:	e7da      	b.n	800647e <_free_r+0x22>
 80064c8:	d902      	bls.n	80064d0 <_free_r+0x74>
 80064ca:	230c      	movs	r3, #12
 80064cc:	602b      	str	r3, [r5, #0]
 80064ce:	e7d6      	b.n	800647e <_free_r+0x22>
 80064d0:	6820      	ldr	r0, [r4, #0]
 80064d2:	1821      	adds	r1, r4, r0
 80064d4:	428b      	cmp	r3, r1
 80064d6:	bf04      	itt	eq
 80064d8:	6819      	ldreq	r1, [r3, #0]
 80064da:	685b      	ldreq	r3, [r3, #4]
 80064dc:	6063      	str	r3, [r4, #4]
 80064de:	bf04      	itt	eq
 80064e0:	1809      	addeq	r1, r1, r0
 80064e2:	6021      	streq	r1, [r4, #0]
 80064e4:	6054      	str	r4, [r2, #4]
 80064e6:	e7ca      	b.n	800647e <_free_r+0x22>
 80064e8:	bd38      	pop	{r3, r4, r5, pc}
 80064ea:	bf00      	nop
 80064ec:	20000108 	.word	0x20000108

080064f0 <__sfputc_r>:
 80064f0:	6893      	ldr	r3, [r2, #8]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	b410      	push	{r4}
 80064f8:	6093      	str	r3, [r2, #8]
 80064fa:	da08      	bge.n	800650e <__sfputc_r+0x1e>
 80064fc:	6994      	ldr	r4, [r2, #24]
 80064fe:	42a3      	cmp	r3, r4
 8006500:	db01      	blt.n	8006506 <__sfputc_r+0x16>
 8006502:	290a      	cmp	r1, #10
 8006504:	d103      	bne.n	800650e <__sfputc_r+0x1e>
 8006506:	f85d 4b04 	ldr.w	r4, [sp], #4
 800650a:	f000 bb6d 	b.w	8006be8 <__swbuf_r>
 800650e:	6813      	ldr	r3, [r2, #0]
 8006510:	1c58      	adds	r0, r3, #1
 8006512:	6010      	str	r0, [r2, #0]
 8006514:	7019      	strb	r1, [r3, #0]
 8006516:	4608      	mov	r0, r1
 8006518:	f85d 4b04 	ldr.w	r4, [sp], #4
 800651c:	4770      	bx	lr

0800651e <__sfputs_r>:
 800651e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006520:	4606      	mov	r6, r0
 8006522:	460f      	mov	r7, r1
 8006524:	4614      	mov	r4, r2
 8006526:	18d5      	adds	r5, r2, r3
 8006528:	42ac      	cmp	r4, r5
 800652a:	d101      	bne.n	8006530 <__sfputs_r+0x12>
 800652c:	2000      	movs	r0, #0
 800652e:	e007      	b.n	8006540 <__sfputs_r+0x22>
 8006530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006534:	463a      	mov	r2, r7
 8006536:	4630      	mov	r0, r6
 8006538:	f7ff ffda 	bl	80064f0 <__sfputc_r>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	d1f3      	bne.n	8006528 <__sfputs_r+0xa>
 8006540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006544 <_vfiprintf_r>:
 8006544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006548:	460d      	mov	r5, r1
 800654a:	b09d      	sub	sp, #116	@ 0x74
 800654c:	4614      	mov	r4, r2
 800654e:	4698      	mov	r8, r3
 8006550:	4606      	mov	r6, r0
 8006552:	b118      	cbz	r0, 800655c <_vfiprintf_r+0x18>
 8006554:	6a03      	ldr	r3, [r0, #32]
 8006556:	b90b      	cbnz	r3, 800655c <_vfiprintf_r+0x18>
 8006558:	f7ff fe3a 	bl	80061d0 <__sinit>
 800655c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800655e:	07d9      	lsls	r1, r3, #31
 8006560:	d405      	bmi.n	800656e <_vfiprintf_r+0x2a>
 8006562:	89ab      	ldrh	r3, [r5, #12]
 8006564:	059a      	lsls	r2, r3, #22
 8006566:	d402      	bmi.n	800656e <_vfiprintf_r+0x2a>
 8006568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800656a:	f7ff ff60 	bl	800642e <__retarget_lock_acquire_recursive>
 800656e:	89ab      	ldrh	r3, [r5, #12]
 8006570:	071b      	lsls	r3, r3, #28
 8006572:	d501      	bpl.n	8006578 <_vfiprintf_r+0x34>
 8006574:	692b      	ldr	r3, [r5, #16]
 8006576:	b99b      	cbnz	r3, 80065a0 <_vfiprintf_r+0x5c>
 8006578:	4629      	mov	r1, r5
 800657a:	4630      	mov	r0, r6
 800657c:	f000 fb72 	bl	8006c64 <__swsetup_r>
 8006580:	b170      	cbz	r0, 80065a0 <_vfiprintf_r+0x5c>
 8006582:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006584:	07dc      	lsls	r4, r3, #31
 8006586:	d504      	bpl.n	8006592 <_vfiprintf_r+0x4e>
 8006588:	f04f 30ff 	mov.w	r0, #4294967295
 800658c:	b01d      	add	sp, #116	@ 0x74
 800658e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006592:	89ab      	ldrh	r3, [r5, #12]
 8006594:	0598      	lsls	r0, r3, #22
 8006596:	d4f7      	bmi.n	8006588 <_vfiprintf_r+0x44>
 8006598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800659a:	f7ff ff49 	bl	8006430 <__retarget_lock_release_recursive>
 800659e:	e7f3      	b.n	8006588 <_vfiprintf_r+0x44>
 80065a0:	2300      	movs	r3, #0
 80065a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80065a4:	2320      	movs	r3, #32
 80065a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80065ae:	2330      	movs	r3, #48	@ 0x30
 80065b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006760 <_vfiprintf_r+0x21c>
 80065b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065b8:	f04f 0901 	mov.w	r9, #1
 80065bc:	4623      	mov	r3, r4
 80065be:	469a      	mov	sl, r3
 80065c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065c4:	b10a      	cbz	r2, 80065ca <_vfiprintf_r+0x86>
 80065c6:	2a25      	cmp	r2, #37	@ 0x25
 80065c8:	d1f9      	bne.n	80065be <_vfiprintf_r+0x7a>
 80065ca:	ebba 0b04 	subs.w	fp, sl, r4
 80065ce:	d00b      	beq.n	80065e8 <_vfiprintf_r+0xa4>
 80065d0:	465b      	mov	r3, fp
 80065d2:	4622      	mov	r2, r4
 80065d4:	4629      	mov	r1, r5
 80065d6:	4630      	mov	r0, r6
 80065d8:	f7ff ffa1 	bl	800651e <__sfputs_r>
 80065dc:	3001      	adds	r0, #1
 80065de:	f000 80a7 	beq.w	8006730 <_vfiprintf_r+0x1ec>
 80065e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065e4:	445a      	add	r2, fp
 80065e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80065e8:	f89a 3000 	ldrb.w	r3, [sl]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 809f 	beq.w	8006730 <_vfiprintf_r+0x1ec>
 80065f2:	2300      	movs	r3, #0
 80065f4:	f04f 32ff 	mov.w	r2, #4294967295
 80065f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065fc:	f10a 0a01 	add.w	sl, sl, #1
 8006600:	9304      	str	r3, [sp, #16]
 8006602:	9307      	str	r3, [sp, #28]
 8006604:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006608:	931a      	str	r3, [sp, #104]	@ 0x68
 800660a:	4654      	mov	r4, sl
 800660c:	2205      	movs	r2, #5
 800660e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006612:	4853      	ldr	r0, [pc, #332]	@ (8006760 <_vfiprintf_r+0x21c>)
 8006614:	f7f9 fddc 	bl	80001d0 <memchr>
 8006618:	9a04      	ldr	r2, [sp, #16]
 800661a:	b9d8      	cbnz	r0, 8006654 <_vfiprintf_r+0x110>
 800661c:	06d1      	lsls	r1, r2, #27
 800661e:	bf44      	itt	mi
 8006620:	2320      	movmi	r3, #32
 8006622:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006626:	0713      	lsls	r3, r2, #28
 8006628:	bf44      	itt	mi
 800662a:	232b      	movmi	r3, #43	@ 0x2b
 800662c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006630:	f89a 3000 	ldrb.w	r3, [sl]
 8006634:	2b2a      	cmp	r3, #42	@ 0x2a
 8006636:	d015      	beq.n	8006664 <_vfiprintf_r+0x120>
 8006638:	9a07      	ldr	r2, [sp, #28]
 800663a:	4654      	mov	r4, sl
 800663c:	2000      	movs	r0, #0
 800663e:	f04f 0c0a 	mov.w	ip, #10
 8006642:	4621      	mov	r1, r4
 8006644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006648:	3b30      	subs	r3, #48	@ 0x30
 800664a:	2b09      	cmp	r3, #9
 800664c:	d94b      	bls.n	80066e6 <_vfiprintf_r+0x1a2>
 800664e:	b1b0      	cbz	r0, 800667e <_vfiprintf_r+0x13a>
 8006650:	9207      	str	r2, [sp, #28]
 8006652:	e014      	b.n	800667e <_vfiprintf_r+0x13a>
 8006654:	eba0 0308 	sub.w	r3, r0, r8
 8006658:	fa09 f303 	lsl.w	r3, r9, r3
 800665c:	4313      	orrs	r3, r2
 800665e:	9304      	str	r3, [sp, #16]
 8006660:	46a2      	mov	sl, r4
 8006662:	e7d2      	b.n	800660a <_vfiprintf_r+0xc6>
 8006664:	9b03      	ldr	r3, [sp, #12]
 8006666:	1d19      	adds	r1, r3, #4
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	9103      	str	r1, [sp, #12]
 800666c:	2b00      	cmp	r3, #0
 800666e:	bfbb      	ittet	lt
 8006670:	425b      	neglt	r3, r3
 8006672:	f042 0202 	orrlt.w	r2, r2, #2
 8006676:	9307      	strge	r3, [sp, #28]
 8006678:	9307      	strlt	r3, [sp, #28]
 800667a:	bfb8      	it	lt
 800667c:	9204      	strlt	r2, [sp, #16]
 800667e:	7823      	ldrb	r3, [r4, #0]
 8006680:	2b2e      	cmp	r3, #46	@ 0x2e
 8006682:	d10a      	bne.n	800669a <_vfiprintf_r+0x156>
 8006684:	7863      	ldrb	r3, [r4, #1]
 8006686:	2b2a      	cmp	r3, #42	@ 0x2a
 8006688:	d132      	bne.n	80066f0 <_vfiprintf_r+0x1ac>
 800668a:	9b03      	ldr	r3, [sp, #12]
 800668c:	1d1a      	adds	r2, r3, #4
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	9203      	str	r2, [sp, #12]
 8006692:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006696:	3402      	adds	r4, #2
 8006698:	9305      	str	r3, [sp, #20]
 800669a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006770 <_vfiprintf_r+0x22c>
 800669e:	7821      	ldrb	r1, [r4, #0]
 80066a0:	2203      	movs	r2, #3
 80066a2:	4650      	mov	r0, sl
 80066a4:	f7f9 fd94 	bl	80001d0 <memchr>
 80066a8:	b138      	cbz	r0, 80066ba <_vfiprintf_r+0x176>
 80066aa:	9b04      	ldr	r3, [sp, #16]
 80066ac:	eba0 000a 	sub.w	r0, r0, sl
 80066b0:	2240      	movs	r2, #64	@ 0x40
 80066b2:	4082      	lsls	r2, r0
 80066b4:	4313      	orrs	r3, r2
 80066b6:	3401      	adds	r4, #1
 80066b8:	9304      	str	r3, [sp, #16]
 80066ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066be:	4829      	ldr	r0, [pc, #164]	@ (8006764 <_vfiprintf_r+0x220>)
 80066c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066c4:	2206      	movs	r2, #6
 80066c6:	f7f9 fd83 	bl	80001d0 <memchr>
 80066ca:	2800      	cmp	r0, #0
 80066cc:	d03f      	beq.n	800674e <_vfiprintf_r+0x20a>
 80066ce:	4b26      	ldr	r3, [pc, #152]	@ (8006768 <_vfiprintf_r+0x224>)
 80066d0:	bb1b      	cbnz	r3, 800671a <_vfiprintf_r+0x1d6>
 80066d2:	9b03      	ldr	r3, [sp, #12]
 80066d4:	3307      	adds	r3, #7
 80066d6:	f023 0307 	bic.w	r3, r3, #7
 80066da:	3308      	adds	r3, #8
 80066dc:	9303      	str	r3, [sp, #12]
 80066de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e0:	443b      	add	r3, r7
 80066e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066e4:	e76a      	b.n	80065bc <_vfiprintf_r+0x78>
 80066e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80066ea:	460c      	mov	r4, r1
 80066ec:	2001      	movs	r0, #1
 80066ee:	e7a8      	b.n	8006642 <_vfiprintf_r+0xfe>
 80066f0:	2300      	movs	r3, #0
 80066f2:	3401      	adds	r4, #1
 80066f4:	9305      	str	r3, [sp, #20]
 80066f6:	4619      	mov	r1, r3
 80066f8:	f04f 0c0a 	mov.w	ip, #10
 80066fc:	4620      	mov	r0, r4
 80066fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006702:	3a30      	subs	r2, #48	@ 0x30
 8006704:	2a09      	cmp	r2, #9
 8006706:	d903      	bls.n	8006710 <_vfiprintf_r+0x1cc>
 8006708:	2b00      	cmp	r3, #0
 800670a:	d0c6      	beq.n	800669a <_vfiprintf_r+0x156>
 800670c:	9105      	str	r1, [sp, #20]
 800670e:	e7c4      	b.n	800669a <_vfiprintf_r+0x156>
 8006710:	fb0c 2101 	mla	r1, ip, r1, r2
 8006714:	4604      	mov	r4, r0
 8006716:	2301      	movs	r3, #1
 8006718:	e7f0      	b.n	80066fc <_vfiprintf_r+0x1b8>
 800671a:	ab03      	add	r3, sp, #12
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	462a      	mov	r2, r5
 8006720:	4b12      	ldr	r3, [pc, #72]	@ (800676c <_vfiprintf_r+0x228>)
 8006722:	a904      	add	r1, sp, #16
 8006724:	4630      	mov	r0, r6
 8006726:	f3af 8000 	nop.w
 800672a:	4607      	mov	r7, r0
 800672c:	1c78      	adds	r0, r7, #1
 800672e:	d1d6      	bne.n	80066de <_vfiprintf_r+0x19a>
 8006730:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006732:	07d9      	lsls	r1, r3, #31
 8006734:	d405      	bmi.n	8006742 <_vfiprintf_r+0x1fe>
 8006736:	89ab      	ldrh	r3, [r5, #12]
 8006738:	059a      	lsls	r2, r3, #22
 800673a:	d402      	bmi.n	8006742 <_vfiprintf_r+0x1fe>
 800673c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800673e:	f7ff fe77 	bl	8006430 <__retarget_lock_release_recursive>
 8006742:	89ab      	ldrh	r3, [r5, #12]
 8006744:	065b      	lsls	r3, r3, #25
 8006746:	f53f af1f 	bmi.w	8006588 <_vfiprintf_r+0x44>
 800674a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800674c:	e71e      	b.n	800658c <_vfiprintf_r+0x48>
 800674e:	ab03      	add	r3, sp, #12
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	462a      	mov	r2, r5
 8006754:	4b05      	ldr	r3, [pc, #20]	@ (800676c <_vfiprintf_r+0x228>)
 8006756:	a904      	add	r1, sp, #16
 8006758:	4630      	mov	r0, r6
 800675a:	f000 f879 	bl	8006850 <_printf_i>
 800675e:	e7e4      	b.n	800672a <_vfiprintf_r+0x1e6>
 8006760:	0800844c 	.word	0x0800844c
 8006764:	08008456 	.word	0x08008456
 8006768:	00000000 	.word	0x00000000
 800676c:	0800651f 	.word	0x0800651f
 8006770:	08008452 	.word	0x08008452

08006774 <_printf_common>:
 8006774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006778:	4616      	mov	r6, r2
 800677a:	4698      	mov	r8, r3
 800677c:	688a      	ldr	r2, [r1, #8]
 800677e:	690b      	ldr	r3, [r1, #16]
 8006780:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006784:	4293      	cmp	r3, r2
 8006786:	bfb8      	it	lt
 8006788:	4613      	movlt	r3, r2
 800678a:	6033      	str	r3, [r6, #0]
 800678c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006790:	4607      	mov	r7, r0
 8006792:	460c      	mov	r4, r1
 8006794:	b10a      	cbz	r2, 800679a <_printf_common+0x26>
 8006796:	3301      	adds	r3, #1
 8006798:	6033      	str	r3, [r6, #0]
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	0699      	lsls	r1, r3, #26
 800679e:	bf42      	ittt	mi
 80067a0:	6833      	ldrmi	r3, [r6, #0]
 80067a2:	3302      	addmi	r3, #2
 80067a4:	6033      	strmi	r3, [r6, #0]
 80067a6:	6825      	ldr	r5, [r4, #0]
 80067a8:	f015 0506 	ands.w	r5, r5, #6
 80067ac:	d106      	bne.n	80067bc <_printf_common+0x48>
 80067ae:	f104 0a19 	add.w	sl, r4, #25
 80067b2:	68e3      	ldr	r3, [r4, #12]
 80067b4:	6832      	ldr	r2, [r6, #0]
 80067b6:	1a9b      	subs	r3, r3, r2
 80067b8:	42ab      	cmp	r3, r5
 80067ba:	dc26      	bgt.n	800680a <_printf_common+0x96>
 80067bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067c0:	6822      	ldr	r2, [r4, #0]
 80067c2:	3b00      	subs	r3, #0
 80067c4:	bf18      	it	ne
 80067c6:	2301      	movne	r3, #1
 80067c8:	0692      	lsls	r2, r2, #26
 80067ca:	d42b      	bmi.n	8006824 <_printf_common+0xb0>
 80067cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067d0:	4641      	mov	r1, r8
 80067d2:	4638      	mov	r0, r7
 80067d4:	47c8      	blx	r9
 80067d6:	3001      	adds	r0, #1
 80067d8:	d01e      	beq.n	8006818 <_printf_common+0xa4>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	6922      	ldr	r2, [r4, #16]
 80067de:	f003 0306 	and.w	r3, r3, #6
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	bf02      	ittt	eq
 80067e6:	68e5      	ldreq	r5, [r4, #12]
 80067e8:	6833      	ldreq	r3, [r6, #0]
 80067ea:	1aed      	subeq	r5, r5, r3
 80067ec:	68a3      	ldr	r3, [r4, #8]
 80067ee:	bf0c      	ite	eq
 80067f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067f4:	2500      	movne	r5, #0
 80067f6:	4293      	cmp	r3, r2
 80067f8:	bfc4      	itt	gt
 80067fa:	1a9b      	subgt	r3, r3, r2
 80067fc:	18ed      	addgt	r5, r5, r3
 80067fe:	2600      	movs	r6, #0
 8006800:	341a      	adds	r4, #26
 8006802:	42b5      	cmp	r5, r6
 8006804:	d11a      	bne.n	800683c <_printf_common+0xc8>
 8006806:	2000      	movs	r0, #0
 8006808:	e008      	b.n	800681c <_printf_common+0xa8>
 800680a:	2301      	movs	r3, #1
 800680c:	4652      	mov	r2, sl
 800680e:	4641      	mov	r1, r8
 8006810:	4638      	mov	r0, r7
 8006812:	47c8      	blx	r9
 8006814:	3001      	adds	r0, #1
 8006816:	d103      	bne.n	8006820 <_printf_common+0xac>
 8006818:	f04f 30ff 	mov.w	r0, #4294967295
 800681c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006820:	3501      	adds	r5, #1
 8006822:	e7c6      	b.n	80067b2 <_printf_common+0x3e>
 8006824:	18e1      	adds	r1, r4, r3
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	2030      	movs	r0, #48	@ 0x30
 800682a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800682e:	4422      	add	r2, r4
 8006830:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006834:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006838:	3302      	adds	r3, #2
 800683a:	e7c7      	b.n	80067cc <_printf_common+0x58>
 800683c:	2301      	movs	r3, #1
 800683e:	4622      	mov	r2, r4
 8006840:	4641      	mov	r1, r8
 8006842:	4638      	mov	r0, r7
 8006844:	47c8      	blx	r9
 8006846:	3001      	adds	r0, #1
 8006848:	d0e6      	beq.n	8006818 <_printf_common+0xa4>
 800684a:	3601      	adds	r6, #1
 800684c:	e7d9      	b.n	8006802 <_printf_common+0x8e>
	...

08006850 <_printf_i>:
 8006850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	7e0f      	ldrb	r7, [r1, #24]
 8006856:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006858:	2f78      	cmp	r7, #120	@ 0x78
 800685a:	4691      	mov	r9, r2
 800685c:	4680      	mov	r8, r0
 800685e:	460c      	mov	r4, r1
 8006860:	469a      	mov	sl, r3
 8006862:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006866:	d807      	bhi.n	8006878 <_printf_i+0x28>
 8006868:	2f62      	cmp	r7, #98	@ 0x62
 800686a:	d80a      	bhi.n	8006882 <_printf_i+0x32>
 800686c:	2f00      	cmp	r7, #0
 800686e:	f000 80d2 	beq.w	8006a16 <_printf_i+0x1c6>
 8006872:	2f58      	cmp	r7, #88	@ 0x58
 8006874:	f000 80b9 	beq.w	80069ea <_printf_i+0x19a>
 8006878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800687c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006880:	e03a      	b.n	80068f8 <_printf_i+0xa8>
 8006882:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006886:	2b15      	cmp	r3, #21
 8006888:	d8f6      	bhi.n	8006878 <_printf_i+0x28>
 800688a:	a101      	add	r1, pc, #4	@ (adr r1, 8006890 <_printf_i+0x40>)
 800688c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006890:	080068e9 	.word	0x080068e9
 8006894:	080068fd 	.word	0x080068fd
 8006898:	08006879 	.word	0x08006879
 800689c:	08006879 	.word	0x08006879
 80068a0:	08006879 	.word	0x08006879
 80068a4:	08006879 	.word	0x08006879
 80068a8:	080068fd 	.word	0x080068fd
 80068ac:	08006879 	.word	0x08006879
 80068b0:	08006879 	.word	0x08006879
 80068b4:	08006879 	.word	0x08006879
 80068b8:	08006879 	.word	0x08006879
 80068bc:	080069fd 	.word	0x080069fd
 80068c0:	08006927 	.word	0x08006927
 80068c4:	080069b7 	.word	0x080069b7
 80068c8:	08006879 	.word	0x08006879
 80068cc:	08006879 	.word	0x08006879
 80068d0:	08006a1f 	.word	0x08006a1f
 80068d4:	08006879 	.word	0x08006879
 80068d8:	08006927 	.word	0x08006927
 80068dc:	08006879 	.word	0x08006879
 80068e0:	08006879 	.word	0x08006879
 80068e4:	080069bf 	.word	0x080069bf
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	1d1a      	adds	r2, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6032      	str	r2, [r6, #0]
 80068f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068f8:	2301      	movs	r3, #1
 80068fa:	e09d      	b.n	8006a38 <_printf_i+0x1e8>
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	6820      	ldr	r0, [r4, #0]
 8006900:	1d19      	adds	r1, r3, #4
 8006902:	6031      	str	r1, [r6, #0]
 8006904:	0606      	lsls	r6, r0, #24
 8006906:	d501      	bpl.n	800690c <_printf_i+0xbc>
 8006908:	681d      	ldr	r5, [r3, #0]
 800690a:	e003      	b.n	8006914 <_printf_i+0xc4>
 800690c:	0645      	lsls	r5, r0, #25
 800690e:	d5fb      	bpl.n	8006908 <_printf_i+0xb8>
 8006910:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006914:	2d00      	cmp	r5, #0
 8006916:	da03      	bge.n	8006920 <_printf_i+0xd0>
 8006918:	232d      	movs	r3, #45	@ 0x2d
 800691a:	426d      	negs	r5, r5
 800691c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006920:	4859      	ldr	r0, [pc, #356]	@ (8006a88 <_printf_i+0x238>)
 8006922:	230a      	movs	r3, #10
 8006924:	e011      	b.n	800694a <_printf_i+0xfa>
 8006926:	6821      	ldr	r1, [r4, #0]
 8006928:	6833      	ldr	r3, [r6, #0]
 800692a:	0608      	lsls	r0, r1, #24
 800692c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006930:	d402      	bmi.n	8006938 <_printf_i+0xe8>
 8006932:	0649      	lsls	r1, r1, #25
 8006934:	bf48      	it	mi
 8006936:	b2ad      	uxthmi	r5, r5
 8006938:	2f6f      	cmp	r7, #111	@ 0x6f
 800693a:	4853      	ldr	r0, [pc, #332]	@ (8006a88 <_printf_i+0x238>)
 800693c:	6033      	str	r3, [r6, #0]
 800693e:	bf14      	ite	ne
 8006940:	230a      	movne	r3, #10
 8006942:	2308      	moveq	r3, #8
 8006944:	2100      	movs	r1, #0
 8006946:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800694a:	6866      	ldr	r6, [r4, #4]
 800694c:	60a6      	str	r6, [r4, #8]
 800694e:	2e00      	cmp	r6, #0
 8006950:	bfa2      	ittt	ge
 8006952:	6821      	ldrge	r1, [r4, #0]
 8006954:	f021 0104 	bicge.w	r1, r1, #4
 8006958:	6021      	strge	r1, [r4, #0]
 800695a:	b90d      	cbnz	r5, 8006960 <_printf_i+0x110>
 800695c:	2e00      	cmp	r6, #0
 800695e:	d04b      	beq.n	80069f8 <_printf_i+0x1a8>
 8006960:	4616      	mov	r6, r2
 8006962:	fbb5 f1f3 	udiv	r1, r5, r3
 8006966:	fb03 5711 	mls	r7, r3, r1, r5
 800696a:	5dc7      	ldrb	r7, [r0, r7]
 800696c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006970:	462f      	mov	r7, r5
 8006972:	42bb      	cmp	r3, r7
 8006974:	460d      	mov	r5, r1
 8006976:	d9f4      	bls.n	8006962 <_printf_i+0x112>
 8006978:	2b08      	cmp	r3, #8
 800697a:	d10b      	bne.n	8006994 <_printf_i+0x144>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	07df      	lsls	r7, r3, #31
 8006980:	d508      	bpl.n	8006994 <_printf_i+0x144>
 8006982:	6923      	ldr	r3, [r4, #16]
 8006984:	6861      	ldr	r1, [r4, #4]
 8006986:	4299      	cmp	r1, r3
 8006988:	bfde      	ittt	le
 800698a:	2330      	movle	r3, #48	@ 0x30
 800698c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006990:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006994:	1b92      	subs	r2, r2, r6
 8006996:	6122      	str	r2, [r4, #16]
 8006998:	f8cd a000 	str.w	sl, [sp]
 800699c:	464b      	mov	r3, r9
 800699e:	aa03      	add	r2, sp, #12
 80069a0:	4621      	mov	r1, r4
 80069a2:	4640      	mov	r0, r8
 80069a4:	f7ff fee6 	bl	8006774 <_printf_common>
 80069a8:	3001      	adds	r0, #1
 80069aa:	d14a      	bne.n	8006a42 <_printf_i+0x1f2>
 80069ac:	f04f 30ff 	mov.w	r0, #4294967295
 80069b0:	b004      	add	sp, #16
 80069b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b6:	6823      	ldr	r3, [r4, #0]
 80069b8:	f043 0320 	orr.w	r3, r3, #32
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	4833      	ldr	r0, [pc, #204]	@ (8006a8c <_printf_i+0x23c>)
 80069c0:	2778      	movs	r7, #120	@ 0x78
 80069c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	6831      	ldr	r1, [r6, #0]
 80069ca:	061f      	lsls	r7, r3, #24
 80069cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80069d0:	d402      	bmi.n	80069d8 <_printf_i+0x188>
 80069d2:	065f      	lsls	r7, r3, #25
 80069d4:	bf48      	it	mi
 80069d6:	b2ad      	uxthmi	r5, r5
 80069d8:	6031      	str	r1, [r6, #0]
 80069da:	07d9      	lsls	r1, r3, #31
 80069dc:	bf44      	itt	mi
 80069de:	f043 0320 	orrmi.w	r3, r3, #32
 80069e2:	6023      	strmi	r3, [r4, #0]
 80069e4:	b11d      	cbz	r5, 80069ee <_printf_i+0x19e>
 80069e6:	2310      	movs	r3, #16
 80069e8:	e7ac      	b.n	8006944 <_printf_i+0xf4>
 80069ea:	4827      	ldr	r0, [pc, #156]	@ (8006a88 <_printf_i+0x238>)
 80069ec:	e7e9      	b.n	80069c2 <_printf_i+0x172>
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	f023 0320 	bic.w	r3, r3, #32
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	e7f6      	b.n	80069e6 <_printf_i+0x196>
 80069f8:	4616      	mov	r6, r2
 80069fa:	e7bd      	b.n	8006978 <_printf_i+0x128>
 80069fc:	6833      	ldr	r3, [r6, #0]
 80069fe:	6825      	ldr	r5, [r4, #0]
 8006a00:	6961      	ldr	r1, [r4, #20]
 8006a02:	1d18      	adds	r0, r3, #4
 8006a04:	6030      	str	r0, [r6, #0]
 8006a06:	062e      	lsls	r6, r5, #24
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	d501      	bpl.n	8006a10 <_printf_i+0x1c0>
 8006a0c:	6019      	str	r1, [r3, #0]
 8006a0e:	e002      	b.n	8006a16 <_printf_i+0x1c6>
 8006a10:	0668      	lsls	r0, r5, #25
 8006a12:	d5fb      	bpl.n	8006a0c <_printf_i+0x1bc>
 8006a14:	8019      	strh	r1, [r3, #0]
 8006a16:	2300      	movs	r3, #0
 8006a18:	6123      	str	r3, [r4, #16]
 8006a1a:	4616      	mov	r6, r2
 8006a1c:	e7bc      	b.n	8006998 <_printf_i+0x148>
 8006a1e:	6833      	ldr	r3, [r6, #0]
 8006a20:	1d1a      	adds	r2, r3, #4
 8006a22:	6032      	str	r2, [r6, #0]
 8006a24:	681e      	ldr	r6, [r3, #0]
 8006a26:	6862      	ldr	r2, [r4, #4]
 8006a28:	2100      	movs	r1, #0
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	f7f9 fbd0 	bl	80001d0 <memchr>
 8006a30:	b108      	cbz	r0, 8006a36 <_printf_i+0x1e6>
 8006a32:	1b80      	subs	r0, r0, r6
 8006a34:	6060      	str	r0, [r4, #4]
 8006a36:	6863      	ldr	r3, [r4, #4]
 8006a38:	6123      	str	r3, [r4, #16]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a40:	e7aa      	b.n	8006998 <_printf_i+0x148>
 8006a42:	6923      	ldr	r3, [r4, #16]
 8006a44:	4632      	mov	r2, r6
 8006a46:	4649      	mov	r1, r9
 8006a48:	4640      	mov	r0, r8
 8006a4a:	47d0      	blx	sl
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d0ad      	beq.n	80069ac <_printf_i+0x15c>
 8006a50:	6823      	ldr	r3, [r4, #0]
 8006a52:	079b      	lsls	r3, r3, #30
 8006a54:	d413      	bmi.n	8006a7e <_printf_i+0x22e>
 8006a56:	68e0      	ldr	r0, [r4, #12]
 8006a58:	9b03      	ldr	r3, [sp, #12]
 8006a5a:	4298      	cmp	r0, r3
 8006a5c:	bfb8      	it	lt
 8006a5e:	4618      	movlt	r0, r3
 8006a60:	e7a6      	b.n	80069b0 <_printf_i+0x160>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4632      	mov	r2, r6
 8006a66:	4649      	mov	r1, r9
 8006a68:	4640      	mov	r0, r8
 8006a6a:	47d0      	blx	sl
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d09d      	beq.n	80069ac <_printf_i+0x15c>
 8006a70:	3501      	adds	r5, #1
 8006a72:	68e3      	ldr	r3, [r4, #12]
 8006a74:	9903      	ldr	r1, [sp, #12]
 8006a76:	1a5b      	subs	r3, r3, r1
 8006a78:	42ab      	cmp	r3, r5
 8006a7a:	dcf2      	bgt.n	8006a62 <_printf_i+0x212>
 8006a7c:	e7eb      	b.n	8006a56 <_printf_i+0x206>
 8006a7e:	2500      	movs	r5, #0
 8006a80:	f104 0619 	add.w	r6, r4, #25
 8006a84:	e7f5      	b.n	8006a72 <_printf_i+0x222>
 8006a86:	bf00      	nop
 8006a88:	0800845d 	.word	0x0800845d
 8006a8c:	0800846e 	.word	0x0800846e

08006a90 <__sflush_r>:
 8006a90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a98:	0716      	lsls	r6, r2, #28
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	460c      	mov	r4, r1
 8006a9e:	d454      	bmi.n	8006b4a <__sflush_r+0xba>
 8006aa0:	684b      	ldr	r3, [r1, #4]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	dc02      	bgt.n	8006aac <__sflush_r+0x1c>
 8006aa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	dd48      	ble.n	8006b3e <__sflush_r+0xae>
 8006aac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006aae:	2e00      	cmp	r6, #0
 8006ab0:	d045      	beq.n	8006b3e <__sflush_r+0xae>
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ab8:	682f      	ldr	r7, [r5, #0]
 8006aba:	6a21      	ldr	r1, [r4, #32]
 8006abc:	602b      	str	r3, [r5, #0]
 8006abe:	d030      	beq.n	8006b22 <__sflush_r+0x92>
 8006ac0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ac2:	89a3      	ldrh	r3, [r4, #12]
 8006ac4:	0759      	lsls	r1, r3, #29
 8006ac6:	d505      	bpl.n	8006ad4 <__sflush_r+0x44>
 8006ac8:	6863      	ldr	r3, [r4, #4]
 8006aca:	1ad2      	subs	r2, r2, r3
 8006acc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ace:	b10b      	cbz	r3, 8006ad4 <__sflush_r+0x44>
 8006ad0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ad2:	1ad2      	subs	r2, r2, r3
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ad8:	6a21      	ldr	r1, [r4, #32]
 8006ada:	4628      	mov	r0, r5
 8006adc:	47b0      	blx	r6
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	d106      	bne.n	8006af2 <__sflush_r+0x62>
 8006ae4:	6829      	ldr	r1, [r5, #0]
 8006ae6:	291d      	cmp	r1, #29
 8006ae8:	d82b      	bhi.n	8006b42 <__sflush_r+0xb2>
 8006aea:	4a2a      	ldr	r2, [pc, #168]	@ (8006b94 <__sflush_r+0x104>)
 8006aec:	410a      	asrs	r2, r1
 8006aee:	07d6      	lsls	r6, r2, #31
 8006af0:	d427      	bmi.n	8006b42 <__sflush_r+0xb2>
 8006af2:	2200      	movs	r2, #0
 8006af4:	6062      	str	r2, [r4, #4]
 8006af6:	04d9      	lsls	r1, r3, #19
 8006af8:	6922      	ldr	r2, [r4, #16]
 8006afa:	6022      	str	r2, [r4, #0]
 8006afc:	d504      	bpl.n	8006b08 <__sflush_r+0x78>
 8006afe:	1c42      	adds	r2, r0, #1
 8006b00:	d101      	bne.n	8006b06 <__sflush_r+0x76>
 8006b02:	682b      	ldr	r3, [r5, #0]
 8006b04:	b903      	cbnz	r3, 8006b08 <__sflush_r+0x78>
 8006b06:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b0a:	602f      	str	r7, [r5, #0]
 8006b0c:	b1b9      	cbz	r1, 8006b3e <__sflush_r+0xae>
 8006b0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b12:	4299      	cmp	r1, r3
 8006b14:	d002      	beq.n	8006b1c <__sflush_r+0x8c>
 8006b16:	4628      	mov	r0, r5
 8006b18:	f7ff fca0 	bl	800645c <_free_r>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b20:	e00d      	b.n	8006b3e <__sflush_r+0xae>
 8006b22:	2301      	movs	r3, #1
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b0      	blx	r6
 8006b28:	4602      	mov	r2, r0
 8006b2a:	1c50      	adds	r0, r2, #1
 8006b2c:	d1c9      	bne.n	8006ac2 <__sflush_r+0x32>
 8006b2e:	682b      	ldr	r3, [r5, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0c6      	beq.n	8006ac2 <__sflush_r+0x32>
 8006b34:	2b1d      	cmp	r3, #29
 8006b36:	d001      	beq.n	8006b3c <__sflush_r+0xac>
 8006b38:	2b16      	cmp	r3, #22
 8006b3a:	d11e      	bne.n	8006b7a <__sflush_r+0xea>
 8006b3c:	602f      	str	r7, [r5, #0]
 8006b3e:	2000      	movs	r0, #0
 8006b40:	e022      	b.n	8006b88 <__sflush_r+0xf8>
 8006b42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b46:	b21b      	sxth	r3, r3
 8006b48:	e01b      	b.n	8006b82 <__sflush_r+0xf2>
 8006b4a:	690f      	ldr	r7, [r1, #16]
 8006b4c:	2f00      	cmp	r7, #0
 8006b4e:	d0f6      	beq.n	8006b3e <__sflush_r+0xae>
 8006b50:	0793      	lsls	r3, r2, #30
 8006b52:	680e      	ldr	r6, [r1, #0]
 8006b54:	bf08      	it	eq
 8006b56:	694b      	ldreq	r3, [r1, #20]
 8006b58:	600f      	str	r7, [r1, #0]
 8006b5a:	bf18      	it	ne
 8006b5c:	2300      	movne	r3, #0
 8006b5e:	eba6 0807 	sub.w	r8, r6, r7
 8006b62:	608b      	str	r3, [r1, #8]
 8006b64:	f1b8 0f00 	cmp.w	r8, #0
 8006b68:	dde9      	ble.n	8006b3e <__sflush_r+0xae>
 8006b6a:	6a21      	ldr	r1, [r4, #32]
 8006b6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b6e:	4643      	mov	r3, r8
 8006b70:	463a      	mov	r2, r7
 8006b72:	4628      	mov	r0, r5
 8006b74:	47b0      	blx	r6
 8006b76:	2800      	cmp	r0, #0
 8006b78:	dc08      	bgt.n	8006b8c <__sflush_r+0xfc>
 8006b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b82:	81a3      	strh	r3, [r4, #12]
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b8c:	4407      	add	r7, r0
 8006b8e:	eba8 0800 	sub.w	r8, r8, r0
 8006b92:	e7e7      	b.n	8006b64 <__sflush_r+0xd4>
 8006b94:	dfbffffe 	.word	0xdfbffffe

08006b98 <_fflush_r>:
 8006b98:	b538      	push	{r3, r4, r5, lr}
 8006b9a:	690b      	ldr	r3, [r1, #16]
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	b913      	cbnz	r3, 8006ba8 <_fflush_r+0x10>
 8006ba2:	2500      	movs	r5, #0
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	bd38      	pop	{r3, r4, r5, pc}
 8006ba8:	b118      	cbz	r0, 8006bb2 <_fflush_r+0x1a>
 8006baa:	6a03      	ldr	r3, [r0, #32]
 8006bac:	b90b      	cbnz	r3, 8006bb2 <_fflush_r+0x1a>
 8006bae:	f7ff fb0f 	bl	80061d0 <__sinit>
 8006bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0f3      	beq.n	8006ba2 <_fflush_r+0xa>
 8006bba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006bbc:	07d0      	lsls	r0, r2, #31
 8006bbe:	d404      	bmi.n	8006bca <_fflush_r+0x32>
 8006bc0:	0599      	lsls	r1, r3, #22
 8006bc2:	d402      	bmi.n	8006bca <_fflush_r+0x32>
 8006bc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bc6:	f7ff fc32 	bl	800642e <__retarget_lock_acquire_recursive>
 8006bca:	4628      	mov	r0, r5
 8006bcc:	4621      	mov	r1, r4
 8006bce:	f7ff ff5f 	bl	8006a90 <__sflush_r>
 8006bd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bd4:	07da      	lsls	r2, r3, #31
 8006bd6:	4605      	mov	r5, r0
 8006bd8:	d4e4      	bmi.n	8006ba4 <_fflush_r+0xc>
 8006bda:	89a3      	ldrh	r3, [r4, #12]
 8006bdc:	059b      	lsls	r3, r3, #22
 8006bde:	d4e1      	bmi.n	8006ba4 <_fflush_r+0xc>
 8006be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006be2:	f7ff fc25 	bl	8006430 <__retarget_lock_release_recursive>
 8006be6:	e7dd      	b.n	8006ba4 <_fflush_r+0xc>

08006be8 <__swbuf_r>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	460e      	mov	r6, r1
 8006bec:	4614      	mov	r4, r2
 8006bee:	4605      	mov	r5, r0
 8006bf0:	b118      	cbz	r0, 8006bfa <__swbuf_r+0x12>
 8006bf2:	6a03      	ldr	r3, [r0, #32]
 8006bf4:	b90b      	cbnz	r3, 8006bfa <__swbuf_r+0x12>
 8006bf6:	f7ff faeb 	bl	80061d0 <__sinit>
 8006bfa:	69a3      	ldr	r3, [r4, #24]
 8006bfc:	60a3      	str	r3, [r4, #8]
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	071a      	lsls	r2, r3, #28
 8006c02:	d501      	bpl.n	8006c08 <__swbuf_r+0x20>
 8006c04:	6923      	ldr	r3, [r4, #16]
 8006c06:	b943      	cbnz	r3, 8006c1a <__swbuf_r+0x32>
 8006c08:	4621      	mov	r1, r4
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	f000 f82a 	bl	8006c64 <__swsetup_r>
 8006c10:	b118      	cbz	r0, 8006c1a <__swbuf_r+0x32>
 8006c12:	f04f 37ff 	mov.w	r7, #4294967295
 8006c16:	4638      	mov	r0, r7
 8006c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	6922      	ldr	r2, [r4, #16]
 8006c1e:	1a98      	subs	r0, r3, r2
 8006c20:	6963      	ldr	r3, [r4, #20]
 8006c22:	b2f6      	uxtb	r6, r6
 8006c24:	4283      	cmp	r3, r0
 8006c26:	4637      	mov	r7, r6
 8006c28:	dc05      	bgt.n	8006c36 <__swbuf_r+0x4e>
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	f7ff ffb3 	bl	8006b98 <_fflush_r>
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d1ed      	bne.n	8006c12 <__swbuf_r+0x2a>
 8006c36:	68a3      	ldr	r3, [r4, #8]
 8006c38:	3b01      	subs	r3, #1
 8006c3a:	60a3      	str	r3, [r4, #8]
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	6022      	str	r2, [r4, #0]
 8006c42:	701e      	strb	r6, [r3, #0]
 8006c44:	6962      	ldr	r2, [r4, #20]
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d004      	beq.n	8006c56 <__swbuf_r+0x6e>
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	07db      	lsls	r3, r3, #31
 8006c50:	d5e1      	bpl.n	8006c16 <__swbuf_r+0x2e>
 8006c52:	2e0a      	cmp	r6, #10
 8006c54:	d1df      	bne.n	8006c16 <__swbuf_r+0x2e>
 8006c56:	4621      	mov	r1, r4
 8006c58:	4628      	mov	r0, r5
 8006c5a:	f7ff ff9d 	bl	8006b98 <_fflush_r>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	d0d9      	beq.n	8006c16 <__swbuf_r+0x2e>
 8006c62:	e7d6      	b.n	8006c12 <__swbuf_r+0x2a>

08006c64 <__swsetup_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	4b29      	ldr	r3, [pc, #164]	@ (8006d0c <__swsetup_r+0xa8>)
 8006c68:	4605      	mov	r5, r0
 8006c6a:	6818      	ldr	r0, [r3, #0]
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	b118      	cbz	r0, 8006c78 <__swsetup_r+0x14>
 8006c70:	6a03      	ldr	r3, [r0, #32]
 8006c72:	b90b      	cbnz	r3, 8006c78 <__swsetup_r+0x14>
 8006c74:	f7ff faac 	bl	80061d0 <__sinit>
 8006c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c7c:	0719      	lsls	r1, r3, #28
 8006c7e:	d422      	bmi.n	8006cc6 <__swsetup_r+0x62>
 8006c80:	06da      	lsls	r2, r3, #27
 8006c82:	d407      	bmi.n	8006c94 <__swsetup_r+0x30>
 8006c84:	2209      	movs	r2, #9
 8006c86:	602a      	str	r2, [r5, #0]
 8006c88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c8c:	81a3      	strh	r3, [r4, #12]
 8006c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c92:	e033      	b.n	8006cfc <__swsetup_r+0x98>
 8006c94:	0758      	lsls	r0, r3, #29
 8006c96:	d512      	bpl.n	8006cbe <__swsetup_r+0x5a>
 8006c98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c9a:	b141      	cbz	r1, 8006cae <__swsetup_r+0x4a>
 8006c9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ca0:	4299      	cmp	r1, r3
 8006ca2:	d002      	beq.n	8006caa <__swsetup_r+0x46>
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	f7ff fbd9 	bl	800645c <_free_r>
 8006caa:	2300      	movs	r3, #0
 8006cac:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cb4:	81a3      	strh	r3, [r4, #12]
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	6063      	str	r3, [r4, #4]
 8006cba:	6923      	ldr	r3, [r4, #16]
 8006cbc:	6023      	str	r3, [r4, #0]
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	f043 0308 	orr.w	r3, r3, #8
 8006cc4:	81a3      	strh	r3, [r4, #12]
 8006cc6:	6923      	ldr	r3, [r4, #16]
 8006cc8:	b94b      	cbnz	r3, 8006cde <__swsetup_r+0x7a>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd4:	d003      	beq.n	8006cde <__swsetup_r+0x7a>
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 f883 	bl	8006de4 <__smakebuf_r>
 8006cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ce2:	f013 0201 	ands.w	r2, r3, #1
 8006ce6:	d00a      	beq.n	8006cfe <__swsetup_r+0x9a>
 8006ce8:	2200      	movs	r2, #0
 8006cea:	60a2      	str	r2, [r4, #8]
 8006cec:	6962      	ldr	r2, [r4, #20]
 8006cee:	4252      	negs	r2, r2
 8006cf0:	61a2      	str	r2, [r4, #24]
 8006cf2:	6922      	ldr	r2, [r4, #16]
 8006cf4:	b942      	cbnz	r2, 8006d08 <__swsetup_r+0xa4>
 8006cf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cfa:	d1c5      	bne.n	8006c88 <__swsetup_r+0x24>
 8006cfc:	bd38      	pop	{r3, r4, r5, pc}
 8006cfe:	0799      	lsls	r1, r3, #30
 8006d00:	bf58      	it	pl
 8006d02:	6962      	ldrpl	r2, [r4, #20]
 8006d04:	60a2      	str	r2, [r4, #8]
 8006d06:	e7f4      	b.n	8006cf2 <__swsetup_r+0x8e>
 8006d08:	2000      	movs	r0, #0
 8006d0a:	e7f7      	b.n	8006cfc <__swsetup_r+0x98>
 8006d0c:	20000020 	.word	0x20000020

08006d10 <_raise_r>:
 8006d10:	291f      	cmp	r1, #31
 8006d12:	b538      	push	{r3, r4, r5, lr}
 8006d14:	4605      	mov	r5, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	d904      	bls.n	8006d24 <_raise_r+0x14>
 8006d1a:	2316      	movs	r3, #22
 8006d1c:	6003      	str	r3, [r0, #0]
 8006d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d22:	bd38      	pop	{r3, r4, r5, pc}
 8006d24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006d26:	b112      	cbz	r2, 8006d2e <_raise_r+0x1e>
 8006d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d2c:	b94b      	cbnz	r3, 8006d42 <_raise_r+0x32>
 8006d2e:	4628      	mov	r0, r5
 8006d30:	f000 f830 	bl	8006d94 <_getpid_r>
 8006d34:	4622      	mov	r2, r4
 8006d36:	4601      	mov	r1, r0
 8006d38:	4628      	mov	r0, r5
 8006d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d3e:	f000 b817 	b.w	8006d70 <_kill_r>
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d00a      	beq.n	8006d5c <_raise_r+0x4c>
 8006d46:	1c59      	adds	r1, r3, #1
 8006d48:	d103      	bne.n	8006d52 <_raise_r+0x42>
 8006d4a:	2316      	movs	r3, #22
 8006d4c:	6003      	str	r3, [r0, #0]
 8006d4e:	2001      	movs	r0, #1
 8006d50:	e7e7      	b.n	8006d22 <_raise_r+0x12>
 8006d52:	2100      	movs	r1, #0
 8006d54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006d58:	4620      	mov	r0, r4
 8006d5a:	4798      	blx	r3
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	e7e0      	b.n	8006d22 <_raise_r+0x12>

08006d60 <raise>:
 8006d60:	4b02      	ldr	r3, [pc, #8]	@ (8006d6c <raise+0xc>)
 8006d62:	4601      	mov	r1, r0
 8006d64:	6818      	ldr	r0, [r3, #0]
 8006d66:	f7ff bfd3 	b.w	8006d10 <_raise_r>
 8006d6a:	bf00      	nop
 8006d6c:	20000020 	.word	0x20000020

08006d70 <_kill_r>:
 8006d70:	b538      	push	{r3, r4, r5, lr}
 8006d72:	4d07      	ldr	r5, [pc, #28]	@ (8006d90 <_kill_r+0x20>)
 8006d74:	2300      	movs	r3, #0
 8006d76:	4604      	mov	r4, r0
 8006d78:	4608      	mov	r0, r1
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	602b      	str	r3, [r5, #0]
 8006d7e:	f7fa fce1 	bl	8001744 <_kill>
 8006d82:	1c43      	adds	r3, r0, #1
 8006d84:	d102      	bne.n	8006d8c <_kill_r+0x1c>
 8006d86:	682b      	ldr	r3, [r5, #0]
 8006d88:	b103      	cbz	r3, 8006d8c <_kill_r+0x1c>
 8006d8a:	6023      	str	r3, [r4, #0]
 8006d8c:	bd38      	pop	{r3, r4, r5, pc}
 8006d8e:	bf00      	nop
 8006d90:	20000248 	.word	0x20000248

08006d94 <_getpid_r>:
 8006d94:	f7fa bcce 	b.w	8001734 <_getpid>

08006d98 <__swhatbuf_r>:
 8006d98:	b570      	push	{r4, r5, r6, lr}
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006da0:	2900      	cmp	r1, #0
 8006da2:	b096      	sub	sp, #88	@ 0x58
 8006da4:	4615      	mov	r5, r2
 8006da6:	461e      	mov	r6, r3
 8006da8:	da0d      	bge.n	8006dc6 <__swhatbuf_r+0x2e>
 8006daa:	89a3      	ldrh	r3, [r4, #12]
 8006dac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006db0:	f04f 0100 	mov.w	r1, #0
 8006db4:	bf14      	ite	ne
 8006db6:	2340      	movne	r3, #64	@ 0x40
 8006db8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	6031      	str	r1, [r6, #0]
 8006dc0:	602b      	str	r3, [r5, #0]
 8006dc2:	b016      	add	sp, #88	@ 0x58
 8006dc4:	bd70      	pop	{r4, r5, r6, pc}
 8006dc6:	466a      	mov	r2, sp
 8006dc8:	f000 f848 	bl	8006e5c <_fstat_r>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	dbec      	blt.n	8006daa <__swhatbuf_r+0x12>
 8006dd0:	9901      	ldr	r1, [sp, #4]
 8006dd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006dd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006dda:	4259      	negs	r1, r3
 8006ddc:	4159      	adcs	r1, r3
 8006dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006de2:	e7eb      	b.n	8006dbc <__swhatbuf_r+0x24>

08006de4 <__smakebuf_r>:
 8006de4:	898b      	ldrh	r3, [r1, #12]
 8006de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006de8:	079d      	lsls	r5, r3, #30
 8006dea:	4606      	mov	r6, r0
 8006dec:	460c      	mov	r4, r1
 8006dee:	d507      	bpl.n	8006e00 <__smakebuf_r+0x1c>
 8006df0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	6123      	str	r3, [r4, #16]
 8006df8:	2301      	movs	r3, #1
 8006dfa:	6163      	str	r3, [r4, #20]
 8006dfc:	b003      	add	sp, #12
 8006dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e00:	ab01      	add	r3, sp, #4
 8006e02:	466a      	mov	r2, sp
 8006e04:	f7ff ffc8 	bl	8006d98 <__swhatbuf_r>
 8006e08:	9f00      	ldr	r7, [sp, #0]
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	4639      	mov	r1, r7
 8006e0e:	4630      	mov	r0, r6
 8006e10:	f7ff f8c6 	bl	8005fa0 <_malloc_r>
 8006e14:	b948      	cbnz	r0, 8006e2a <__smakebuf_r+0x46>
 8006e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e1a:	059a      	lsls	r2, r3, #22
 8006e1c:	d4ee      	bmi.n	8006dfc <__smakebuf_r+0x18>
 8006e1e:	f023 0303 	bic.w	r3, r3, #3
 8006e22:	f043 0302 	orr.w	r3, r3, #2
 8006e26:	81a3      	strh	r3, [r4, #12]
 8006e28:	e7e2      	b.n	8006df0 <__smakebuf_r+0xc>
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	6020      	str	r0, [r4, #0]
 8006e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	9b01      	ldr	r3, [sp, #4]
 8006e36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e3a:	b15b      	cbz	r3, 8006e54 <__smakebuf_r+0x70>
 8006e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e40:	4630      	mov	r0, r6
 8006e42:	f000 f81d 	bl	8006e80 <_isatty_r>
 8006e46:	b128      	cbz	r0, 8006e54 <__smakebuf_r+0x70>
 8006e48:	89a3      	ldrh	r3, [r4, #12]
 8006e4a:	f023 0303 	bic.w	r3, r3, #3
 8006e4e:	f043 0301 	orr.w	r3, r3, #1
 8006e52:	81a3      	strh	r3, [r4, #12]
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	431d      	orrs	r5, r3
 8006e58:	81a5      	strh	r5, [r4, #12]
 8006e5a:	e7cf      	b.n	8006dfc <__smakebuf_r+0x18>

08006e5c <_fstat_r>:
 8006e5c:	b538      	push	{r3, r4, r5, lr}
 8006e5e:	4d07      	ldr	r5, [pc, #28]	@ (8006e7c <_fstat_r+0x20>)
 8006e60:	2300      	movs	r3, #0
 8006e62:	4604      	mov	r4, r0
 8006e64:	4608      	mov	r0, r1
 8006e66:	4611      	mov	r1, r2
 8006e68:	602b      	str	r3, [r5, #0]
 8006e6a:	f7fa fccb 	bl	8001804 <_fstat>
 8006e6e:	1c43      	adds	r3, r0, #1
 8006e70:	d102      	bne.n	8006e78 <_fstat_r+0x1c>
 8006e72:	682b      	ldr	r3, [r5, #0]
 8006e74:	b103      	cbz	r3, 8006e78 <_fstat_r+0x1c>
 8006e76:	6023      	str	r3, [r4, #0]
 8006e78:	bd38      	pop	{r3, r4, r5, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000248 	.word	0x20000248

08006e80 <_isatty_r>:
 8006e80:	b538      	push	{r3, r4, r5, lr}
 8006e82:	4d06      	ldr	r5, [pc, #24]	@ (8006e9c <_isatty_r+0x1c>)
 8006e84:	2300      	movs	r3, #0
 8006e86:	4604      	mov	r4, r0
 8006e88:	4608      	mov	r0, r1
 8006e8a:	602b      	str	r3, [r5, #0]
 8006e8c:	f7fa fcca 	bl	8001824 <_isatty>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d102      	bne.n	8006e9a <_isatty_r+0x1a>
 8006e94:	682b      	ldr	r3, [r5, #0]
 8006e96:	b103      	cbz	r3, 8006e9a <_isatty_r+0x1a>
 8006e98:	6023      	str	r3, [r4, #0]
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	20000248 	.word	0x20000248

08006ea0 <_init>:
 8006ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea2:	bf00      	nop
 8006ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ea6:	bc08      	pop	{r3}
 8006ea8:	469e      	mov	lr, r3
 8006eaa:	4770      	bx	lr

08006eac <_fini>:
 8006eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eae:	bf00      	nop
 8006eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eb2:	bc08      	pop	{r3}
 8006eb4:	469e      	mov	lr, r3
 8006eb6:	4770      	bx	lr
