Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:54:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 checkResult_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (59.821%)  route 0.045ns (40.179%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y123                                                     r  checkResult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  checkResult_reg[4]/Q
                         net (fo=2, routed)           0.033     0.085    n_0_checkResult_reg[4]
    SLICE_X13Y123                                                     r  checkResult[4]_i_1/I3
    SLICE_X13Y123        LUT4 (Prop_LUT4_I3_O)        0.015     0.100 r  checkResult[4]_i_1/O
                         net (fo=1, routed)           0.012     0.112    n_0_checkResult[4]_i_1
    SLICE_X13Y123        FDRE                                         r  checkResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y123                                                     r  checkResult_reg[4]/C
                         clock pessimism              0.000     0.000    
    SLICE_X13Y123        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 checkResult_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y123                                                     r  checkResult_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  checkResult_reg[16]/Q
                         net (fo=3, routed)           0.044     0.096    p_37_in
    SLICE_X12Y123                                                     r  checkResult[16]_i_1/I3
    SLICE_X12Y123        LUT4 (Prop_LUT4_I3_O)        0.015     0.111 r  checkResult[16]_i_1/O
                         net (fo=1, routed)           0.016     0.127    n_0_checkResult[16]_i_1
    SLICE_X12Y123        FDRE                                         r  checkResult_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y123                                                     r  checkResult_reg[16]/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y123        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 checkResult_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.066ns (51.163%)  route 0.063ns (48.837%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y124                                                     r  checkResult_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  checkResult_reg[1]/Q
                         net (fo=3, routed)           0.047     0.098    n_0_checkResult_reg[1]
    SLICE_X12Y124                                                     r  checkResult[1]_i_1/I3
    SLICE_X12Y124        LUT4 (Prop_LUT4_I3_O)        0.015     0.113 r  checkResult[1]_i_1/O
                         net (fo=1, routed)           0.016     0.129    n_0_checkResult[1]_i_1
    SLICE_X12Y124        FDRE                                         r  checkResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y124                                                     r  checkResult_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y124        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 countDetectedBlobs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            countDetectedBlobs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.067ns (51.538%)  route 0.063ns (48.462%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X16Y132                                                     r  countDetectedBlobs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y132        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  countDetectedBlobs_reg[2]/Q
                         net (fo=154, routed)         0.048     0.100    n_0_countDetectedBlobs_reg[2]
    SLICE_X16Y132                                                     r  countDetectedBlobs[2]_i_1/I2
    SLICE_X16Y132        LUT3 (Prop_LUT3_I2_O)        0.015     0.115 r  countDetectedBlobs[2]_i_1/O
                         net (fo=1, routed)           0.015     0.130    n_0_countDetectedBlobs[2]_i_1
    SLICE_X16Y132        FDRE                                         r  countDetectedBlobs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X16Y132                                                     r  countDetectedBlobs_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X16Y132        FDRE (Hold_FDRE_C_D)         0.056     0.056    countDetectedBlobs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 write_result_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            write_result_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.068ns (52.308%)  route 0.062ns (47.692%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X10Y137                                                     r  write_result_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  write_result_pointer_reg[2]/Q
                         net (fo=101, routed)         0.050     0.102    n_0_write_result_pointer_reg[2]
    SLICE_X10Y137                                                     r  write_result_pointer[2]_i_1/I1
    SLICE_X10Y137        LUT5 (Prop_LUT5_I1_O)        0.016     0.118 r  write_result_pointer[2]_i_1/O
                         net (fo=1, routed)           0.012     0.130    write_result_pointer[2]
    SLICE_X10Y137        FDRE                                         r  write_result_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X10Y137                                                     r  write_result_pointer_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X10Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    write_result_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 checkResult_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.068ns (51.908%)  route 0.063ns (48.092%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y121                                                     r  checkResult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  checkResult_reg[10]/Q
                         net (fo=2, routed)           0.048     0.100    n_0_checkResult_reg[10]
    SLICE_X13Y121                                                     r  checkResult[10]_i_1/I3
    SLICE_X13Y121        LUT4 (Prop_LUT4_I3_O)        0.016     0.116 r  checkResult[10]_i_1/O
                         net (fo=1, routed)           0.015     0.131    n_0_checkResult[10]_i_1
    SLICE_X13Y121        FDRE                                         r  checkResult_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y121                                                     r  checkResult_reg[10]/C
                         clock pessimism              0.000     0.000    
    SLICE_X13Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 checkResult_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.067ns (50.376%)  route 0.066ns (49.624%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y122                                                     r  checkResult_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  checkResult_reg[13]/Q
                         net (fo=5, routed)           0.050     0.102    n_0_checkResult_reg[13]
    SLICE_X12Y122                                                     r  checkResult[13]_i_1/I3
    SLICE_X12Y122        LUT4 (Prop_LUT4_I3_O)        0.015     0.117 r  checkResult[13]_i_1/O
                         net (fo=1, routed)           0.016     0.133    n_0_checkResult[13]_i_1
    SLICE_X12Y122        FDRE                                         r  checkResult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X12Y122                                                     r  checkResult_reg[13]/C
                         clock pessimism              0.000     0.000    
    SLICE_X12Y122        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 checkResult_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            checkResult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.068ns (51.128%)  route 0.065ns (48.872%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y122                                                     r  checkResult_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  checkResult_reg[8]/Q
                         net (fo=5, routed)           0.053     0.105    n_0_checkResult_reg[8]
    SLICE_X13Y122                                                     r  checkResult[8]_i_1/I5
    SLICE_X13Y122        LUT6 (Prop_LUT6_I5_O)        0.016     0.121 r  checkResult[8]_i_1/O
                         net (fo=1, routed)           0.012     0.133    n_0_checkResult[8]_i_1
    SLICE_X13Y122        FDRE                                         r  checkResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y122                                                     r  checkResult_reg[8]/C
                         clock pessimism              0.000     0.000    
    SLICE_X13Y122        FDRE (Hold_FDRE_C_D)         0.056     0.056    checkResult_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ContainerAdjacentResult_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            ContainerAdjacentResult_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.068ns (50.746%)  route 0.066ns (49.254%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y127                                                     r  ContainerAdjacentResult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  ContainerAdjacentResult_reg[4]/Q
                         net (fo=8, routed)           0.050     0.102    p_5_in
    SLICE_X13Y127                                                     r  ContainerAdjacentResult[4]_i_1/I5
    SLICE_X13Y127        LUT6 (Prop_LUT6_I5_O)        0.016     0.118 r  ContainerAdjacentResult[4]_i_1/O
                         net (fo=1, routed)           0.016     0.134    n_0_ContainerAdjacentResult[4]_i_1
    SLICE_X13Y127        FDRE                                         r  ContainerAdjacentResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X13Y127                                                     r  ContainerAdjacentResult_reg[4]/C
                         clock pessimism              0.000     0.000    
    SLICE_X13Y127        FDRE (Hold_FDRE_C_D)         0.056     0.056    ContainerAdjacentResult_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 RunAdded_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            RunAdded_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.068ns (50.746%)  route 0.066ns (49.254%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X11Y128                                                     r  RunAdded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  RunAdded_reg/Q
                         net (fo=3, routed)           0.050     0.102    n_0_RunAdded_reg
    SLICE_X11Y128                                                     r  RunAdded_i_1/I3
    SLICE_X11Y128        LUT4 (Prop_LUT4_I3_O)        0.016     0.118 r  RunAdded_i_1/O
                         net (fo=1, routed)           0.016     0.134    n_0_RunAdded_i_1
    SLICE_X11Y128        FDRE                                         r  RunAdded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
    SLICE_X11Y128                                                     r  RunAdded_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X11Y128        FDRE (Hold_FDRE_C_D)         0.056     0.056    RunAdded_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    




