Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 26 18:26:11 2020
| Host         : DESKTOP-KE3UBO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_simple_wrapper_timing_summary_routed.rpt -pb lab3_simple_wrapper_timing_summary_routed.pb -rpx lab3_simple_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_simple_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.117       -0.193                      5                11959        0.030        0.000                      0                11959        2.750        0.000                       0                  4721  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.117       -0.193                      5                11863        0.030        0.000                      0                11863        2.750        0.000                       0                  4721  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.686        0.000                      0                   96        0.555        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 4.640ns (58.579%)  route 3.281ns (41.421%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.488    10.148    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X17Y20         LUT2 (Prop_lut2_I0_O)        0.313    10.461 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[2]_i_1/O
                         net (fo=2, routed)           0.506    10.967    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[2]_i_1_n_3
    SLICE_X15Y20         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.569    10.748    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X15Y20         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/C
                         clock pessimism              0.267    11.015    
                         clock uncertainty           -0.125    10.890    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)       -0.040    10.850    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.640ns (59.563%)  route 3.150ns (40.437%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.744 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.674    10.333    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X19Y23         LUT2 (Prop_lut2_I0_O)        0.313    10.646 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[5]_i_1/O
                         net (fo=2, routed)           0.190    10.836    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[5]_i_1_n_3
    SLICE_X18Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.565    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X18Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X18Y23         FDRE (Setup_fdre_C_D)       -0.045    10.804    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 4.640ns (59.646%)  route 3.139ns (40.354%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.521    10.181    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X17Y21         LUT2 (Prop_lut2_I0_O)        0.313    10.494 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[0]_i_1/O
                         net (fo=2, routed)           0.331    10.825    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[0]_i_1_n_3
    SLICE_X17Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.566    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X17Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/C
                         clock pessimism              0.230    10.975    
                         clock uncertainty           -0.125    10.850    
    SLICE_X17Y22         FDRE (Setup_fdre_C_D)       -0.040    10.810    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 4.640ns (59.797%)  route 3.120ns (40.203%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.744 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.502    10.161    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.313    10.474 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[4]_i_1/O
                         net (fo=2, routed)           0.331    10.806    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[4]_i_1_n_3
    SLICE_X17Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.565    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X17Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[4]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X17Y23         FDRE (Setup_fdre_C_D)       -0.058    10.791    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[4]
  -------------------------------------------------------------------
                         required time                         10.791    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.640ns (59.641%)  route 3.140ns (40.359%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 10.747 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.516    10.175    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X18Y21         LUT2 (Prop_lut2_I0_O)        0.313    10.488 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_1/O
                         net (fo=2, routed)           0.338    10.826    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_1_n_3
    SLICE_X17Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.568    10.747    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X17Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/C
                         clock pessimism              0.230    10.977    
                         clock uncertainty           -0.125    10.852    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.040    10.812    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 4.640ns (59.757%)  route 3.125ns (40.243%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.504    10.163    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.313    10.476 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_3/O
                         net (fo=2, routed)           0.335    10.811    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_3_n_3
    SLICE_X15Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.566    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X15Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.058    10.829    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 4.640ns (59.860%)  route 3.111ns (40.140%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.744 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.493    10.153    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.313    10.466 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[6]_i_1/O
                         net (fo=2, routed)           0.331    10.797    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[6]_i_1_n_3
    SLICE_X15Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.565    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X15Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/C
                         clock pessimism              0.267    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)       -0.040    10.846    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 4.640ns (59.895%)  route 3.107ns (40.105%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.497    10.157    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.313    10.470 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[1]_i_1/O
                         net (fo=2, routed)           0.323    10.793    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[1]_i_1_n_3
    SLICE_X13Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.566    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X13Y22         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[1]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)       -0.043    10.844    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[1]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 4.640ns (61.049%)  route 2.960ns (38.951%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.744 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.674    10.333    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X19Y23         LUT2 (Prop_lut2_I0_O)        0.313    10.646 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[5]_i_1/O
                         net (fo=2, routed)           0.000    10.646    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[5]_i_1_n_3
    SLICE_X19Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.565    10.745    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X19Y23         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[5]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)        0.031    10.880    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[5]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 4.640ns (62.300%)  route 2.808ns (37.700%))
  Logic Levels:           17  (CARRY4=13 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 10.747 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.752     3.046    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X14Y14         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[1]/Q
                         net (fo=4, routed)           0.277     3.841    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144/O
                         net (fo=1, routed)           0.336     4.301    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_144_n_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.881 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_126_n_3
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.995 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.995    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_92_n_3
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.109 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.109    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_60_n_3
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.337 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_32/CO[2]
                         net (fo=63, routed)          0.627     5.964    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X18Y15         LUT3 (Prop_lut3_I1_O)        0.313     6.277 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[3]_i_6/O
                         net (fo=1, routed)           0.323     6.600    lab3_simple_i/sobel_filter_1/inst/abs_fu_1199_p3[0]
    SLICE_X16Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.150 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.150    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]_i_2_n_3
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.267    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_5_n_3
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.384    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_74_n_3
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.501    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_75_n_3
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.618    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_44_n_3
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.735    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_43_n_3
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.852    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_31_n_3
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 f  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_30/O[0]
                         net (fo=2, routed)           0.724     8.795    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1225_p4[20]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295     9.090 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11/O
                         net (fo=1, routed)           0.000     9.090    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_11_n_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.660 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.521    10.181    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1235_p2
    SLICE_X17Y21         LUT2 (Prop_lut2_I0_O)        0.313    10.494 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[0]_i_1/O
                         net (fo=2, routed)           0.000    10.494    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[0]_i_1_n_3
    SLICE_X17Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.568    10.747    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X17Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/C
                         clock pessimism              0.230    10.977    
                         clock uncertainty           -0.125    10.852    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)        0.029    10.881    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.377%)  route 0.164ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.557     0.893    lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X38Y50         FDRE                                         r  lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.164     1.205    lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[6]
    SLICE_X36Y48         FDRE                                         r  lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.830     1.196    lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y48         FDRE                                         r  lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.009     1.175    lab3_simple_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.870%)  route 0.219ns (54.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.593     0.929    lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X21Y39         FDRE                                         r  lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.113     1.183    lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[3]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.228 r  lab3_simple_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.106     1.334    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.903     1.269    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.302    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.560     0.896    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y41         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/Q
                         net (fo=1, routed)           0.117     1.154    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y41         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.828     1.194    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y41         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/CLK
                         clock pessimism             -0.263     0.931    
    SLICE_X46Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.113    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.525%)  route 0.214ns (53.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.563     0.899    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X45Y49         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]/Q
                         net (fo=8, routed)           0.214     1.253    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.298 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dbeat_cntr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.298    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10
    SLICE_X45Y50         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.825     1.191    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X45Y50         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.569     0.905    lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y81         FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab3_simple_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.119     1.164    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y81         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.834     1.200    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.488%)  route 0.197ns (48.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.551     0.887    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X50Y57         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/Q
                         net (fo=1, routed)           0.197     1.248    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[23]
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.293 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.293    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.825     1.191    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X48Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.091     1.247    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.275ns (62.301%)  route 0.166ns (37.699%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.565     0.901    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X34Y49         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/Q
                         net (fo=2, routed)           0.166     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q[1]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.276 r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_4__0/O
                         net (fo=1, routed)           0.000     1.276    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_4__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.342 r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.342    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.826     1.192    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X32Y50         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[1]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     1.296    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.455%)  route 0.213ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.557     0.893    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/Q
                         net (fo=1, routed)           0.213     1.270    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[2]
    SLICE_X51Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.821     1.187    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.070     1.222    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.552     0.888    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X37Y63         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.110     1.139    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[27]
    SLICE_X36Y62         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.820     1.186    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X36Y62         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.302%)  route 0.247ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.551     0.887    lab3_simple_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y63         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  lab3_simple_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[6]/Q
                         net (fo=2, routed)           0.247     1.275    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[6]
    SLICE_X51Y59         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.819     1.185    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y59         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.070     1.220    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y7    lab3_simple_i/sobel_filter_1/inst/sobel_filter_mac_eOg_U3/sobel_filter_mac_eOg_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y6    lab3_simple_i/sobel_filter_1/inst/sobel_filter_mac_eOg_U2/sobel_filter_mac_eOg_DSP48_0_U/p/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y8   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y8   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y36  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y36  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y46  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y35  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.718ns (19.997%)  route 2.872ns (80.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.824     4.295    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.299     4.594 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.049     6.642    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y53         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.521    10.700    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y53         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.115    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X26Y53         FDPE (Recov_fdpe_C_PRE)     -0.361    10.329    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X13Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.715ns (22.813%)  route 2.419ns (77.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.450     6.186    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y49         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y49         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X14Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    10.541    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X12Y49         FDCE (Recov_fdce_C_CLR)     -0.361    10.541    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.715ns (23.127%)  route 2.377ns (76.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.758     3.052    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y47         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.471 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.440    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.296     4.736 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.407     6.144    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y49         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        1.581    10.760    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y49         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.267    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X12Y49         FDCE (Recov_fdce_C_CLR)     -0.361    10.541    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  4.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.801%)  route 0.334ns (64.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.148     1.221    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.451    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y46         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y46         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.227ns (39.505%)  route 0.348ns (60.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.506    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X15Y45         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X15Y45         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.227ns (39.505%)  route 0.348ns (60.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.506    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X15Y45         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X15Y45         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.227ns (39.505%)  route 0.348ns (60.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.194     1.506    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X15Y45         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y45         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.163%)  route 0.353ns (60.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.511    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y44         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y44         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.163%)  route 0.353ns (60.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.511    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y44         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y44         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.163%)  route 0.353ns (60.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y46         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.213    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.312 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.511    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y44         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y44         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.256%)  route 0.382ns (62.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y43         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.130     1.189    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.099     1.288 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.253     1.541    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.256%)  route 0.382ns (62.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y43         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.130     1.189    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.099     1.288 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.253     1.541    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.227ns (37.039%)  route 0.386ns (62.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.596     0.932    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y43         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.130     1.189    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.099     1.288 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.256     1.544    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4722, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X12Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.666    





