<stg><name>linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config8></name>


<trans_list>

<trans id="1220" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:128 %in_data_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_0

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %in_data_V_64 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_1

]]></Node>
<StgValue><ssdm name="in_data_V_64"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %in_data_V_65 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_2

]]></Node>
<StgValue><ssdm name="in_data_V_65"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %in_data_V_66 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_3

]]></Node>
<StgValue><ssdm name="in_data_V_66"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:132 %in_data_V_67 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_4

]]></Node>
<StgValue><ssdm name="in_data_V_67"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:133 %in_data_V_68 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_5

]]></Node>
<StgValue><ssdm name="in_data_V_68"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:134 %in_data_V_69 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_6

]]></Node>
<StgValue><ssdm name="in_data_V_69"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:135 %in_data_V_70 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_7

]]></Node>
<StgValue><ssdm name="in_data_V_70"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:136 %in_data_V_71 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_8

]]></Node>
<StgValue><ssdm name="in_data_V_71"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:137 %in_data_V_72 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_9

]]></Node>
<StgValue><ssdm name="in_data_V_72"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %in_data_V_73 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_10

]]></Node>
<StgValue><ssdm name="in_data_V_73"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:139 %in_data_V_74 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_11

]]></Node>
<StgValue><ssdm name="in_data_V_74"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:140 %in_data_V_75 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_12

]]></Node>
<StgValue><ssdm name="in_data_V_75"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:141 %in_data_V_76 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_13

]]></Node>
<StgValue><ssdm name="in_data_V_76"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %in_data_V_77 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_14

]]></Node>
<StgValue><ssdm name="in_data_V_77"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:143 %in_data_V_78 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_15

]]></Node>
<StgValue><ssdm name="in_data_V_78"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:144 %in_data_V_79 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_16

]]></Node>
<StgValue><ssdm name="in_data_V_79"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:145 %in_data_V_80 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_17

]]></Node>
<StgValue><ssdm name="in_data_V_80"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:146 %in_data_V_81 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_18

]]></Node>
<StgValue><ssdm name="in_data_V_81"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:147 %in_data_V_82 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_19

]]></Node>
<StgValue><ssdm name="in_data_V_82"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:148 %in_data_V_83 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_20

]]></Node>
<StgValue><ssdm name="in_data_V_83"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %in_data_V_84 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_21

]]></Node>
<StgValue><ssdm name="in_data_V_84"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:150 %in_data_V_85 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_22

]]></Node>
<StgValue><ssdm name="in_data_V_85"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:151 %in_data_V_86 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_23

]]></Node>
<StgValue><ssdm name="in_data_V_86"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:152 %in_data_V_87 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_24

]]></Node>
<StgValue><ssdm name="in_data_V_87"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:153 %in_data_V_88 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_25

]]></Node>
<StgValue><ssdm name="in_data_V_88"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:154 %in_data_V_89 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_26

]]></Node>
<StgValue><ssdm name="in_data_V_89"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:155 %in_data_V_90 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_27

]]></Node>
<StgValue><ssdm name="in_data_V_90"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:156 %in_data_V_91 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_28

]]></Node>
<StgValue><ssdm name="in_data_V_91"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:157 %in_data_V_92 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_29

]]></Node>
<StgValue><ssdm name="in_data_V_92"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:158 %in_data_V_93 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_30

]]></Node>
<StgValue><ssdm name="in_data_V_93"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:159 %in_data_V_94 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_31

]]></Node>
<StgValue><ssdm name="in_data_V_94"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:160 %in_data_V_95 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_32

]]></Node>
<StgValue><ssdm name="in_data_V_95"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:161 %in_data_V_96 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_33

]]></Node>
<StgValue><ssdm name="in_data_V_96"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:162 %in_data_V_97 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_34

]]></Node>
<StgValue><ssdm name="in_data_V_97"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:163 %in_data_V_98 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_35

]]></Node>
<StgValue><ssdm name="in_data_V_98"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:164 %in_data_V_99 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_36

]]></Node>
<StgValue><ssdm name="in_data_V_99"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:165 %in_data_V_100 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_37

]]></Node>
<StgValue><ssdm name="in_data_V_100"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:166 %in_data_V_101 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_38

]]></Node>
<StgValue><ssdm name="in_data_V_101"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:167 %in_data_V_102 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_39

]]></Node>
<StgValue><ssdm name="in_data_V_102"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:168 %in_data_V_103 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_40

]]></Node>
<StgValue><ssdm name="in_data_V_103"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:169 %in_data_V_104 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_41

]]></Node>
<StgValue><ssdm name="in_data_V_104"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:170 %in_data_V_105 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_42

]]></Node>
<StgValue><ssdm name="in_data_V_105"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:171 %in_data_V_106 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_43

]]></Node>
<StgValue><ssdm name="in_data_V_106"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:172 %in_data_V_107 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_44

]]></Node>
<StgValue><ssdm name="in_data_V_107"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:173 %in_data_V_108 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_45

]]></Node>
<StgValue><ssdm name="in_data_V_108"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:174 %in_data_V_109 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_46

]]></Node>
<StgValue><ssdm name="in_data_V_109"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:175 %in_data_V_110 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_47

]]></Node>
<StgValue><ssdm name="in_data_V_110"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:176 %in_data_V_111 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_48

]]></Node>
<StgValue><ssdm name="in_data_V_111"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:177 %in_data_V_112 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_49

]]></Node>
<StgValue><ssdm name="in_data_V_112"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:178 %in_data_V_113 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_50

]]></Node>
<StgValue><ssdm name="in_data_V_113"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:179 %in_data_V_114 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_51

]]></Node>
<StgValue><ssdm name="in_data_V_114"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:180 %in_data_V_115 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_52

]]></Node>
<StgValue><ssdm name="in_data_V_115"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:181 %in_data_V_116 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_53

]]></Node>
<StgValue><ssdm name="in_data_V_116"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:182 %in_data_V_117 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_54

]]></Node>
<StgValue><ssdm name="in_data_V_117"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:183 %in_data_V_118 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_55

]]></Node>
<StgValue><ssdm name="in_data_V_118"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:184 %in_data_V_119 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_56

]]></Node>
<StgValue><ssdm name="in_data_V_119"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:185 %in_data_V_120 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_57

]]></Node>
<StgValue><ssdm name="in_data_V_120"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:186 %in_data_V_121 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_58

]]></Node>
<StgValue><ssdm name="in_data_V_121"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:187 %in_data_V_122 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_59

]]></Node>
<StgValue><ssdm name="in_data_V_122"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:188 %in_data_V_123 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_60

]]></Node>
<StgValue><ssdm name="in_data_V_123"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:189 %in_data_V_124 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_61

]]></Node>
<StgValue><ssdm name="in_data_V_124"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:190 %in_data_V_125 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_62

]]></Node>
<StgValue><ssdm name="in_data_V_125"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:191 %in_data_V_126 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer4_out_63

]]></Node>
<StgValue><ssdm name="in_data_V_126"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:192 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:193 %out_data_V_1463 = shl i16 %in_data_V, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1463"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:194 %p_Result_2293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2293"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:195 %tmp194 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:196 %icmp_ln878 = icmp_ne  i3 %tmp194, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:197 %or_ln895 = or i1 %p_Result_2293, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:198 %xor_ln895 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:199 %overflow = and i1 %or_ln895, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:200 %xor_ln896 = xor i1 %p_Result_2293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:201 %icmp_ln896 = icmp_ne  i3 %tmp194, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:202 %or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="or_ln896"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:203 %underflow = and i1 %or_ln896, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:204 %select_ln346_381 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_381"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:205 %or_ln346 = or i1 %overflow, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:206 %out_data_V = select i1 %or_ln346, i16 %select_ln346_381, i16 %out_data_V_1463

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:208 %p_Result_2294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_64, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2294"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:209 %out_data_V_1464 = shl i16 %in_data_V_64, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1464"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:210 %p_Result_2295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_64, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2295"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:211 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_64, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:212 %icmp_ln878_1 = icmp_ne  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:213 %or_ln895_254 = or i1 %p_Result_2295, i1 %icmp_ln878_1

]]></Node>
<StgValue><ssdm name="or_ln895_254"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:214 %xor_ln895_318 = xor i1 %p_Result_2294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_318"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:215 %overflow_254 = and i1 %or_ln895_254, i1 %xor_ln895_318

]]></Node>
<StgValue><ssdm name="overflow_254"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:216 %xor_ln896_510 = xor i1 %p_Result_2295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_510"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:217 %icmp_ln896_1 = icmp_ne  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:218 %or_ln896_254 = or i1 %icmp_ln896_1, i1 %xor_ln896_510

]]></Node>
<StgValue><ssdm name="or_ln896_254"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:219 %underflow_254 = and i1 %or_ln896_254, i1 %p_Result_2294

]]></Node>
<StgValue><ssdm name="underflow_254"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:220 %select_ln346 = select i1 %overflow_254, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:221 %or_ln346_254 = or i1 %overflow_254, i1 %underflow_254

]]></Node>
<StgValue><ssdm name="or_ln346_254"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:222 %out_data_V_1338 = select i1 %or_ln346_254, i16 %select_ln346, i16 %out_data_V_1464

]]></Node>
<StgValue><ssdm name="out_data_V_1338"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:224 %p_Result_2296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_65, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2296"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:225 %out_data_V_1465 = shl i16 %in_data_V_65, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1465"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:226 %p_Result_2297 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_65, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2297"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:227 %tmp_128 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_65, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:228 %icmp_ln878_2 = icmp_ne  i3 %tmp_128, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:229 %or_ln895_255 = or i1 %p_Result_2297, i1 %icmp_ln878_2

]]></Node>
<StgValue><ssdm name="or_ln895_255"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:230 %xor_ln895_319 = xor i1 %p_Result_2296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_319"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:231 %overflow_255 = and i1 %or_ln895_255, i1 %xor_ln895_319

]]></Node>
<StgValue><ssdm name="overflow_255"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:232 %xor_ln896_511 = xor i1 %p_Result_2297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_511"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:233 %icmp_ln896_2 = icmp_ne  i3 %tmp_128, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:234 %or_ln896_255 = or i1 %icmp_ln896_2, i1 %xor_ln896_511

]]></Node>
<StgValue><ssdm name="or_ln896_255"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:235 %underflow_255 = and i1 %or_ln896_255, i1 %p_Result_2296

]]></Node>
<StgValue><ssdm name="underflow_255"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:236 %select_ln346_382 = select i1 %overflow_255, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_382"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:237 %or_ln346_255 = or i1 %overflow_255, i1 %underflow_255

]]></Node>
<StgValue><ssdm name="or_ln346_255"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:238 %out_data_V_1340 = select i1 %or_ln346_255, i16 %select_ln346_382, i16 %out_data_V_1465

]]></Node>
<StgValue><ssdm name="out_data_V_1340"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:240 %p_Result_2298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_66, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2298"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:241 %out_data_V_1466 = shl i16 %in_data_V_66, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1466"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:242 %p_Result_2299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_66, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2299"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:243 %tmp_129 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_66, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:244 %icmp_ln878_3 = icmp_ne  i3 %tmp_129, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:245 %or_ln895_256 = or i1 %p_Result_2299, i1 %icmp_ln878_3

]]></Node>
<StgValue><ssdm name="or_ln895_256"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:246 %xor_ln895_320 = xor i1 %p_Result_2298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_320"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:247 %overflow_256 = and i1 %or_ln895_256, i1 %xor_ln895_320

]]></Node>
<StgValue><ssdm name="overflow_256"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:248 %xor_ln896_512 = xor i1 %p_Result_2299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_512"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:249 %icmp_ln896_3 = icmp_ne  i3 %tmp_129, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:250 %or_ln896_256 = or i1 %icmp_ln896_3, i1 %xor_ln896_512

]]></Node>
<StgValue><ssdm name="or_ln896_256"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:251 %underflow_256 = and i1 %or_ln896_256, i1 %p_Result_2298

]]></Node>
<StgValue><ssdm name="underflow_256"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:252 %select_ln346_383 = select i1 %overflow_256, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_383"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:253 %or_ln346_256 = or i1 %overflow_256, i1 %underflow_256

]]></Node>
<StgValue><ssdm name="or_ln346_256"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:254 %out_data_V_1342 = select i1 %or_ln346_256, i16 %select_ln346_383, i16 %out_data_V_1466

]]></Node>
<StgValue><ssdm name="out_data_V_1342"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:256 %p_Result_2300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_67, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2300"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:257 %out_data_V_1467 = shl i16 %in_data_V_67, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1467"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:258 %p_Result_2301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_67, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2301"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:259 %tmp_130 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_67, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:260 %icmp_ln878_4 = icmp_ne  i3 %tmp_130, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:261 %or_ln895_257 = or i1 %p_Result_2301, i1 %icmp_ln878_4

]]></Node>
<StgValue><ssdm name="or_ln895_257"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %xor_ln895_321 = xor i1 %p_Result_2300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_321"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:263 %overflow_257 = and i1 %or_ln895_257, i1 %xor_ln895_321

]]></Node>
<StgValue><ssdm name="overflow_257"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:264 %xor_ln896_513 = xor i1 %p_Result_2301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_513"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:265 %icmp_ln896_4 = icmp_ne  i3 %tmp_130, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %or_ln896_257 = or i1 %icmp_ln896_4, i1 %xor_ln896_513

]]></Node>
<StgValue><ssdm name="or_ln896_257"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:267 %underflow_257 = and i1 %or_ln896_257, i1 %p_Result_2300

]]></Node>
<StgValue><ssdm name="underflow_257"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:268 %select_ln346_384 = select i1 %overflow_257, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_384"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:269 %or_ln346_257 = or i1 %overflow_257, i1 %underflow_257

]]></Node>
<StgValue><ssdm name="or_ln346_257"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:270 %out_data_V_1344 = select i1 %or_ln346_257, i16 %select_ln346_384, i16 %out_data_V_1467

]]></Node>
<StgValue><ssdm name="out_data_V_1344"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:272 %p_Result_2302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_68, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2302"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:273 %out_data_V_1468 = shl i16 %in_data_V_68, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1468"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:274 %p_Result_2303 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_68, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2303"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:275 %tmp_131 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_68, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:276 %icmp_ln878_5 = icmp_ne  i3 %tmp_131, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:277 %or_ln895_258 = or i1 %p_Result_2303, i1 %icmp_ln878_5

]]></Node>
<StgValue><ssdm name="or_ln895_258"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:278 %xor_ln895_322 = xor i1 %p_Result_2302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_322"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:279 %overflow_258 = and i1 %or_ln895_258, i1 %xor_ln895_322

]]></Node>
<StgValue><ssdm name="overflow_258"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:280 %xor_ln896_514 = xor i1 %p_Result_2303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_514"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:281 %icmp_ln896_5 = icmp_ne  i3 %tmp_131, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:282 %or_ln896_258 = or i1 %icmp_ln896_5, i1 %xor_ln896_514

]]></Node>
<StgValue><ssdm name="or_ln896_258"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:283 %underflow_258 = and i1 %or_ln896_258, i1 %p_Result_2302

]]></Node>
<StgValue><ssdm name="underflow_258"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:284 %select_ln346_385 = select i1 %overflow_258, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_385"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:285 %or_ln346_258 = or i1 %overflow_258, i1 %underflow_258

]]></Node>
<StgValue><ssdm name="or_ln346_258"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:286 %out_data_V_1346 = select i1 %or_ln346_258, i16 %select_ln346_385, i16 %out_data_V_1468

]]></Node>
<StgValue><ssdm name="out_data_V_1346"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:288 %p_Result_2304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_69, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2304"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:289 %out_data_V_1469 = shl i16 %in_data_V_69, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1469"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:290 %p_Result_2305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_69, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2305"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_69, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:292 %icmp_ln878_6 = icmp_ne  i3 %tmp_132, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:293 %or_ln895_259 = or i1 %p_Result_2305, i1 %icmp_ln878_6

]]></Node>
<StgValue><ssdm name="or_ln895_259"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:294 %xor_ln895_323 = xor i1 %p_Result_2304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_323"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:295 %overflow_259 = and i1 %or_ln895_259, i1 %xor_ln895_323

]]></Node>
<StgValue><ssdm name="overflow_259"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:296 %xor_ln896_515 = xor i1 %p_Result_2305, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_515"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:297 %icmp_ln896_6 = icmp_ne  i3 %tmp_132, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_6"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:298 %or_ln896_259 = or i1 %icmp_ln896_6, i1 %xor_ln896_515

]]></Node>
<StgValue><ssdm name="or_ln896_259"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:299 %underflow_259 = and i1 %or_ln896_259, i1 %p_Result_2304

]]></Node>
<StgValue><ssdm name="underflow_259"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:300 %select_ln346_386 = select i1 %overflow_259, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_386"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:301 %or_ln346_259 = or i1 %overflow_259, i1 %underflow_259

]]></Node>
<StgValue><ssdm name="or_ln346_259"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:302 %out_data_V_1348 = select i1 %or_ln346_259, i16 %select_ln346_386, i16 %out_data_V_1469

]]></Node>
<StgValue><ssdm name="out_data_V_1348"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:304 %p_Result_2306 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_70, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2306"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:305 %out_data_V_1470 = shl i16 %in_data_V_70, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1470"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:306 %p_Result_2307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_70, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2307"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:307 %tmp_133 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_70, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:308 %icmp_ln878_7 = icmp_ne  i3 %tmp_133, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:309 %or_ln895_260 = or i1 %p_Result_2307, i1 %icmp_ln878_7

]]></Node>
<StgValue><ssdm name="or_ln895_260"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:310 %xor_ln895_324 = xor i1 %p_Result_2306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_324"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:311 %overflow_260 = and i1 %or_ln895_260, i1 %xor_ln895_324

]]></Node>
<StgValue><ssdm name="overflow_260"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:312 %xor_ln896_516 = xor i1 %p_Result_2307, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_516"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:313 %icmp_ln896_7 = icmp_ne  i3 %tmp_133, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_7"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:314 %or_ln896_260 = or i1 %icmp_ln896_7, i1 %xor_ln896_516

]]></Node>
<StgValue><ssdm name="or_ln896_260"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:315 %underflow_260 = and i1 %or_ln896_260, i1 %p_Result_2306

]]></Node>
<StgValue><ssdm name="underflow_260"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:316 %select_ln346_387 = select i1 %overflow_260, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_387"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:317 %or_ln346_260 = or i1 %overflow_260, i1 %underflow_260

]]></Node>
<StgValue><ssdm name="or_ln346_260"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:318 %out_data_V_1350 = select i1 %or_ln346_260, i16 %select_ln346_387, i16 %out_data_V_1470

]]></Node>
<StgValue><ssdm name="out_data_V_1350"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:320 %p_Result_2308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_71, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2308"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:321 %out_data_V_1471 = shl i16 %in_data_V_71, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1471"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:322 %p_Result_2309 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_71, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2309"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:323 %tmp_134 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_71, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:324 %icmp_ln878_8 = icmp_ne  i3 %tmp_134, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:325 %or_ln895_261 = or i1 %p_Result_2309, i1 %icmp_ln878_8

]]></Node>
<StgValue><ssdm name="or_ln895_261"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:326 %xor_ln895_325 = xor i1 %p_Result_2308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_325"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:327 %overflow_261 = and i1 %or_ln895_261, i1 %xor_ln895_325

]]></Node>
<StgValue><ssdm name="overflow_261"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:328 %xor_ln896_517 = xor i1 %p_Result_2309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_517"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:329 %icmp_ln896_8 = icmp_ne  i3 %tmp_134, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_8"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:330 %or_ln896_261 = or i1 %icmp_ln896_8, i1 %xor_ln896_517

]]></Node>
<StgValue><ssdm name="or_ln896_261"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:331 %underflow_261 = and i1 %or_ln896_261, i1 %p_Result_2308

]]></Node>
<StgValue><ssdm name="underflow_261"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:332 %select_ln346_388 = select i1 %overflow_261, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_388"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:333 %or_ln346_261 = or i1 %overflow_261, i1 %underflow_261

]]></Node>
<StgValue><ssdm name="or_ln346_261"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:334 %out_data_V_1352 = select i1 %or_ln346_261, i16 %select_ln346_388, i16 %out_data_V_1471

]]></Node>
<StgValue><ssdm name="out_data_V_1352"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:336 %p_Result_2310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_72, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2310"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:337 %out_data_V_1472 = shl i16 %in_data_V_72, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1472"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:338 %p_Result_2311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_72, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2311"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:339 %tmp_135 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_72, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:340 %icmp_ln878_9 = icmp_ne  i3 %tmp_135, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_9"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:341 %or_ln895_262 = or i1 %p_Result_2311, i1 %icmp_ln878_9

]]></Node>
<StgValue><ssdm name="or_ln895_262"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:342 %xor_ln895_326 = xor i1 %p_Result_2310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_326"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:343 %overflow_262 = and i1 %or_ln895_262, i1 %xor_ln895_326

]]></Node>
<StgValue><ssdm name="overflow_262"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:344 %xor_ln896_518 = xor i1 %p_Result_2311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_518"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:345 %icmp_ln896_9 = icmp_ne  i3 %tmp_135, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_9"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:346 %or_ln896_262 = or i1 %icmp_ln896_9, i1 %xor_ln896_518

]]></Node>
<StgValue><ssdm name="or_ln896_262"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:347 %underflow_262 = and i1 %or_ln896_262, i1 %p_Result_2310

]]></Node>
<StgValue><ssdm name="underflow_262"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:348 %select_ln346_389 = select i1 %overflow_262, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_389"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:349 %or_ln346_262 = or i1 %overflow_262, i1 %underflow_262

]]></Node>
<StgValue><ssdm name="or_ln346_262"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:350 %out_data_V_1354 = select i1 %or_ln346_262, i16 %select_ln346_389, i16 %out_data_V_1472

]]></Node>
<StgValue><ssdm name="out_data_V_1354"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:352 %p_Result_2312 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_73, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2312"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:353 %out_data_V_1473 = shl i16 %in_data_V_73, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1473"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:354 %p_Result_2313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_73, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2313"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:355 %tmp_136 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_73, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:356 %icmp_ln878_10 = icmp_ne  i3 %tmp_136, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_10"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:357 %or_ln895_263 = or i1 %p_Result_2313, i1 %icmp_ln878_10

]]></Node>
<StgValue><ssdm name="or_ln895_263"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:358 %xor_ln895_327 = xor i1 %p_Result_2312, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_327"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:359 %overflow_263 = and i1 %or_ln895_263, i1 %xor_ln895_327

]]></Node>
<StgValue><ssdm name="overflow_263"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:360 %xor_ln896_519 = xor i1 %p_Result_2313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_519"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:361 %icmp_ln896_10 = icmp_ne  i3 %tmp_136, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_10"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:362 %or_ln896_263 = or i1 %icmp_ln896_10, i1 %xor_ln896_519

]]></Node>
<StgValue><ssdm name="or_ln896_263"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:363 %underflow_263 = and i1 %or_ln896_263, i1 %p_Result_2312

]]></Node>
<StgValue><ssdm name="underflow_263"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:364 %select_ln346_390 = select i1 %overflow_263, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_390"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:365 %or_ln346_263 = or i1 %overflow_263, i1 %underflow_263

]]></Node>
<StgValue><ssdm name="or_ln346_263"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:366 %out_data_V_1356 = select i1 %or_ln346_263, i16 %select_ln346_390, i16 %out_data_V_1473

]]></Node>
<StgValue><ssdm name="out_data_V_1356"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:368 %p_Result_2314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_74, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2314"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:369 %out_data_V_1474 = shl i16 %in_data_V_74, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1474"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:370 %p_Result_2315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_74, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2315"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:371 %tmp_137 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_74, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:372 %icmp_ln878_11 = icmp_ne  i3 %tmp_137, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:373 %or_ln895_264 = or i1 %p_Result_2315, i1 %icmp_ln878_11

]]></Node>
<StgValue><ssdm name="or_ln895_264"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:374 %xor_ln895_328 = xor i1 %p_Result_2314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_328"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:375 %overflow_264 = and i1 %or_ln895_264, i1 %xor_ln895_328

]]></Node>
<StgValue><ssdm name="overflow_264"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:376 %xor_ln896_520 = xor i1 %p_Result_2315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_520"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:377 %icmp_ln896_11 = icmp_ne  i3 %tmp_137, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_11"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:378 %or_ln896_264 = or i1 %icmp_ln896_11, i1 %xor_ln896_520

]]></Node>
<StgValue><ssdm name="or_ln896_264"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:379 %underflow_264 = and i1 %or_ln896_264, i1 %p_Result_2314

]]></Node>
<StgValue><ssdm name="underflow_264"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:380 %select_ln346_391 = select i1 %overflow_264, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_391"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:381 %or_ln346_264 = or i1 %overflow_264, i1 %underflow_264

]]></Node>
<StgValue><ssdm name="or_ln346_264"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:382 %out_data_V_1358 = select i1 %or_ln346_264, i16 %select_ln346_391, i16 %out_data_V_1474

]]></Node>
<StgValue><ssdm name="out_data_V_1358"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:384 %p_Result_2316 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_75, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2316"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:385 %out_data_V_1475 = shl i16 %in_data_V_75, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1475"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:386 %p_Result_2317 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_75, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2317"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:387 %tmp_138 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_75, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:388 %icmp_ln878_12 = icmp_ne  i3 %tmp_138, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:389 %or_ln895_265 = or i1 %p_Result_2317, i1 %icmp_ln878_12

]]></Node>
<StgValue><ssdm name="or_ln895_265"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:390 %xor_ln895_329 = xor i1 %p_Result_2316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_329"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:391 %overflow_265 = and i1 %or_ln895_265, i1 %xor_ln895_329

]]></Node>
<StgValue><ssdm name="overflow_265"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:392 %xor_ln896_521 = xor i1 %p_Result_2317, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_521"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:393 %icmp_ln896_12 = icmp_ne  i3 %tmp_138, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_12"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:394 %or_ln896_265 = or i1 %icmp_ln896_12, i1 %xor_ln896_521

]]></Node>
<StgValue><ssdm name="or_ln896_265"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:395 %underflow_265 = and i1 %or_ln896_265, i1 %p_Result_2316

]]></Node>
<StgValue><ssdm name="underflow_265"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:396 %select_ln346_392 = select i1 %overflow_265, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_392"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:397 %or_ln346_265 = or i1 %overflow_265, i1 %underflow_265

]]></Node>
<StgValue><ssdm name="or_ln346_265"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:398 %out_data_V_1360 = select i1 %or_ln346_265, i16 %select_ln346_392, i16 %out_data_V_1475

]]></Node>
<StgValue><ssdm name="out_data_V_1360"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:400 %p_Result_2318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_76, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2318"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:401 %out_data_V_1476 = shl i16 %in_data_V_76, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1476"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:402 %p_Result_2319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_76, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2319"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:403 %tmp_139 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_76, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:404 %icmp_ln878_13 = icmp_ne  i3 %tmp_139, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:405 %or_ln895_266 = or i1 %p_Result_2319, i1 %icmp_ln878_13

]]></Node>
<StgValue><ssdm name="or_ln895_266"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:406 %xor_ln895_330 = xor i1 %p_Result_2318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_330"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:407 %overflow_266 = and i1 %or_ln895_266, i1 %xor_ln895_330

]]></Node>
<StgValue><ssdm name="overflow_266"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:408 %xor_ln896_522 = xor i1 %p_Result_2319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_522"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:409 %icmp_ln896_13 = icmp_ne  i3 %tmp_139, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_13"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:410 %or_ln896_266 = or i1 %icmp_ln896_13, i1 %xor_ln896_522

]]></Node>
<StgValue><ssdm name="or_ln896_266"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:411 %underflow_266 = and i1 %or_ln896_266, i1 %p_Result_2318

]]></Node>
<StgValue><ssdm name="underflow_266"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:412 %select_ln346_393 = select i1 %overflow_266, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_393"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:413 %or_ln346_266 = or i1 %overflow_266, i1 %underflow_266

]]></Node>
<StgValue><ssdm name="or_ln346_266"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:414 %out_data_V_1362 = select i1 %or_ln346_266, i16 %select_ln346_393, i16 %out_data_V_1476

]]></Node>
<StgValue><ssdm name="out_data_V_1362"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:416 %p_Result_2320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_77, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2320"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:417 %out_data_V_1477 = shl i16 %in_data_V_77, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1477"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:418 %p_Result_2321 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_77, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2321"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:419 %tmp_140 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_77, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:420 %icmp_ln878_14 = icmp_ne  i3 %tmp_140, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:421 %or_ln895_267 = or i1 %p_Result_2321, i1 %icmp_ln878_14

]]></Node>
<StgValue><ssdm name="or_ln895_267"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:422 %xor_ln895_331 = xor i1 %p_Result_2320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_331"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:423 %overflow_267 = and i1 %or_ln895_267, i1 %xor_ln895_331

]]></Node>
<StgValue><ssdm name="overflow_267"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:424 %xor_ln896_523 = xor i1 %p_Result_2321, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_523"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:425 %icmp_ln896_14 = icmp_ne  i3 %tmp_140, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_14"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:426 %or_ln896_267 = or i1 %icmp_ln896_14, i1 %xor_ln896_523

]]></Node>
<StgValue><ssdm name="or_ln896_267"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:427 %underflow_267 = and i1 %or_ln896_267, i1 %p_Result_2320

]]></Node>
<StgValue><ssdm name="underflow_267"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:428 %select_ln346_394 = select i1 %overflow_267, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_394"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:429 %or_ln346_267 = or i1 %overflow_267, i1 %underflow_267

]]></Node>
<StgValue><ssdm name="or_ln346_267"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:430 %out_data_V_1364 = select i1 %or_ln346_267, i16 %select_ln346_394, i16 %out_data_V_1477

]]></Node>
<StgValue><ssdm name="out_data_V_1364"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:432 %p_Result_2322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_78, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2322"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:433 %out_data_V_1478 = shl i16 %in_data_V_78, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1478"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:434 %p_Result_2323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_78, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2323"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:435 %tmp_141 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_78, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:436 %icmp_ln878_15 = icmp_ne  i3 %tmp_141, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:437 %or_ln895_268 = or i1 %p_Result_2323, i1 %icmp_ln878_15

]]></Node>
<StgValue><ssdm name="or_ln895_268"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:438 %xor_ln895_332 = xor i1 %p_Result_2322, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_332"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:439 %overflow_268 = and i1 %or_ln895_268, i1 %xor_ln895_332

]]></Node>
<StgValue><ssdm name="overflow_268"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:440 %xor_ln896_524 = xor i1 %p_Result_2323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_524"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:441 %icmp_ln896_15 = icmp_ne  i3 %tmp_141, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_15"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:442 %or_ln896_268 = or i1 %icmp_ln896_15, i1 %xor_ln896_524

]]></Node>
<StgValue><ssdm name="or_ln896_268"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:443 %underflow_268 = and i1 %or_ln896_268, i1 %p_Result_2322

]]></Node>
<StgValue><ssdm name="underflow_268"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:444 %select_ln346_395 = select i1 %overflow_268, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_395"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:445 %or_ln346_268 = or i1 %overflow_268, i1 %underflow_268

]]></Node>
<StgValue><ssdm name="or_ln346_268"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:446 %out_data_V_1366 = select i1 %or_ln346_268, i16 %select_ln346_395, i16 %out_data_V_1478

]]></Node>
<StgValue><ssdm name="out_data_V_1366"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:448 %p_Result_2324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_79, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2324"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:449 %out_data_V_1479 = shl i16 %in_data_V_79, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1479"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:450 %p_Result_2325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_79, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2325"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:451 %tmp_142 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_79, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:452 %icmp_ln878_16 = icmp_ne  i3 %tmp_142, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_16"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:453 %or_ln895_269 = or i1 %p_Result_2325, i1 %icmp_ln878_16

]]></Node>
<StgValue><ssdm name="or_ln895_269"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:454 %xor_ln895_333 = xor i1 %p_Result_2324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_333"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:455 %overflow_269 = and i1 %or_ln895_269, i1 %xor_ln895_333

]]></Node>
<StgValue><ssdm name="overflow_269"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:456 %xor_ln896_525 = xor i1 %p_Result_2325, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_525"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:457 %icmp_ln896_16 = icmp_ne  i3 %tmp_142, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_16"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:458 %or_ln896_269 = or i1 %icmp_ln896_16, i1 %xor_ln896_525

]]></Node>
<StgValue><ssdm name="or_ln896_269"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:459 %underflow_269 = and i1 %or_ln896_269, i1 %p_Result_2324

]]></Node>
<StgValue><ssdm name="underflow_269"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:460 %select_ln346_396 = select i1 %overflow_269, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_396"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:461 %or_ln346_269 = or i1 %overflow_269, i1 %underflow_269

]]></Node>
<StgValue><ssdm name="or_ln346_269"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:462 %out_data_V_1368 = select i1 %or_ln346_269, i16 %select_ln346_396, i16 %out_data_V_1479

]]></Node>
<StgValue><ssdm name="out_data_V_1368"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:464 %p_Result_2326 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_80, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2326"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:465 %out_data_V_1480 = shl i16 %in_data_V_80, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1480"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:466 %p_Result_2327 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_80, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2327"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:467 %tmp_143 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_80, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:468 %icmp_ln878_17 = icmp_ne  i3 %tmp_143, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_17"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:469 %or_ln895_270 = or i1 %p_Result_2327, i1 %icmp_ln878_17

]]></Node>
<StgValue><ssdm name="or_ln895_270"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:470 %xor_ln895_334 = xor i1 %p_Result_2326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_334"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:471 %overflow_270 = and i1 %or_ln895_270, i1 %xor_ln895_334

]]></Node>
<StgValue><ssdm name="overflow_270"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:472 %xor_ln896_526 = xor i1 %p_Result_2327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_526"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:473 %icmp_ln896_17 = icmp_ne  i3 %tmp_143, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_17"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:474 %or_ln896_270 = or i1 %icmp_ln896_17, i1 %xor_ln896_526

]]></Node>
<StgValue><ssdm name="or_ln896_270"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:475 %underflow_270 = and i1 %or_ln896_270, i1 %p_Result_2326

]]></Node>
<StgValue><ssdm name="underflow_270"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:476 %select_ln346_397 = select i1 %overflow_270, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_397"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:477 %or_ln346_270 = or i1 %overflow_270, i1 %underflow_270

]]></Node>
<StgValue><ssdm name="or_ln346_270"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:478 %out_data_V_1370 = select i1 %or_ln346_270, i16 %select_ln346_397, i16 %out_data_V_1480

]]></Node>
<StgValue><ssdm name="out_data_V_1370"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:480 %p_Result_2328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_81, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2328"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:481 %out_data_V_1481 = shl i16 %in_data_V_81, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1481"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:482 %p_Result_2329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_81, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2329"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:483 %tmp_144 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_81, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:484 %icmp_ln878_18 = icmp_ne  i3 %tmp_144, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_18"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:485 %or_ln895_271 = or i1 %p_Result_2329, i1 %icmp_ln878_18

]]></Node>
<StgValue><ssdm name="or_ln895_271"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:486 %xor_ln895_335 = xor i1 %p_Result_2328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_335"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:487 %overflow_271 = and i1 %or_ln895_271, i1 %xor_ln895_335

]]></Node>
<StgValue><ssdm name="overflow_271"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:488 %xor_ln896_527 = xor i1 %p_Result_2329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_527"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:489 %icmp_ln896_18 = icmp_ne  i3 %tmp_144, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_18"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:490 %or_ln896_271 = or i1 %icmp_ln896_18, i1 %xor_ln896_527

]]></Node>
<StgValue><ssdm name="or_ln896_271"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:491 %underflow_271 = and i1 %or_ln896_271, i1 %p_Result_2328

]]></Node>
<StgValue><ssdm name="underflow_271"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:492 %select_ln346_398 = select i1 %overflow_271, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_398"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:493 %or_ln346_271 = or i1 %overflow_271, i1 %underflow_271

]]></Node>
<StgValue><ssdm name="or_ln346_271"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:494 %out_data_V_1372 = select i1 %or_ln346_271, i16 %select_ln346_398, i16 %out_data_V_1481

]]></Node>
<StgValue><ssdm name="out_data_V_1372"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:496 %p_Result_2330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_82, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2330"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:497 %out_data_V_1482 = shl i16 %in_data_V_82, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1482"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:498 %p_Result_2331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_82, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2331"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:499 %tmp_145 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_82, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:500 %icmp_ln878_19 = icmp_ne  i3 %tmp_145, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_19"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:501 %or_ln895_272 = or i1 %p_Result_2331, i1 %icmp_ln878_19

]]></Node>
<StgValue><ssdm name="or_ln895_272"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:502 %xor_ln895_336 = xor i1 %p_Result_2330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_336"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:503 %overflow_272 = and i1 %or_ln895_272, i1 %xor_ln895_336

]]></Node>
<StgValue><ssdm name="overflow_272"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:504 %xor_ln896_528 = xor i1 %p_Result_2331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_528"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:505 %icmp_ln896_19 = icmp_ne  i3 %tmp_145, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_19"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:506 %or_ln896_272 = or i1 %icmp_ln896_19, i1 %xor_ln896_528

]]></Node>
<StgValue><ssdm name="or_ln896_272"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:507 %underflow_272 = and i1 %or_ln896_272, i1 %p_Result_2330

]]></Node>
<StgValue><ssdm name="underflow_272"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:508 %select_ln346_399 = select i1 %overflow_272, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_399"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:509 %or_ln346_272 = or i1 %overflow_272, i1 %underflow_272

]]></Node>
<StgValue><ssdm name="or_ln346_272"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:510 %out_data_V_1374 = select i1 %or_ln346_272, i16 %select_ln346_399, i16 %out_data_V_1482

]]></Node>
<StgValue><ssdm name="out_data_V_1374"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:512 %p_Result_2332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_83, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2332"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:513 %out_data_V_1483 = shl i16 %in_data_V_83, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1483"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:514 %p_Result_2333 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_83, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2333"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:515 %tmp_146 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_83, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:516 %icmp_ln878_20 = icmp_ne  i3 %tmp_146, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_20"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:517 %or_ln895_273 = or i1 %p_Result_2333, i1 %icmp_ln878_20

]]></Node>
<StgValue><ssdm name="or_ln895_273"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:518 %xor_ln895_337 = xor i1 %p_Result_2332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_337"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:519 %overflow_273 = and i1 %or_ln895_273, i1 %xor_ln895_337

]]></Node>
<StgValue><ssdm name="overflow_273"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:520 %xor_ln896_529 = xor i1 %p_Result_2333, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_529"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:521 %icmp_ln896_20 = icmp_ne  i3 %tmp_146, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_20"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:522 %or_ln896_273 = or i1 %icmp_ln896_20, i1 %xor_ln896_529

]]></Node>
<StgValue><ssdm name="or_ln896_273"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:523 %underflow_273 = and i1 %or_ln896_273, i1 %p_Result_2332

]]></Node>
<StgValue><ssdm name="underflow_273"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:524 %select_ln346_400 = select i1 %overflow_273, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_400"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:525 %or_ln346_273 = or i1 %overflow_273, i1 %underflow_273

]]></Node>
<StgValue><ssdm name="or_ln346_273"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:526 %out_data_V_1376 = select i1 %or_ln346_273, i16 %select_ln346_400, i16 %out_data_V_1483

]]></Node>
<StgValue><ssdm name="out_data_V_1376"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:528 %p_Result_2334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_84, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2334"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:529 %out_data_V_1484 = shl i16 %in_data_V_84, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1484"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:530 %p_Result_2335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_84, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2335"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:531 %tmp_147 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_84, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:532 %icmp_ln878_21 = icmp_ne  i3 %tmp_147, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_21"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:533 %or_ln895_274 = or i1 %p_Result_2335, i1 %icmp_ln878_21

]]></Node>
<StgValue><ssdm name="or_ln895_274"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:534 %xor_ln895_338 = xor i1 %p_Result_2334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_338"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:535 %overflow_274 = and i1 %or_ln895_274, i1 %xor_ln895_338

]]></Node>
<StgValue><ssdm name="overflow_274"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:536 %xor_ln896_530 = xor i1 %p_Result_2335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_530"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:537 %icmp_ln896_21 = icmp_ne  i3 %tmp_147, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_21"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:538 %or_ln896_274 = or i1 %icmp_ln896_21, i1 %xor_ln896_530

]]></Node>
<StgValue><ssdm name="or_ln896_274"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:539 %underflow_274 = and i1 %or_ln896_274, i1 %p_Result_2334

]]></Node>
<StgValue><ssdm name="underflow_274"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:540 %select_ln346_401 = select i1 %overflow_274, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_401"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:541 %or_ln346_274 = or i1 %overflow_274, i1 %underflow_274

]]></Node>
<StgValue><ssdm name="or_ln346_274"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:542 %out_data_V_1378 = select i1 %or_ln346_274, i16 %select_ln346_401, i16 %out_data_V_1484

]]></Node>
<StgValue><ssdm name="out_data_V_1378"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:544 %p_Result_2336 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_85, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2336"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:545 %out_data_V_1485 = shl i16 %in_data_V_85, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1485"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:546 %p_Result_2337 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_85, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2337"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:547 %tmp_148 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_85, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:548 %icmp_ln878_22 = icmp_ne  i3 %tmp_148, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_22"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:549 %or_ln895_275 = or i1 %p_Result_2337, i1 %icmp_ln878_22

]]></Node>
<StgValue><ssdm name="or_ln895_275"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:550 %xor_ln895_339 = xor i1 %p_Result_2336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_339"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:551 %overflow_275 = and i1 %or_ln895_275, i1 %xor_ln895_339

]]></Node>
<StgValue><ssdm name="overflow_275"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:552 %xor_ln896_531 = xor i1 %p_Result_2337, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_531"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:553 %icmp_ln896_22 = icmp_ne  i3 %tmp_148, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_22"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:554 %or_ln896_275 = or i1 %icmp_ln896_22, i1 %xor_ln896_531

]]></Node>
<StgValue><ssdm name="or_ln896_275"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:555 %underflow_275 = and i1 %or_ln896_275, i1 %p_Result_2336

]]></Node>
<StgValue><ssdm name="underflow_275"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:556 %select_ln346_402 = select i1 %overflow_275, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_402"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:557 %or_ln346_275 = or i1 %overflow_275, i1 %underflow_275

]]></Node>
<StgValue><ssdm name="or_ln346_275"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:558 %out_data_V_1380 = select i1 %or_ln346_275, i16 %select_ln346_402, i16 %out_data_V_1485

]]></Node>
<StgValue><ssdm name="out_data_V_1380"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:560 %p_Result_2338 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_86, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2338"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:561 %out_data_V_1486 = shl i16 %in_data_V_86, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1486"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:562 %p_Result_2339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_86, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2339"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:563 %tmp_149 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_86, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:564 %icmp_ln878_23 = icmp_ne  i3 %tmp_149, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_23"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:565 %or_ln895_276 = or i1 %p_Result_2339, i1 %icmp_ln878_23

]]></Node>
<StgValue><ssdm name="or_ln895_276"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:566 %xor_ln895_340 = xor i1 %p_Result_2338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_340"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:567 %overflow_276 = and i1 %or_ln895_276, i1 %xor_ln895_340

]]></Node>
<StgValue><ssdm name="overflow_276"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:568 %xor_ln896_532 = xor i1 %p_Result_2339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_532"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:569 %icmp_ln896_23 = icmp_ne  i3 %tmp_149, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_23"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:570 %or_ln896_276 = or i1 %icmp_ln896_23, i1 %xor_ln896_532

]]></Node>
<StgValue><ssdm name="or_ln896_276"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:571 %underflow_276 = and i1 %or_ln896_276, i1 %p_Result_2338

]]></Node>
<StgValue><ssdm name="underflow_276"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:572 %select_ln346_403 = select i1 %overflow_276, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_403"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:573 %or_ln346_276 = or i1 %overflow_276, i1 %underflow_276

]]></Node>
<StgValue><ssdm name="or_ln346_276"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:574 %out_data_V_1382 = select i1 %or_ln346_276, i16 %select_ln346_403, i16 %out_data_V_1486

]]></Node>
<StgValue><ssdm name="out_data_V_1382"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:576 %p_Result_2340 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_87, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2340"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:577 %out_data_V_1487 = shl i16 %in_data_V_87, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1487"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:578 %p_Result_2341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_87, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2341"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:579 %tmp_150 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_87, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:580 %icmp_ln878_24 = icmp_ne  i3 %tmp_150, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_24"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:581 %or_ln895_277 = or i1 %p_Result_2341, i1 %icmp_ln878_24

]]></Node>
<StgValue><ssdm name="or_ln895_277"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:582 %xor_ln895_341 = xor i1 %p_Result_2340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_341"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:583 %overflow_277 = and i1 %or_ln895_277, i1 %xor_ln895_341

]]></Node>
<StgValue><ssdm name="overflow_277"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:584 %xor_ln896_533 = xor i1 %p_Result_2341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_533"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:585 %icmp_ln896_24 = icmp_ne  i3 %tmp_150, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_24"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:586 %or_ln896_277 = or i1 %icmp_ln896_24, i1 %xor_ln896_533

]]></Node>
<StgValue><ssdm name="or_ln896_277"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:587 %underflow_277 = and i1 %or_ln896_277, i1 %p_Result_2340

]]></Node>
<StgValue><ssdm name="underflow_277"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:588 %select_ln346_404 = select i1 %overflow_277, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_404"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:589 %or_ln346_277 = or i1 %overflow_277, i1 %underflow_277

]]></Node>
<StgValue><ssdm name="or_ln346_277"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:590 %out_data_V_1384 = select i1 %or_ln346_277, i16 %select_ln346_404, i16 %out_data_V_1487

]]></Node>
<StgValue><ssdm name="out_data_V_1384"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:592 %p_Result_2342 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_88, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2342"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:593 %out_data_V_1488 = shl i16 %in_data_V_88, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1488"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:594 %p_Result_2343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_88, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2343"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:595 %tmp_151 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_88, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:596 %icmp_ln878_25 = icmp_ne  i3 %tmp_151, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_25"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:597 %or_ln895_278 = or i1 %p_Result_2343, i1 %icmp_ln878_25

]]></Node>
<StgValue><ssdm name="or_ln895_278"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:598 %xor_ln895_342 = xor i1 %p_Result_2342, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_342"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:599 %overflow_278 = and i1 %or_ln895_278, i1 %xor_ln895_342

]]></Node>
<StgValue><ssdm name="overflow_278"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:600 %xor_ln896_534 = xor i1 %p_Result_2343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_534"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:601 %icmp_ln896_25 = icmp_ne  i3 %tmp_151, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_25"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:602 %or_ln896_278 = or i1 %icmp_ln896_25, i1 %xor_ln896_534

]]></Node>
<StgValue><ssdm name="or_ln896_278"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:603 %underflow_278 = and i1 %or_ln896_278, i1 %p_Result_2342

]]></Node>
<StgValue><ssdm name="underflow_278"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:604 %select_ln346_405 = select i1 %overflow_278, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_405"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:605 %or_ln346_278 = or i1 %overflow_278, i1 %underflow_278

]]></Node>
<StgValue><ssdm name="or_ln346_278"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:606 %out_data_V_1386 = select i1 %or_ln346_278, i16 %select_ln346_405, i16 %out_data_V_1488

]]></Node>
<StgValue><ssdm name="out_data_V_1386"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:608 %p_Result_2344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_89, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2344"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:609 %out_data_V_1489 = shl i16 %in_data_V_89, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1489"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:610 %p_Result_2345 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_89, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2345"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:611 %tmp_152 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_89, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:612 %icmp_ln878_26 = icmp_ne  i3 %tmp_152, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_26"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:613 %or_ln895_279 = or i1 %p_Result_2345, i1 %icmp_ln878_26

]]></Node>
<StgValue><ssdm name="or_ln895_279"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:614 %xor_ln895_343 = xor i1 %p_Result_2344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_343"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:615 %overflow_279 = and i1 %or_ln895_279, i1 %xor_ln895_343

]]></Node>
<StgValue><ssdm name="overflow_279"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %xor_ln896_535 = xor i1 %p_Result_2345, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_535"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:617 %icmp_ln896_26 = icmp_ne  i3 %tmp_152, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_26"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:618 %or_ln896_279 = or i1 %icmp_ln896_26, i1 %xor_ln896_535

]]></Node>
<StgValue><ssdm name="or_ln896_279"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:619 %underflow_279 = and i1 %or_ln896_279, i1 %p_Result_2344

]]></Node>
<StgValue><ssdm name="underflow_279"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:620 %select_ln346_406 = select i1 %overflow_279, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_406"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:621 %or_ln346_279 = or i1 %overflow_279, i1 %underflow_279

]]></Node>
<StgValue><ssdm name="or_ln346_279"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:622 %out_data_V_1388 = select i1 %or_ln346_279, i16 %select_ln346_406, i16 %out_data_V_1489

]]></Node>
<StgValue><ssdm name="out_data_V_1388"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:624 %p_Result_2346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_90, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2346"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:625 %out_data_V_1490 = shl i16 %in_data_V_90, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1490"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:626 %p_Result_2347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_90, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2347"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:627 %tmp_153 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_90, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:628 %icmp_ln878_27 = icmp_ne  i3 %tmp_153, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_27"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:629 %or_ln895_280 = or i1 %p_Result_2347, i1 %icmp_ln878_27

]]></Node>
<StgValue><ssdm name="or_ln895_280"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:630 %xor_ln895_344 = xor i1 %p_Result_2346, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_344"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:631 %overflow_280 = and i1 %or_ln895_280, i1 %xor_ln895_344

]]></Node>
<StgValue><ssdm name="overflow_280"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:632 %xor_ln896_536 = xor i1 %p_Result_2347, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_536"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:633 %icmp_ln896_27 = icmp_ne  i3 %tmp_153, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_27"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:634 %or_ln896_280 = or i1 %icmp_ln896_27, i1 %xor_ln896_536

]]></Node>
<StgValue><ssdm name="or_ln896_280"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:635 %underflow_280 = and i1 %or_ln896_280, i1 %p_Result_2346

]]></Node>
<StgValue><ssdm name="underflow_280"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:636 %select_ln346_407 = select i1 %overflow_280, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_407"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:637 %or_ln346_280 = or i1 %overflow_280, i1 %underflow_280

]]></Node>
<StgValue><ssdm name="or_ln346_280"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:638 %out_data_V_1390 = select i1 %or_ln346_280, i16 %select_ln346_407, i16 %out_data_V_1490

]]></Node>
<StgValue><ssdm name="out_data_V_1390"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:640 %p_Result_2348 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_91, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2348"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:641 %out_data_V_1491 = shl i16 %in_data_V_91, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1491"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:642 %p_Result_2349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_91, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2349"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:643 %tmp_154 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_91, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:644 %icmp_ln878_28 = icmp_ne  i3 %tmp_154, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_28"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:645 %or_ln895_281 = or i1 %p_Result_2349, i1 %icmp_ln878_28

]]></Node>
<StgValue><ssdm name="or_ln895_281"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:646 %xor_ln895_345 = xor i1 %p_Result_2348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_345"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:647 %overflow_281 = and i1 %or_ln895_281, i1 %xor_ln895_345

]]></Node>
<StgValue><ssdm name="overflow_281"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:648 %xor_ln896_537 = xor i1 %p_Result_2349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_537"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:649 %icmp_ln896_28 = icmp_ne  i3 %tmp_154, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_28"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:650 %or_ln896_281 = or i1 %icmp_ln896_28, i1 %xor_ln896_537

]]></Node>
<StgValue><ssdm name="or_ln896_281"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:651 %underflow_281 = and i1 %or_ln896_281, i1 %p_Result_2348

]]></Node>
<StgValue><ssdm name="underflow_281"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:652 %select_ln346_408 = select i1 %overflow_281, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_408"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:653 %or_ln346_281 = or i1 %overflow_281, i1 %underflow_281

]]></Node>
<StgValue><ssdm name="or_ln346_281"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:654 %out_data_V_1392 = select i1 %or_ln346_281, i16 %select_ln346_408, i16 %out_data_V_1491

]]></Node>
<StgValue><ssdm name="out_data_V_1392"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:656 %p_Result_2350 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_92, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2350"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:657 %out_data_V_1492 = shl i16 %in_data_V_92, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1492"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:658 %p_Result_2351 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_92, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2351"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:659 %tmp_155 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_92, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:660 %icmp_ln878_29 = icmp_ne  i3 %tmp_155, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_29"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:661 %or_ln895_282 = or i1 %p_Result_2351, i1 %icmp_ln878_29

]]></Node>
<StgValue><ssdm name="or_ln895_282"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:662 %xor_ln895_346 = xor i1 %p_Result_2350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_346"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:663 %overflow_282 = and i1 %or_ln895_282, i1 %xor_ln895_346

]]></Node>
<StgValue><ssdm name="overflow_282"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:664 %xor_ln896_538 = xor i1 %p_Result_2351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_538"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:665 %icmp_ln896_29 = icmp_ne  i3 %tmp_155, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_29"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:666 %or_ln896_282 = or i1 %icmp_ln896_29, i1 %xor_ln896_538

]]></Node>
<StgValue><ssdm name="or_ln896_282"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:667 %underflow_282 = and i1 %or_ln896_282, i1 %p_Result_2350

]]></Node>
<StgValue><ssdm name="underflow_282"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:668 %select_ln346_409 = select i1 %overflow_282, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_409"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:669 %or_ln346_282 = or i1 %overflow_282, i1 %underflow_282

]]></Node>
<StgValue><ssdm name="or_ln346_282"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:670 %out_data_V_1394 = select i1 %or_ln346_282, i16 %select_ln346_409, i16 %out_data_V_1492

]]></Node>
<StgValue><ssdm name="out_data_V_1394"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:672 %p_Result_2352 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_93, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2352"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:673 %out_data_V_1493 = shl i16 %in_data_V_93, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1493"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:674 %p_Result_2353 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_93, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2353"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:675 %tmp_156 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_93, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:676 %icmp_ln878_30 = icmp_ne  i3 %tmp_156, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_30"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:677 %or_ln895_283 = or i1 %p_Result_2353, i1 %icmp_ln878_30

]]></Node>
<StgValue><ssdm name="or_ln895_283"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:678 %xor_ln895_347 = xor i1 %p_Result_2352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_347"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:679 %overflow_283 = and i1 %or_ln895_283, i1 %xor_ln895_347

]]></Node>
<StgValue><ssdm name="overflow_283"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:680 %xor_ln896_539 = xor i1 %p_Result_2353, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_539"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:681 %icmp_ln896_30 = icmp_ne  i3 %tmp_156, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_30"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:682 %or_ln896_283 = or i1 %icmp_ln896_30, i1 %xor_ln896_539

]]></Node>
<StgValue><ssdm name="or_ln896_283"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:683 %underflow_283 = and i1 %or_ln896_283, i1 %p_Result_2352

]]></Node>
<StgValue><ssdm name="underflow_283"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:684 %select_ln346_410 = select i1 %overflow_283, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_410"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:685 %or_ln346_283 = or i1 %overflow_283, i1 %underflow_283

]]></Node>
<StgValue><ssdm name="or_ln346_283"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:686 %out_data_V_1396 = select i1 %or_ln346_283, i16 %select_ln346_410, i16 %out_data_V_1493

]]></Node>
<StgValue><ssdm name="out_data_V_1396"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:688 %p_Result_2354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_94, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2354"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:689 %out_data_V_1494 = shl i16 %in_data_V_94, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1494"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:690 %p_Result_2355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_94, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2355"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:691 %tmp_157 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_94, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:692 %icmp_ln878_31 = icmp_ne  i3 %tmp_157, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_31"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:693 %or_ln895_284 = or i1 %p_Result_2355, i1 %icmp_ln878_31

]]></Node>
<StgValue><ssdm name="or_ln895_284"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:694 %xor_ln895_348 = xor i1 %p_Result_2354, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_348"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:695 %overflow_284 = and i1 %or_ln895_284, i1 %xor_ln895_348

]]></Node>
<StgValue><ssdm name="overflow_284"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:696 %xor_ln896_540 = xor i1 %p_Result_2355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_540"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:697 %icmp_ln896_31 = icmp_ne  i3 %tmp_157, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_31"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:698 %or_ln896_284 = or i1 %icmp_ln896_31, i1 %xor_ln896_540

]]></Node>
<StgValue><ssdm name="or_ln896_284"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:699 %underflow_284 = and i1 %or_ln896_284, i1 %p_Result_2354

]]></Node>
<StgValue><ssdm name="underflow_284"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:700 %select_ln346_411 = select i1 %overflow_284, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_411"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:701 %or_ln346_284 = or i1 %overflow_284, i1 %underflow_284

]]></Node>
<StgValue><ssdm name="or_ln346_284"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:702 %out_data_V_1398 = select i1 %or_ln346_284, i16 %select_ln346_411, i16 %out_data_V_1494

]]></Node>
<StgValue><ssdm name="out_data_V_1398"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:704 %p_Result_2356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_95, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2356"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:705 %out_data_V_1495 = shl i16 %in_data_V_95, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1495"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:706 %p_Result_2357 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_95, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2357"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:707 %tmp_158 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_95, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:708 %icmp_ln878_32 = icmp_ne  i3 %tmp_158, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_32"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:709 %or_ln895_285 = or i1 %p_Result_2357, i1 %icmp_ln878_32

]]></Node>
<StgValue><ssdm name="or_ln895_285"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:710 %xor_ln895_349 = xor i1 %p_Result_2356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_349"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:711 %overflow_285 = and i1 %or_ln895_285, i1 %xor_ln895_349

]]></Node>
<StgValue><ssdm name="overflow_285"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:712 %xor_ln896_541 = xor i1 %p_Result_2357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_541"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:713 %icmp_ln896_32 = icmp_ne  i3 %tmp_158, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_32"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:714 %or_ln896_285 = or i1 %icmp_ln896_32, i1 %xor_ln896_541

]]></Node>
<StgValue><ssdm name="or_ln896_285"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:715 %underflow_285 = and i1 %or_ln896_285, i1 %p_Result_2356

]]></Node>
<StgValue><ssdm name="underflow_285"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:716 %select_ln346_412 = select i1 %overflow_285, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_412"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:717 %or_ln346_285 = or i1 %overflow_285, i1 %underflow_285

]]></Node>
<StgValue><ssdm name="or_ln346_285"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:718 %out_data_V_1400 = select i1 %or_ln346_285, i16 %select_ln346_412, i16 %out_data_V_1495

]]></Node>
<StgValue><ssdm name="out_data_V_1400"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:720 %p_Result_2358 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_96, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2358"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:721 %out_data_V_1496 = shl i16 %in_data_V_96, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1496"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:722 %p_Result_2359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_96, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2359"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:723 %tmp_159 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_96, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:724 %icmp_ln878_33 = icmp_ne  i3 %tmp_159, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_33"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:725 %or_ln895_286 = or i1 %p_Result_2359, i1 %icmp_ln878_33

]]></Node>
<StgValue><ssdm name="or_ln895_286"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:726 %xor_ln895_350 = xor i1 %p_Result_2358, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_350"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:727 %overflow_286 = and i1 %or_ln895_286, i1 %xor_ln895_350

]]></Node>
<StgValue><ssdm name="overflow_286"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:728 %xor_ln896_542 = xor i1 %p_Result_2359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_542"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:729 %icmp_ln896_33 = icmp_ne  i3 %tmp_159, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_33"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:730 %or_ln896_286 = or i1 %icmp_ln896_33, i1 %xor_ln896_542

]]></Node>
<StgValue><ssdm name="or_ln896_286"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:731 %underflow_286 = and i1 %or_ln896_286, i1 %p_Result_2358

]]></Node>
<StgValue><ssdm name="underflow_286"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:732 %select_ln346_413 = select i1 %overflow_286, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_413"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:733 %or_ln346_286 = or i1 %overflow_286, i1 %underflow_286

]]></Node>
<StgValue><ssdm name="or_ln346_286"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:734 %out_data_V_1402 = select i1 %or_ln346_286, i16 %select_ln346_413, i16 %out_data_V_1496

]]></Node>
<StgValue><ssdm name="out_data_V_1402"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:736 %p_Result_2360 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_97, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2360"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:737 %out_data_V_1497 = shl i16 %in_data_V_97, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1497"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:738 %p_Result_2361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_97, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2361"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:739 %tmp_160 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_97, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:740 %icmp_ln878_34 = icmp_ne  i3 %tmp_160, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_34"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:741 %or_ln895_287 = or i1 %p_Result_2361, i1 %icmp_ln878_34

]]></Node>
<StgValue><ssdm name="or_ln895_287"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:742 %xor_ln895_351 = xor i1 %p_Result_2360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_351"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:743 %overflow_287 = and i1 %or_ln895_287, i1 %xor_ln895_351

]]></Node>
<StgValue><ssdm name="overflow_287"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:744 %xor_ln896_543 = xor i1 %p_Result_2361, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_543"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:745 %icmp_ln896_34 = icmp_ne  i3 %tmp_160, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_34"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:746 %or_ln896_287 = or i1 %icmp_ln896_34, i1 %xor_ln896_543

]]></Node>
<StgValue><ssdm name="or_ln896_287"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:747 %underflow_287 = and i1 %or_ln896_287, i1 %p_Result_2360

]]></Node>
<StgValue><ssdm name="underflow_287"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:748 %select_ln346_414 = select i1 %overflow_287, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_414"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:749 %or_ln346_287 = or i1 %overflow_287, i1 %underflow_287

]]></Node>
<StgValue><ssdm name="or_ln346_287"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:750 %out_data_V_1404 = select i1 %or_ln346_287, i16 %select_ln346_414, i16 %out_data_V_1497

]]></Node>
<StgValue><ssdm name="out_data_V_1404"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:752 %p_Result_2362 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_98, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2362"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:753 %out_data_V_1498 = shl i16 %in_data_V_98, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1498"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:754 %p_Result_2363 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_98, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2363"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:755 %tmp_161 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_98, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:756 %icmp_ln878_35 = icmp_ne  i3 %tmp_161, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_35"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:757 %or_ln895_288 = or i1 %p_Result_2363, i1 %icmp_ln878_35

]]></Node>
<StgValue><ssdm name="or_ln895_288"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:758 %xor_ln895_352 = xor i1 %p_Result_2362, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_352"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:759 %overflow_288 = and i1 %or_ln895_288, i1 %xor_ln895_352

]]></Node>
<StgValue><ssdm name="overflow_288"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:760 %xor_ln896_544 = xor i1 %p_Result_2363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_544"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:761 %icmp_ln896_35 = icmp_ne  i3 %tmp_161, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_35"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:762 %or_ln896_288 = or i1 %icmp_ln896_35, i1 %xor_ln896_544

]]></Node>
<StgValue><ssdm name="or_ln896_288"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:763 %underflow_288 = and i1 %or_ln896_288, i1 %p_Result_2362

]]></Node>
<StgValue><ssdm name="underflow_288"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:764 %select_ln346_415 = select i1 %overflow_288, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_415"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:765 %or_ln346_288 = or i1 %overflow_288, i1 %underflow_288

]]></Node>
<StgValue><ssdm name="or_ln346_288"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:766 %out_data_V_1406 = select i1 %or_ln346_288, i16 %select_ln346_415, i16 %out_data_V_1498

]]></Node>
<StgValue><ssdm name="out_data_V_1406"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:768 %p_Result_2364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_99, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2364"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:769 %out_data_V_1499 = shl i16 %in_data_V_99, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1499"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:770 %p_Result_2365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_99, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2365"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:771 %tmp_162 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_99, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:772 %icmp_ln878_36 = icmp_ne  i3 %tmp_162, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_36"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:773 %or_ln895_289 = or i1 %p_Result_2365, i1 %icmp_ln878_36

]]></Node>
<StgValue><ssdm name="or_ln895_289"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:774 %xor_ln895_353 = xor i1 %p_Result_2364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_353"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:775 %overflow_289 = and i1 %or_ln895_289, i1 %xor_ln895_353

]]></Node>
<StgValue><ssdm name="overflow_289"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:776 %xor_ln896_545 = xor i1 %p_Result_2365, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_545"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:777 %icmp_ln896_36 = icmp_ne  i3 %tmp_162, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_36"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:778 %or_ln896_289 = or i1 %icmp_ln896_36, i1 %xor_ln896_545

]]></Node>
<StgValue><ssdm name="or_ln896_289"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:779 %underflow_289 = and i1 %or_ln896_289, i1 %p_Result_2364

]]></Node>
<StgValue><ssdm name="underflow_289"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:780 %select_ln346_416 = select i1 %overflow_289, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_416"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:781 %or_ln346_289 = or i1 %overflow_289, i1 %underflow_289

]]></Node>
<StgValue><ssdm name="or_ln346_289"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:782 %out_data_V_1408 = select i1 %or_ln346_289, i16 %select_ln346_416, i16 %out_data_V_1499

]]></Node>
<StgValue><ssdm name="out_data_V_1408"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:784 %p_Result_2366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_100, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2366"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:785 %out_data_V_1500 = shl i16 %in_data_V_100, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1500"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:786 %p_Result_2367 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_100, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2367"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:787 %tmp_163 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_100, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:788 %icmp_ln878_37 = icmp_ne  i3 %tmp_163, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_37"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:789 %or_ln895_290 = or i1 %p_Result_2367, i1 %icmp_ln878_37

]]></Node>
<StgValue><ssdm name="or_ln895_290"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:790 %xor_ln895_354 = xor i1 %p_Result_2366, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_354"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:791 %overflow_290 = and i1 %or_ln895_290, i1 %xor_ln895_354

]]></Node>
<StgValue><ssdm name="overflow_290"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:792 %xor_ln896_546 = xor i1 %p_Result_2367, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_546"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:793 %icmp_ln896_37 = icmp_ne  i3 %tmp_163, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_37"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:794 %or_ln896_290 = or i1 %icmp_ln896_37, i1 %xor_ln896_546

]]></Node>
<StgValue><ssdm name="or_ln896_290"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:795 %underflow_290 = and i1 %or_ln896_290, i1 %p_Result_2366

]]></Node>
<StgValue><ssdm name="underflow_290"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:796 %select_ln346_417 = select i1 %overflow_290, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_417"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:797 %or_ln346_290 = or i1 %overflow_290, i1 %underflow_290

]]></Node>
<StgValue><ssdm name="or_ln346_290"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:798 %out_data_V_1410 = select i1 %or_ln346_290, i16 %select_ln346_417, i16 %out_data_V_1500

]]></Node>
<StgValue><ssdm name="out_data_V_1410"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:800 %p_Result_2368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_101, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2368"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:801 %out_data_V_1501 = shl i16 %in_data_V_101, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1501"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:802 %p_Result_2369 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_101, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2369"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:803 %tmp_164 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_101, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:804 %icmp_ln878_38 = icmp_ne  i3 %tmp_164, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_38"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:805 %or_ln895_291 = or i1 %p_Result_2369, i1 %icmp_ln878_38

]]></Node>
<StgValue><ssdm name="or_ln895_291"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:806 %xor_ln895_355 = xor i1 %p_Result_2368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_355"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:807 %overflow_291 = and i1 %or_ln895_291, i1 %xor_ln895_355

]]></Node>
<StgValue><ssdm name="overflow_291"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:808 %xor_ln896_547 = xor i1 %p_Result_2369, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_547"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:809 %icmp_ln896_38 = icmp_ne  i3 %tmp_164, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_38"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:810 %or_ln896_291 = or i1 %icmp_ln896_38, i1 %xor_ln896_547

]]></Node>
<StgValue><ssdm name="or_ln896_291"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:811 %underflow_291 = and i1 %or_ln896_291, i1 %p_Result_2368

]]></Node>
<StgValue><ssdm name="underflow_291"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:812 %select_ln346_418 = select i1 %overflow_291, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_418"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:813 %or_ln346_291 = or i1 %overflow_291, i1 %underflow_291

]]></Node>
<StgValue><ssdm name="or_ln346_291"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:814 %out_data_V_1412 = select i1 %or_ln346_291, i16 %select_ln346_418, i16 %out_data_V_1501

]]></Node>
<StgValue><ssdm name="out_data_V_1412"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:816 %p_Result_2370 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_102, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2370"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:817 %out_data_V_1502 = shl i16 %in_data_V_102, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1502"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:818 %p_Result_2371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_102, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2371"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:819 %tmp_165 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_102, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:820 %icmp_ln878_39 = icmp_ne  i3 %tmp_165, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_39"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:821 %or_ln895_292 = or i1 %p_Result_2371, i1 %icmp_ln878_39

]]></Node>
<StgValue><ssdm name="or_ln895_292"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:822 %xor_ln895_356 = xor i1 %p_Result_2370, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_356"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:823 %overflow_292 = and i1 %or_ln895_292, i1 %xor_ln895_356

]]></Node>
<StgValue><ssdm name="overflow_292"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:824 %xor_ln896_548 = xor i1 %p_Result_2371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_548"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:825 %icmp_ln896_39 = icmp_ne  i3 %tmp_165, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_39"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:826 %or_ln896_292 = or i1 %icmp_ln896_39, i1 %xor_ln896_548

]]></Node>
<StgValue><ssdm name="or_ln896_292"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:827 %underflow_292 = and i1 %or_ln896_292, i1 %p_Result_2370

]]></Node>
<StgValue><ssdm name="underflow_292"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:828 %select_ln346_419 = select i1 %overflow_292, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_419"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:829 %or_ln346_292 = or i1 %overflow_292, i1 %underflow_292

]]></Node>
<StgValue><ssdm name="or_ln346_292"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:830 %out_data_V_1414 = select i1 %or_ln346_292, i16 %select_ln346_419, i16 %out_data_V_1502

]]></Node>
<StgValue><ssdm name="out_data_V_1414"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:832 %p_Result_2372 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_103, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2372"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:833 %out_data_V_1503 = shl i16 %in_data_V_103, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1503"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:834 %p_Result_2373 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_103, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2373"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:835 %tmp_166 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_103, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:836 %icmp_ln878_40 = icmp_ne  i3 %tmp_166, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_40"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:837 %or_ln895_293 = or i1 %p_Result_2373, i1 %icmp_ln878_40

]]></Node>
<StgValue><ssdm name="or_ln895_293"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:838 %xor_ln895_357 = xor i1 %p_Result_2372, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_357"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:839 %overflow_293 = and i1 %or_ln895_293, i1 %xor_ln895_357

]]></Node>
<StgValue><ssdm name="overflow_293"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:840 %xor_ln896_549 = xor i1 %p_Result_2373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_549"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:841 %icmp_ln896_40 = icmp_ne  i3 %tmp_166, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_40"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:842 %or_ln896_293 = or i1 %icmp_ln896_40, i1 %xor_ln896_549

]]></Node>
<StgValue><ssdm name="or_ln896_293"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:843 %underflow_293 = and i1 %or_ln896_293, i1 %p_Result_2372

]]></Node>
<StgValue><ssdm name="underflow_293"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:844 %select_ln346_420 = select i1 %overflow_293, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_420"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:845 %or_ln346_293 = or i1 %overflow_293, i1 %underflow_293

]]></Node>
<StgValue><ssdm name="or_ln346_293"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:846 %out_data_V_1416 = select i1 %or_ln346_293, i16 %select_ln346_420, i16 %out_data_V_1503

]]></Node>
<StgValue><ssdm name="out_data_V_1416"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:848 %p_Result_2374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_104, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2374"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:849 %out_data_V_1504 = shl i16 %in_data_V_104, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1504"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:850 %p_Result_2375 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_104, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2375"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:851 %tmp_167 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_104, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:852 %icmp_ln878_41 = icmp_ne  i3 %tmp_167, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_41"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:853 %or_ln895_294 = or i1 %p_Result_2375, i1 %icmp_ln878_41

]]></Node>
<StgValue><ssdm name="or_ln895_294"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:854 %xor_ln895_358 = xor i1 %p_Result_2374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_358"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:855 %overflow_294 = and i1 %or_ln895_294, i1 %xor_ln895_358

]]></Node>
<StgValue><ssdm name="overflow_294"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:856 %xor_ln896_550 = xor i1 %p_Result_2375, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_550"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:857 %icmp_ln896_41 = icmp_ne  i3 %tmp_167, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_41"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:858 %or_ln896_294 = or i1 %icmp_ln896_41, i1 %xor_ln896_550

]]></Node>
<StgValue><ssdm name="or_ln896_294"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:859 %underflow_294 = and i1 %or_ln896_294, i1 %p_Result_2374

]]></Node>
<StgValue><ssdm name="underflow_294"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:860 %select_ln346_421 = select i1 %overflow_294, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_421"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:861 %or_ln346_294 = or i1 %overflow_294, i1 %underflow_294

]]></Node>
<StgValue><ssdm name="or_ln346_294"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:862 %out_data_V_1418 = select i1 %or_ln346_294, i16 %select_ln346_421, i16 %out_data_V_1504

]]></Node>
<StgValue><ssdm name="out_data_V_1418"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:864 %p_Result_2376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_105, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2376"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:865 %out_data_V_1505 = shl i16 %in_data_V_105, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1505"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:866 %p_Result_2377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_105, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2377"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:867 %tmp_168 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_105, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:868 %icmp_ln878_42 = icmp_ne  i3 %tmp_168, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_42"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:869 %or_ln895_295 = or i1 %p_Result_2377, i1 %icmp_ln878_42

]]></Node>
<StgValue><ssdm name="or_ln895_295"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:870 %xor_ln895_359 = xor i1 %p_Result_2376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_359"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:871 %overflow_295 = and i1 %or_ln895_295, i1 %xor_ln895_359

]]></Node>
<StgValue><ssdm name="overflow_295"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:872 %xor_ln896_551 = xor i1 %p_Result_2377, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_551"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:873 %icmp_ln896_42 = icmp_ne  i3 %tmp_168, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_42"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:874 %or_ln896_295 = or i1 %icmp_ln896_42, i1 %xor_ln896_551

]]></Node>
<StgValue><ssdm name="or_ln896_295"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:875 %underflow_295 = and i1 %or_ln896_295, i1 %p_Result_2376

]]></Node>
<StgValue><ssdm name="underflow_295"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:876 %select_ln346_422 = select i1 %overflow_295, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_422"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:877 %or_ln346_295 = or i1 %overflow_295, i1 %underflow_295

]]></Node>
<StgValue><ssdm name="or_ln346_295"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:878 %out_data_V_1420 = select i1 %or_ln346_295, i16 %select_ln346_422, i16 %out_data_V_1505

]]></Node>
<StgValue><ssdm name="out_data_V_1420"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:880 %p_Result_2378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_106, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2378"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:881 %out_data_V_1506 = shl i16 %in_data_V_106, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1506"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:882 %p_Result_2379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_106, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2379"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:883 %tmp_169 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_106, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:884 %icmp_ln878_43 = icmp_ne  i3 %tmp_169, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_43"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:885 %or_ln895_296 = or i1 %p_Result_2379, i1 %icmp_ln878_43

]]></Node>
<StgValue><ssdm name="or_ln895_296"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:886 %xor_ln895_360 = xor i1 %p_Result_2378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_360"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:887 %overflow_296 = and i1 %or_ln895_296, i1 %xor_ln895_360

]]></Node>
<StgValue><ssdm name="overflow_296"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:888 %xor_ln896_552 = xor i1 %p_Result_2379, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_552"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:889 %icmp_ln896_43 = icmp_ne  i3 %tmp_169, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_43"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:890 %or_ln896_296 = or i1 %icmp_ln896_43, i1 %xor_ln896_552

]]></Node>
<StgValue><ssdm name="or_ln896_296"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:891 %underflow_296 = and i1 %or_ln896_296, i1 %p_Result_2378

]]></Node>
<StgValue><ssdm name="underflow_296"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:892 %select_ln346_423 = select i1 %overflow_296, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_423"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:893 %or_ln346_296 = or i1 %overflow_296, i1 %underflow_296

]]></Node>
<StgValue><ssdm name="or_ln346_296"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:894 %out_data_V_1422 = select i1 %or_ln346_296, i16 %select_ln346_423, i16 %out_data_V_1506

]]></Node>
<StgValue><ssdm name="out_data_V_1422"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:896 %p_Result_2380 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_107, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2380"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:897 %out_data_V_1507 = shl i16 %in_data_V_107, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1507"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:898 %p_Result_2381 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_107, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2381"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:899 %tmp_170 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_107, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:900 %icmp_ln878_44 = icmp_ne  i3 %tmp_170, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_44"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:901 %or_ln895_297 = or i1 %p_Result_2381, i1 %icmp_ln878_44

]]></Node>
<StgValue><ssdm name="or_ln895_297"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:902 %xor_ln895_361 = xor i1 %p_Result_2380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_361"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:903 %overflow_297 = and i1 %or_ln895_297, i1 %xor_ln895_361

]]></Node>
<StgValue><ssdm name="overflow_297"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:904 %xor_ln896_553 = xor i1 %p_Result_2381, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_553"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:905 %icmp_ln896_44 = icmp_ne  i3 %tmp_170, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_44"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:906 %or_ln896_297 = or i1 %icmp_ln896_44, i1 %xor_ln896_553

]]></Node>
<StgValue><ssdm name="or_ln896_297"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:907 %underflow_297 = and i1 %or_ln896_297, i1 %p_Result_2380

]]></Node>
<StgValue><ssdm name="underflow_297"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:908 %select_ln346_424 = select i1 %overflow_297, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_424"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:909 %or_ln346_297 = or i1 %overflow_297, i1 %underflow_297

]]></Node>
<StgValue><ssdm name="or_ln346_297"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:910 %out_data_V_1424 = select i1 %or_ln346_297, i16 %select_ln346_424, i16 %out_data_V_1507

]]></Node>
<StgValue><ssdm name="out_data_V_1424"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:912 %p_Result_2382 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_108, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2382"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:913 %out_data_V_1508 = shl i16 %in_data_V_108, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1508"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:914 %p_Result_2383 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_108, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2383"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:915 %tmp_171 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_108, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:916 %icmp_ln878_45 = icmp_ne  i3 %tmp_171, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_45"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:917 %or_ln895_298 = or i1 %p_Result_2383, i1 %icmp_ln878_45

]]></Node>
<StgValue><ssdm name="or_ln895_298"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:918 %xor_ln895_362 = xor i1 %p_Result_2382, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_362"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:919 %overflow_298 = and i1 %or_ln895_298, i1 %xor_ln895_362

]]></Node>
<StgValue><ssdm name="overflow_298"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:920 %xor_ln896_554 = xor i1 %p_Result_2383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_554"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:921 %icmp_ln896_45 = icmp_ne  i3 %tmp_171, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_45"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:922 %or_ln896_298 = or i1 %icmp_ln896_45, i1 %xor_ln896_554

]]></Node>
<StgValue><ssdm name="or_ln896_298"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:923 %underflow_298 = and i1 %or_ln896_298, i1 %p_Result_2382

]]></Node>
<StgValue><ssdm name="underflow_298"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:924 %select_ln346_425 = select i1 %overflow_298, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_425"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:925 %or_ln346_298 = or i1 %overflow_298, i1 %underflow_298

]]></Node>
<StgValue><ssdm name="or_ln346_298"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:926 %out_data_V_1426 = select i1 %or_ln346_298, i16 %select_ln346_425, i16 %out_data_V_1508

]]></Node>
<StgValue><ssdm name="out_data_V_1426"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:928 %p_Result_2384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_109, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2384"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:929 %out_data_V_1509 = shl i16 %in_data_V_109, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1509"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:930 %p_Result_2385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_109, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2385"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:931 %tmp_172 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_109, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:932 %icmp_ln878_46 = icmp_ne  i3 %tmp_172, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_46"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:933 %or_ln895_299 = or i1 %p_Result_2385, i1 %icmp_ln878_46

]]></Node>
<StgValue><ssdm name="or_ln895_299"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:934 %xor_ln895_363 = xor i1 %p_Result_2384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_363"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:935 %overflow_299 = and i1 %or_ln895_299, i1 %xor_ln895_363

]]></Node>
<StgValue><ssdm name="overflow_299"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:936 %xor_ln896_555 = xor i1 %p_Result_2385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_555"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:937 %icmp_ln896_46 = icmp_ne  i3 %tmp_172, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_46"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:938 %or_ln896_299 = or i1 %icmp_ln896_46, i1 %xor_ln896_555

]]></Node>
<StgValue><ssdm name="or_ln896_299"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:939 %underflow_299 = and i1 %or_ln896_299, i1 %p_Result_2384

]]></Node>
<StgValue><ssdm name="underflow_299"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:940 %select_ln346_426 = select i1 %overflow_299, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_426"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:941 %or_ln346_299 = or i1 %overflow_299, i1 %underflow_299

]]></Node>
<StgValue><ssdm name="or_ln346_299"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:942 %out_data_V_1428 = select i1 %or_ln346_299, i16 %select_ln346_426, i16 %out_data_V_1509

]]></Node>
<StgValue><ssdm name="out_data_V_1428"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:944 %p_Result_2386 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_110, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2386"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:945 %out_data_V_1510 = shl i16 %in_data_V_110, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1510"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:946 %p_Result_2387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_110, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2387"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:947 %tmp_173 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_110, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:948 %icmp_ln878_47 = icmp_ne  i3 %tmp_173, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_47"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:949 %or_ln895_300 = or i1 %p_Result_2387, i1 %icmp_ln878_47

]]></Node>
<StgValue><ssdm name="or_ln895_300"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:950 %xor_ln895_364 = xor i1 %p_Result_2386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_364"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:951 %overflow_300 = and i1 %or_ln895_300, i1 %xor_ln895_364

]]></Node>
<StgValue><ssdm name="overflow_300"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:952 %xor_ln896_556 = xor i1 %p_Result_2387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_556"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:953 %icmp_ln896_47 = icmp_ne  i3 %tmp_173, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_47"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:954 %or_ln896_300 = or i1 %icmp_ln896_47, i1 %xor_ln896_556

]]></Node>
<StgValue><ssdm name="or_ln896_300"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:955 %underflow_300 = and i1 %or_ln896_300, i1 %p_Result_2386

]]></Node>
<StgValue><ssdm name="underflow_300"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:956 %select_ln346_427 = select i1 %overflow_300, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_427"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:957 %or_ln346_300 = or i1 %overflow_300, i1 %underflow_300

]]></Node>
<StgValue><ssdm name="or_ln346_300"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:958 %out_data_V_1430 = select i1 %or_ln346_300, i16 %select_ln346_427, i16 %out_data_V_1510

]]></Node>
<StgValue><ssdm name="out_data_V_1430"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:960 %p_Result_2388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_111, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2388"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:961 %out_data_V_1511 = shl i16 %in_data_V_111, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1511"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:962 %p_Result_2389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_111, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2389"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:963 %tmp_174 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_111, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:964 %icmp_ln878_48 = icmp_ne  i3 %tmp_174, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_48"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:965 %or_ln895_301 = or i1 %p_Result_2389, i1 %icmp_ln878_48

]]></Node>
<StgValue><ssdm name="or_ln895_301"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:966 %xor_ln895_365 = xor i1 %p_Result_2388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_365"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:967 %overflow_301 = and i1 %or_ln895_301, i1 %xor_ln895_365

]]></Node>
<StgValue><ssdm name="overflow_301"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:968 %xor_ln896_557 = xor i1 %p_Result_2389, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_557"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:969 %icmp_ln896_48 = icmp_ne  i3 %tmp_174, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_48"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:970 %or_ln896_301 = or i1 %icmp_ln896_48, i1 %xor_ln896_557

]]></Node>
<StgValue><ssdm name="or_ln896_301"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:971 %underflow_301 = and i1 %or_ln896_301, i1 %p_Result_2388

]]></Node>
<StgValue><ssdm name="underflow_301"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:972 %select_ln346_428 = select i1 %overflow_301, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_428"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:973 %or_ln346_301 = or i1 %overflow_301, i1 %underflow_301

]]></Node>
<StgValue><ssdm name="or_ln346_301"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:974 %out_data_V_1432 = select i1 %or_ln346_301, i16 %select_ln346_428, i16 %out_data_V_1511

]]></Node>
<StgValue><ssdm name="out_data_V_1432"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:976 %p_Result_2390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_112, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2390"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:977 %out_data_V_1512 = shl i16 %in_data_V_112, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1512"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:978 %p_Result_2391 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_112, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2391"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:979 %tmp_175 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_112, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:980 %icmp_ln878_49 = icmp_ne  i3 %tmp_175, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_49"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:981 %or_ln895_302 = or i1 %p_Result_2391, i1 %icmp_ln878_49

]]></Node>
<StgValue><ssdm name="or_ln895_302"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:982 %xor_ln895_366 = xor i1 %p_Result_2390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_366"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:983 %overflow_302 = and i1 %or_ln895_302, i1 %xor_ln895_366

]]></Node>
<StgValue><ssdm name="overflow_302"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:984 %xor_ln896_558 = xor i1 %p_Result_2391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_558"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:985 %icmp_ln896_49 = icmp_ne  i3 %tmp_175, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_49"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:986 %or_ln896_302 = or i1 %icmp_ln896_49, i1 %xor_ln896_558

]]></Node>
<StgValue><ssdm name="or_ln896_302"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:987 %underflow_302 = and i1 %or_ln896_302, i1 %p_Result_2390

]]></Node>
<StgValue><ssdm name="underflow_302"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:988 %select_ln346_429 = select i1 %overflow_302, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_429"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:989 %or_ln346_302 = or i1 %overflow_302, i1 %underflow_302

]]></Node>
<StgValue><ssdm name="or_ln346_302"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:990 %out_data_V_1434 = select i1 %or_ln346_302, i16 %select_ln346_429, i16 %out_data_V_1512

]]></Node>
<StgValue><ssdm name="out_data_V_1434"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:992 %p_Result_2392 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_113, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2392"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:993 %out_data_V_1513 = shl i16 %in_data_V_113, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1513"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:994 %p_Result_2393 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_113, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2393"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:995 %tmp_176 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_113, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:996 %icmp_ln878_50 = icmp_ne  i3 %tmp_176, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_50"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:997 %or_ln895_303 = or i1 %p_Result_2393, i1 %icmp_ln878_50

]]></Node>
<StgValue><ssdm name="or_ln895_303"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:998 %xor_ln895_367 = xor i1 %p_Result_2392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_367"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:999 %overflow_303 = and i1 %or_ln895_303, i1 %xor_ln895_367

]]></Node>
<StgValue><ssdm name="overflow_303"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1000 %xor_ln896_559 = xor i1 %p_Result_2393, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_559"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1001 %icmp_ln896_50 = icmp_ne  i3 %tmp_176, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_50"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1002 %or_ln896_303 = or i1 %icmp_ln896_50, i1 %xor_ln896_559

]]></Node>
<StgValue><ssdm name="or_ln896_303"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1003 %underflow_303 = and i1 %or_ln896_303, i1 %p_Result_2392

]]></Node>
<StgValue><ssdm name="underflow_303"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1004 %select_ln346_430 = select i1 %overflow_303, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_430"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1005 %or_ln346_303 = or i1 %overflow_303, i1 %underflow_303

]]></Node>
<StgValue><ssdm name="or_ln346_303"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1006 %out_data_V_1436 = select i1 %or_ln346_303, i16 %select_ln346_430, i16 %out_data_V_1513

]]></Node>
<StgValue><ssdm name="out_data_V_1436"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1008 %p_Result_2394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_114, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2394"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1009 %out_data_V_1514 = shl i16 %in_data_V_114, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1514"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1010 %p_Result_2395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_114, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2395"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1011 %tmp_177 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_114, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1012 %icmp_ln878_51 = icmp_ne  i3 %tmp_177, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_51"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1013 %or_ln895_304 = or i1 %p_Result_2395, i1 %icmp_ln878_51

]]></Node>
<StgValue><ssdm name="or_ln895_304"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1014 %xor_ln895_368 = xor i1 %p_Result_2394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_368"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1015 %overflow_304 = and i1 %or_ln895_304, i1 %xor_ln895_368

]]></Node>
<StgValue><ssdm name="overflow_304"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1016 %xor_ln896_560 = xor i1 %p_Result_2395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_560"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1017 %icmp_ln896_51 = icmp_ne  i3 %tmp_177, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_51"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1018 %or_ln896_304 = or i1 %icmp_ln896_51, i1 %xor_ln896_560

]]></Node>
<StgValue><ssdm name="or_ln896_304"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1019 %underflow_304 = and i1 %or_ln896_304, i1 %p_Result_2394

]]></Node>
<StgValue><ssdm name="underflow_304"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1020 %select_ln346_431 = select i1 %overflow_304, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_431"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1021 %or_ln346_304 = or i1 %overflow_304, i1 %underflow_304

]]></Node>
<StgValue><ssdm name="or_ln346_304"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1022 %out_data_V_1438 = select i1 %or_ln346_304, i16 %select_ln346_431, i16 %out_data_V_1514

]]></Node>
<StgValue><ssdm name="out_data_V_1438"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1024 %p_Result_2396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_115, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2396"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1025 %out_data_V_1515 = shl i16 %in_data_V_115, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1515"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1026 %p_Result_2397 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_115, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2397"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1027 %tmp_178 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_115, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1028 %icmp_ln878_52 = icmp_ne  i3 %tmp_178, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_52"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1029 %or_ln895_305 = or i1 %p_Result_2397, i1 %icmp_ln878_52

]]></Node>
<StgValue><ssdm name="or_ln895_305"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1030 %xor_ln895_369 = xor i1 %p_Result_2396, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_369"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1031 %overflow_305 = and i1 %or_ln895_305, i1 %xor_ln895_369

]]></Node>
<StgValue><ssdm name="overflow_305"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1032 %xor_ln896_561 = xor i1 %p_Result_2397, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_561"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1033 %icmp_ln896_52 = icmp_ne  i3 %tmp_178, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_52"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1034 %or_ln896_305 = or i1 %icmp_ln896_52, i1 %xor_ln896_561

]]></Node>
<StgValue><ssdm name="or_ln896_305"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1035 %underflow_305 = and i1 %or_ln896_305, i1 %p_Result_2396

]]></Node>
<StgValue><ssdm name="underflow_305"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1036 %select_ln346_432 = select i1 %overflow_305, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_432"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1037 %or_ln346_305 = or i1 %overflow_305, i1 %underflow_305

]]></Node>
<StgValue><ssdm name="or_ln346_305"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1038 %out_data_V_1440 = select i1 %or_ln346_305, i16 %select_ln346_432, i16 %out_data_V_1515

]]></Node>
<StgValue><ssdm name="out_data_V_1440"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1040 %p_Result_2398 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_116, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2398"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1041 %out_data_V_1516 = shl i16 %in_data_V_116, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1516"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1042 %p_Result_2399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_116, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2399"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1043 %tmp_179 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_116, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1044 %icmp_ln878_53 = icmp_ne  i3 %tmp_179, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_53"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1045 %or_ln895_306 = or i1 %p_Result_2399, i1 %icmp_ln878_53

]]></Node>
<StgValue><ssdm name="or_ln895_306"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1046 %xor_ln895_370 = xor i1 %p_Result_2398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_370"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1047 %overflow_306 = and i1 %or_ln895_306, i1 %xor_ln895_370

]]></Node>
<StgValue><ssdm name="overflow_306"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1048 %xor_ln896_562 = xor i1 %p_Result_2399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_562"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1049 %icmp_ln896_53 = icmp_ne  i3 %tmp_179, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_53"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1050 %or_ln896_306 = or i1 %icmp_ln896_53, i1 %xor_ln896_562

]]></Node>
<StgValue><ssdm name="or_ln896_306"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1051 %underflow_306 = and i1 %or_ln896_306, i1 %p_Result_2398

]]></Node>
<StgValue><ssdm name="underflow_306"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1052 %select_ln346_433 = select i1 %overflow_306, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_433"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1053 %or_ln346_306 = or i1 %overflow_306, i1 %underflow_306

]]></Node>
<StgValue><ssdm name="or_ln346_306"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1054 %out_data_V_1442 = select i1 %or_ln346_306, i16 %select_ln346_433, i16 %out_data_V_1516

]]></Node>
<StgValue><ssdm name="out_data_V_1442"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1056 %p_Result_2400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_117, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2400"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1057 %out_data_V_1517 = shl i16 %in_data_V_117, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1517"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1058 %p_Result_2401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_117, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2401"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1059 %tmp_180 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_117, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1060 %icmp_ln878_54 = icmp_ne  i3 %tmp_180, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_54"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1061 %or_ln895_307 = or i1 %p_Result_2401, i1 %icmp_ln878_54

]]></Node>
<StgValue><ssdm name="or_ln895_307"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1062 %xor_ln895_371 = xor i1 %p_Result_2400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_371"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1063 %overflow_307 = and i1 %or_ln895_307, i1 %xor_ln895_371

]]></Node>
<StgValue><ssdm name="overflow_307"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1064 %xor_ln896_563 = xor i1 %p_Result_2401, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_563"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1065 %icmp_ln896_54 = icmp_ne  i3 %tmp_180, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_54"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1066 %or_ln896_307 = or i1 %icmp_ln896_54, i1 %xor_ln896_563

]]></Node>
<StgValue><ssdm name="or_ln896_307"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1067 %underflow_307 = and i1 %or_ln896_307, i1 %p_Result_2400

]]></Node>
<StgValue><ssdm name="underflow_307"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1068 %select_ln346_434 = select i1 %overflow_307, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_434"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1069 %or_ln346_307 = or i1 %overflow_307, i1 %underflow_307

]]></Node>
<StgValue><ssdm name="or_ln346_307"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1070 %out_data_V_1444 = select i1 %or_ln346_307, i16 %select_ln346_434, i16 %out_data_V_1517

]]></Node>
<StgValue><ssdm name="out_data_V_1444"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1072 %p_Result_2402 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_118, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2402"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1073 %out_data_V_1518 = shl i16 %in_data_V_118, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1518"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1074 %p_Result_2403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_118, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2403"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1075 %tmp_181 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_118, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1076 %icmp_ln878_55 = icmp_ne  i3 %tmp_181, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_55"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1077 %or_ln895_308 = or i1 %p_Result_2403, i1 %icmp_ln878_55

]]></Node>
<StgValue><ssdm name="or_ln895_308"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1078 %xor_ln895_372 = xor i1 %p_Result_2402, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_372"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1079 %overflow_308 = and i1 %or_ln895_308, i1 %xor_ln895_372

]]></Node>
<StgValue><ssdm name="overflow_308"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1080 %xor_ln896_564 = xor i1 %p_Result_2403, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_564"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1081 %icmp_ln896_55 = icmp_ne  i3 %tmp_181, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_55"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1082 %or_ln896_308 = or i1 %icmp_ln896_55, i1 %xor_ln896_564

]]></Node>
<StgValue><ssdm name="or_ln896_308"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1083 %underflow_308 = and i1 %or_ln896_308, i1 %p_Result_2402

]]></Node>
<StgValue><ssdm name="underflow_308"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1084 %select_ln346_435 = select i1 %overflow_308, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_435"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1085 %or_ln346_308 = or i1 %overflow_308, i1 %underflow_308

]]></Node>
<StgValue><ssdm name="or_ln346_308"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1086 %out_data_V_1446 = select i1 %or_ln346_308, i16 %select_ln346_435, i16 %out_data_V_1518

]]></Node>
<StgValue><ssdm name="out_data_V_1446"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1088 %p_Result_2404 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_119, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2404"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1089 %out_data_V_1519 = shl i16 %in_data_V_119, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1519"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1090 %p_Result_2405 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_119, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2405"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1091 %tmp_182 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_119, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1092 %icmp_ln878_56 = icmp_ne  i3 %tmp_182, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_56"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1093 %or_ln895_309 = or i1 %p_Result_2405, i1 %icmp_ln878_56

]]></Node>
<StgValue><ssdm name="or_ln895_309"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1094 %xor_ln895_373 = xor i1 %p_Result_2404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_373"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1095 %overflow_309 = and i1 %or_ln895_309, i1 %xor_ln895_373

]]></Node>
<StgValue><ssdm name="overflow_309"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1096 %xor_ln896_565 = xor i1 %p_Result_2405, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_565"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1097 %icmp_ln896_56 = icmp_ne  i3 %tmp_182, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_56"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1098 %or_ln896_309 = or i1 %icmp_ln896_56, i1 %xor_ln896_565

]]></Node>
<StgValue><ssdm name="or_ln896_309"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1099 %underflow_309 = and i1 %or_ln896_309, i1 %p_Result_2404

]]></Node>
<StgValue><ssdm name="underflow_309"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1100 %select_ln346_436 = select i1 %overflow_309, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_436"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1101 %or_ln346_309 = or i1 %overflow_309, i1 %underflow_309

]]></Node>
<StgValue><ssdm name="or_ln346_309"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1102 %out_data_V_1448 = select i1 %or_ln346_309, i16 %select_ln346_436, i16 %out_data_V_1519

]]></Node>
<StgValue><ssdm name="out_data_V_1448"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1104 %p_Result_2406 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_120, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2406"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1105 %out_data_V_1520 = shl i16 %in_data_V_120, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1520"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1106 %p_Result_2407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_120, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2407"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1107 %tmp_183 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_120, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1108 %icmp_ln878_57 = icmp_ne  i3 %tmp_183, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_57"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1109 %or_ln895_310 = or i1 %p_Result_2407, i1 %icmp_ln878_57

]]></Node>
<StgValue><ssdm name="or_ln895_310"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1110 %xor_ln895_374 = xor i1 %p_Result_2406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_374"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1111 %overflow_310 = and i1 %or_ln895_310, i1 %xor_ln895_374

]]></Node>
<StgValue><ssdm name="overflow_310"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1112 %xor_ln896_566 = xor i1 %p_Result_2407, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_566"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1113 %icmp_ln896_57 = icmp_ne  i3 %tmp_183, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_57"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1114 %or_ln896_310 = or i1 %icmp_ln896_57, i1 %xor_ln896_566

]]></Node>
<StgValue><ssdm name="or_ln896_310"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1115 %underflow_310 = and i1 %or_ln896_310, i1 %p_Result_2406

]]></Node>
<StgValue><ssdm name="underflow_310"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1116 %select_ln346_437 = select i1 %overflow_310, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_437"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1117 %or_ln346_310 = or i1 %overflow_310, i1 %underflow_310

]]></Node>
<StgValue><ssdm name="or_ln346_310"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1118 %out_data_V_1450 = select i1 %or_ln346_310, i16 %select_ln346_437, i16 %out_data_V_1520

]]></Node>
<StgValue><ssdm name="out_data_V_1450"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1120 %p_Result_2408 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_121, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2408"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1121 %out_data_V_1521 = shl i16 %in_data_V_121, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1521"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1122 %p_Result_2409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_121, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2409"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1123 %tmp_184 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_121, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1124 %icmp_ln878_58 = icmp_ne  i3 %tmp_184, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_58"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1125 %or_ln895_311 = or i1 %p_Result_2409, i1 %icmp_ln878_58

]]></Node>
<StgValue><ssdm name="or_ln895_311"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1126 %xor_ln895_375 = xor i1 %p_Result_2408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_375"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1127 %overflow_311 = and i1 %or_ln895_311, i1 %xor_ln895_375

]]></Node>
<StgValue><ssdm name="overflow_311"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1128 %xor_ln896_567 = xor i1 %p_Result_2409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_567"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1129 %icmp_ln896_58 = icmp_ne  i3 %tmp_184, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_58"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1130 %or_ln896_311 = or i1 %icmp_ln896_58, i1 %xor_ln896_567

]]></Node>
<StgValue><ssdm name="or_ln896_311"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1131 %underflow_311 = and i1 %or_ln896_311, i1 %p_Result_2408

]]></Node>
<StgValue><ssdm name="underflow_311"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1132 %select_ln346_438 = select i1 %overflow_311, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_438"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1133 %or_ln346_311 = or i1 %overflow_311, i1 %underflow_311

]]></Node>
<StgValue><ssdm name="or_ln346_311"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1134 %out_data_V_1452 = select i1 %or_ln346_311, i16 %select_ln346_438, i16 %out_data_V_1521

]]></Node>
<StgValue><ssdm name="out_data_V_1452"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1136 %p_Result_2410 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_122, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2410"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1137 %out_data_V_1522 = shl i16 %in_data_V_122, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1522"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1138 %p_Result_2411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_122, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2411"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1139 %tmp_185 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_122, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1140 %icmp_ln878_59 = icmp_ne  i3 %tmp_185, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_59"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1141 %or_ln895_312 = or i1 %p_Result_2411, i1 %icmp_ln878_59

]]></Node>
<StgValue><ssdm name="or_ln895_312"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1142 %xor_ln895_376 = xor i1 %p_Result_2410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_376"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1143 %overflow_312 = and i1 %or_ln895_312, i1 %xor_ln895_376

]]></Node>
<StgValue><ssdm name="overflow_312"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1144 %xor_ln896_568 = xor i1 %p_Result_2411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_568"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1145 %icmp_ln896_59 = icmp_ne  i3 %tmp_185, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_59"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1146 %or_ln896_312 = or i1 %icmp_ln896_59, i1 %xor_ln896_568

]]></Node>
<StgValue><ssdm name="or_ln896_312"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1147 %underflow_312 = and i1 %or_ln896_312, i1 %p_Result_2410

]]></Node>
<StgValue><ssdm name="underflow_312"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1148 %select_ln346_439 = select i1 %overflow_312, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_439"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1149 %or_ln346_312 = or i1 %overflow_312, i1 %underflow_312

]]></Node>
<StgValue><ssdm name="or_ln346_312"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1150 %out_data_V_1454 = select i1 %or_ln346_312, i16 %select_ln346_439, i16 %out_data_V_1522

]]></Node>
<StgValue><ssdm name="out_data_V_1454"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1152 %p_Result_2412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_123, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2412"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1153 %out_data_V_1523 = shl i16 %in_data_V_123, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1523"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1154 %p_Result_2413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_123, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2413"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1155 %tmp_186 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_123, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1156 %icmp_ln878_60 = icmp_ne  i3 %tmp_186, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_60"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1157 %or_ln895_313 = or i1 %p_Result_2413, i1 %icmp_ln878_60

]]></Node>
<StgValue><ssdm name="or_ln895_313"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1158 %xor_ln895_377 = xor i1 %p_Result_2412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_377"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1159 %overflow_313 = and i1 %or_ln895_313, i1 %xor_ln895_377

]]></Node>
<StgValue><ssdm name="overflow_313"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1160 %xor_ln896_569 = xor i1 %p_Result_2413, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_569"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1161 %icmp_ln896_60 = icmp_ne  i3 %tmp_186, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_60"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1162 %or_ln896_313 = or i1 %icmp_ln896_60, i1 %xor_ln896_569

]]></Node>
<StgValue><ssdm name="or_ln896_313"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1163 %underflow_313 = and i1 %or_ln896_313, i1 %p_Result_2412

]]></Node>
<StgValue><ssdm name="underflow_313"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1164 %select_ln346_440 = select i1 %overflow_313, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_440"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1165 %or_ln346_313 = or i1 %overflow_313, i1 %underflow_313

]]></Node>
<StgValue><ssdm name="or_ln346_313"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1166 %out_data_V_1456 = select i1 %or_ln346_313, i16 %select_ln346_440, i16 %out_data_V_1523

]]></Node>
<StgValue><ssdm name="out_data_V_1456"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1168 %p_Result_2414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_124, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2414"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1169 %out_data_V_1524 = shl i16 %in_data_V_124, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1524"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1170 %p_Result_2415 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_124, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2415"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1171 %tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_124, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1172 %icmp_ln878_61 = icmp_ne  i3 %tmp_187, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_61"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1173 %or_ln895_314 = or i1 %p_Result_2415, i1 %icmp_ln878_61

]]></Node>
<StgValue><ssdm name="or_ln895_314"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1174 %xor_ln895_378 = xor i1 %p_Result_2414, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_378"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1175 %overflow_314 = and i1 %or_ln895_314, i1 %xor_ln895_378

]]></Node>
<StgValue><ssdm name="overflow_314"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1176 %xor_ln896_570 = xor i1 %p_Result_2415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_570"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1177 %icmp_ln896_61 = icmp_ne  i3 %tmp_187, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_61"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1178 %or_ln896_314 = or i1 %icmp_ln896_61, i1 %xor_ln896_570

]]></Node>
<StgValue><ssdm name="or_ln896_314"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1179 %underflow_314 = and i1 %or_ln896_314, i1 %p_Result_2414

]]></Node>
<StgValue><ssdm name="underflow_314"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1180 %select_ln346_441 = select i1 %overflow_314, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_441"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1181 %or_ln346_314 = or i1 %overflow_314, i1 %underflow_314

]]></Node>
<StgValue><ssdm name="or_ln346_314"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1182 %out_data_V_1458 = select i1 %or_ln346_314, i16 %select_ln346_441, i16 %out_data_V_1524

]]></Node>
<StgValue><ssdm name="out_data_V_1458"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1184 %p_Result_2416 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_125, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2416"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1185 %out_data_V_1525 = shl i16 %in_data_V_125, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1525"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1186 %p_Result_2417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_125, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2417"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1187 %tmp_188 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_125, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1188 %icmp_ln878_62 = icmp_ne  i3 %tmp_188, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_62"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1189 %or_ln895_315 = or i1 %p_Result_2417, i1 %icmp_ln878_62

]]></Node>
<StgValue><ssdm name="or_ln895_315"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1190 %xor_ln895_379 = xor i1 %p_Result_2416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_379"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1191 %overflow_315 = and i1 %or_ln895_315, i1 %xor_ln895_379

]]></Node>
<StgValue><ssdm name="overflow_315"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1192 %xor_ln896_571 = xor i1 %p_Result_2417, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_571"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1193 %icmp_ln896_62 = icmp_ne  i3 %tmp_188, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_62"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1194 %or_ln896_315 = or i1 %icmp_ln896_62, i1 %xor_ln896_571

]]></Node>
<StgValue><ssdm name="or_ln896_315"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1195 %underflow_315 = and i1 %or_ln896_315, i1 %p_Result_2416

]]></Node>
<StgValue><ssdm name="underflow_315"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1196 %select_ln346_442 = select i1 %overflow_315, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_442"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1197 %or_ln346_315 = or i1 %overflow_315, i1 %underflow_315

]]></Node>
<StgValue><ssdm name="or_ln346_315"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1198 %out_data_V_1460 = select i1 %or_ln346_315, i16 %select_ln346_442, i16 %out_data_V_1525

]]></Node>
<StgValue><ssdm name="out_data_V_1460"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1200 %p_Result_2418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_126, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_2418"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1201 %out_data_V_1526 = shl i16 %in_data_V_126, i16 3

]]></Node>
<StgValue><ssdm name="out_data_V_1526"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1202 %p_Result_2419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data_V_126, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_2419"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1203 %tmp_189 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %in_data_V_126, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1204 %icmp_ln878_63 = icmp_ne  i3 %tmp_189, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_63"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1205 %or_ln895_316 = or i1 %p_Result_2419, i1 %icmp_ln878_63

]]></Node>
<StgValue><ssdm name="or_ln895_316"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1206 %xor_ln895_380 = xor i1 %p_Result_2418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_380"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1207 %overflow_316 = and i1 %or_ln895_316, i1 %xor_ln895_380

]]></Node>
<StgValue><ssdm name="overflow_316"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1208 %xor_ln896_572 = xor i1 %p_Result_2419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_572"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1209 %icmp_ln896_63 = icmp_ne  i3 %tmp_189, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln896_63"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1210 %or_ln896_316 = or i1 %icmp_ln896_63, i1 %xor_ln896_572

]]></Node>
<StgValue><ssdm name="or_ln896_316"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1211 %underflow_316 = and i1 %or_ln896_316, i1 %p_Result_2418

]]></Node>
<StgValue><ssdm name="underflow_316"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1212 %select_ln346_443 = select i1 %overflow_316, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_443"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1213 %or_ln346_316 = or i1 %overflow_316, i1 %underflow_316

]]></Node>
<StgValue><ssdm name="or_ln346_316"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1214 %out_data_V_1462 = select i1 %or_ln346_316, i16 %select_ln346_443, i16 %out_data_V_1526

]]></Node>
<StgValue><ssdm name="out_data_V_1462"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer4_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:207 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_0, i16 %out_data_V

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:223 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_1, i16 %out_data_V_1338

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:239 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_2, i16 %out_data_V_1340

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:255 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_3, i16 %out_data_V_1342

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:271 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_4, i16 %out_data_V_1344

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:287 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_5, i16 %out_data_V_1346

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:303 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_6, i16 %out_data_V_1348

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:319 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_7, i16 %out_data_V_1350

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:335 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_8, i16 %out_data_V_1352

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:351 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_9, i16 %out_data_V_1354

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:367 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_10, i16 %out_data_V_1356

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:383 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_11, i16 %out_data_V_1358

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:399 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_12, i16 %out_data_V_1360

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:415 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_13, i16 %out_data_V_1362

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:431 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_14, i16 %out_data_V_1364

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:447 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_15, i16 %out_data_V_1366

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:463 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_16, i16 %out_data_V_1368

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:479 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_17, i16 %out_data_V_1370

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:495 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_18, i16 %out_data_V_1372

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:511 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_19, i16 %out_data_V_1374

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:527 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_20, i16 %out_data_V_1376

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:543 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_21, i16 %out_data_V_1378

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:559 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_22, i16 %out_data_V_1380

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:575 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_23, i16 %out_data_V_1382

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:591 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_24, i16 %out_data_V_1384

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:607 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_25, i16 %out_data_V_1386

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:623 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_26, i16 %out_data_V_1388

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:639 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_27, i16 %out_data_V_1390

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:655 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_28, i16 %out_data_V_1392

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:671 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_29, i16 %out_data_V_1394

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:687 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_30, i16 %out_data_V_1396

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:703 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_31, i16 %out_data_V_1398

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:719 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_32, i16 %out_data_V_1400

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:735 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_33, i16 %out_data_V_1402

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:751 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_34, i16 %out_data_V_1404

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:767 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_35, i16 %out_data_V_1406

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:783 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_36, i16 %out_data_V_1408

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:799 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_37, i16 %out_data_V_1410

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:815 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_38, i16 %out_data_V_1412

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:831 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_39, i16 %out_data_V_1414

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:847 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_40, i16 %out_data_V_1416

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:863 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_41, i16 %out_data_V_1418

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:879 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_42, i16 %out_data_V_1420

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:895 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_43, i16 %out_data_V_1422

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:911 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_44, i16 %out_data_V_1424

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:927 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_45, i16 %out_data_V_1426

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:943 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_46, i16 %out_data_V_1428

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:959 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_47, i16 %out_data_V_1430

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:975 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_48, i16 %out_data_V_1432

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:991 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_49, i16 %out_data_V_1434

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1007 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_50, i16 %out_data_V_1436

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1023 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_51, i16 %out_data_V_1438

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1039 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_52, i16 %out_data_V_1440

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1055 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_53, i16 %out_data_V_1442

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1071 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_54, i16 %out_data_V_1444

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1087 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_55, i16 %out_data_V_1446

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1103 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_56, i16 %out_data_V_1448

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1119 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_57, i16 %out_data_V_1450

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1135 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_58, i16 %out_data_V_1452

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1151 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_59, i16 %out_data_V_1454

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1167 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_60, i16 %out_data_V_1456

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1183 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_61, i16 %out_data_V_1458

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1199 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_62, i16 %out_data_V_1460

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1215 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer8_out_63, i16 %out_data_V_1462

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0">
<![CDATA[
entry:1216 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
