================================================================================ 
Commit: 226f64f7213fd40a3d16a9d7845f504151a30cf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:20:35 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up
Added LICENSE.txt

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 91846d0bf7c08d664de0936ad086dc5a2a675b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:43 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_82

Hsd-es-id: N/A"
Original commit date: Mon Jun 26 08:31:02 2023 -0700
Original commit hash: e328a34204873f9bdc72509e8b07184b19e0d134

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b26594fb293399673a90042de0e9b80d357eb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P][MTL M] LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Issue Description]
LP5 Change SAGV Point 0 from 2133 G4 to 3200 G4

[Resolution]
Modified in the patch tables of LP5 MTL M/P

Package/Module: MeteorLakeBoard

[Impacted Platform]
MTL M/P

Hsd-es-id: 16021096911
Original commit date: Mon Jun 26 14:28:13 2023 +0530
Change-Id: I5a77d0b61083542c4035470be1218a819bdaf4e4
Original commit hash: ed956ac7dc243f3d1106598e4fd7c30f18e19475

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b6250c0459827ea75506946e393f6a3b9515be6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:41 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_81

Hsd-es-id: N/A"
Original commit date: Mon Jun 26 03:10:39 2023 -0700
Original commit hash: aa43f21f0718640cd0eb2f8093aab4cfd193e292

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d8e012b3792147a4d04142c195189ee42f1b23a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:40 2023 +0530 
-------------------------------------------------------------------------------- 
Provide BIOS option to disable PCIe throttling for survivability

[Feature Description]
1. BIOS shall provide new setup option to disable PCIe throttling
for survivability.
2. PCIe throttling will be enabled by default. User can disable it
whenever needed (if the issue is encountered).
3. This option will be available for all SKUs of MTL and ARL.
4. Option will be visible only when the SOC Power Floor Management is
enabled.

Package/Module:ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018445870
Original commit date: Thu Jun 8 09:58:53 2023 -0700
Change-Id: I16ad8ee143f33767494c2c16c355041119867785
Original commit hash: 9dc247a64bf69bd3c69709e2eb242ca25b57ffd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4cd3e2f4aa02dc08ff82e48e798c92f690fb49b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:39 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Set cpmcsre of ITBT PCIEPMECTL2

[Issue Description]
Cpmcsre of ITBT PCIEPMECTL2 was not set. This
caused S4 autowake and WOL won't work for FW
CM mode.

[Resolution]
Set cpmcsre(bit27) of ITBT PCIEPMECTL2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020980124
Original commit date: Fri Jun 16 14:50:44 2023 +0800
Change-Id: Ie5f7217b5545301ad9941003e31eb3390d25f17e
Original commit hash: baa99ecf66fca073bf27100601572d003d896e2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 1ecadfcb253fb8f4fbd92bb02dd217e0d9a485b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.1

Fri Jun 23 07:46:51 2023 -0700
Original commit date: Fri Jun 23 07:46:51 2023 -0700
Original commit hash: 60cd6953e396dd42a38165f5d76a8bf36da57824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e5dea379ad046f683cfee492cc521fe87fc70f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Reapply 40mv Guardband
for VccCLK and VccIO for datarate 5600 and above

[Feature Description]
ReAdd 40mv guard band for both VccCLK and VccIO for MTL-M/P LP5
data rates 5600 and higher

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018475093
Original commit date: Thu Jun 22 13:17:22 2023 -0700
Change-Id: If94b388fde8e7186726dbb36ddaf113911c1ec99
Original commit hash: eda12033e138e6da4069701d3a6ee5379d61b1a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 42e98b7a804945818f19cb063043fa5f4c39071e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.28.0

Thu Jun 15 15:52:51 2023 -0700
Original commit date: Thu Jun 15 15:52:51 2023 -0700
Original commit hash: 25b4dab2c9d8be0595a4de22640d1c915d5a3e49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77e6438144a6e5d03bb5362b46150326c2bff18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.13

Thu Jun 15 15:52:23 2023 -0700
Original commit date: Thu Jun 15 15:52:23 2023 -0700
Original commit hash: 1733f14dfc82c388fdf135da2195cb3c4c410b4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22a6dccc19ed88a1f95bb0400f3056c3292df608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable WRTRETRAIN on both LP5 and DDR5

[Feature Description]
Re-enable WRTRETRAIN

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018444859
Original commit date: Thu Jun 15 13:25:50 2023 -0700
Change-Id: If698a6d4fe157c5c1cac450894be3668a4cf1373
Original commit hash: f8546d973000a17a5d9143f31e90fec47cdf4cad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bce0c2362d305cb73aff0e30137d68e9c287459d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.12

Thu Jun 15 15:43:57 2023 -0700
Original commit date: Thu Jun 15 15:43:57 2023 -0700
Original commit hash: 67fecd0b82aff1217bf1e529e0cb8b60d49270a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d32014deb2934a1ca4e95bd56f8c481c39d1e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Additional Txrankmuxdelay change applied
to MrcGetSetSideEffect

[Feature Description]
Subtract 1 from TxRankMuxDelay applicable to MrcGetSetSideEffect during
MRC running, for MTL-M/P C0 and beyond or MTL-S

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22018446524
Original commit date: Thu Jun 15 12:05:14 2023 -0700
Change-Id: I598b8216e9e095c184361d0665fa8dbebba81fba
Original commit hash: da46eb3d2db8a0657c543df6615f188dee714d39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 4f168b4de79d2f95c9aa5f32fa38962df2d4992e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.11

Thu Jun 15 15:43:27 2023 -0700
Original commit date: Thu Jun 15 15:43:27 2023 -0700
Original commit hash: f8b685c6bba0f9b90f2db9741d0a8cfd7a276c0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ebbe36357fb9affb3e7a0e77b0aadb48831922e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need Vccclk and VCC safemode bit reverted to 0

[Feature Description]
MrcSafemode[bit2] needs to be set to 0 for MTL P/M C0 and onwards.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442327
Original commit date: Thu Jun 15 10:00:12 2023 -0700
Change-Id: I334357a7ae943a13708235ab0626dc72a8865509
Original commit hash: 80d0b1f2998b1a3d2b819e934539d88b50ac83fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a81e92aa75ed7ec4119eb9b7006ebd0118429200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.10

Thu Jun 15 15:42:45 2023 -0700
Original commit date: Thu Jun 15 15:42:45 2023 -0700
Original commit hash: fe72ab970eaef0b6153a2e995d37f5cf7980ffc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cdcfbfc69154926c3782afa4c20a02625f361da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] (EV) VDDQ Adjustments

[Feature Description]
CAC margining removed since CAC margins are far larger than data margins
VDDQ training isn't used in CMOS mode so use a static NMOS guardband
instead of speed-adjusted UPM's. We assume that if the algo doesn't fail
during the VDDQ sweep then it was unable to choose the last VDDQ value
tried. Voltage tick-mV calculations needed adjustment.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018387421
Original commit date: Tue Jun 6 09:52:00 2023 -0700
Change-Id: I040642c906eb2fc315025bfb20c56f72417e82fa
Original commit hash: f1065d56c0dfde2024cca537d317d31f77f37076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fc48f73f096db4ba957b600fd571f45fa13d361c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.9

Thu Jun 15 15:42:24 2023 -0700
Original commit date: Thu Jun 15 15:42:24 2023 -0700
Original commit hash: 707bb5188b11c4be1fc3bf53e7557a6a5377613f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b23807ef52a9a2fdc128d0a3e18cb00170a843ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.8

Thu Jun 15 15:41:58 2023 -0700
Original commit date: Thu Jun 15 15:41:58 2023 -0700
Original commit hash: fa1ab429c6a6195797ab4fb36459236690d0c995

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01bb26d6039c174634cb4b6260439e99e5041e4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC Xover Refpioffset and Refpi4xoveroffset
CR Value Update

[Feature Description]
Update Refpioffset and Refpi4xoveroffset CR values for both DDR5 and LP5
from MTL M/P C0 onwards.
Refpi4xoveroffset:
- Old: 32
- New: 48

RefPiOffset Equation:
- Old:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(1/2 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

- New:
RefPiOffset = iamcomp?(64:(Gear4?256:128)*
(3/8 + (min((400*vccsamin-340)*1e-12),0)*piclkfreq))

Remove 40mV guardband for Vccio/vcclk supply added for LP5.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018442291
Original commit date: Thu Jun 15 00:52:52 2023 -0700
Change-Id: I0dd23fe4f2afe0cf80515ebaa39bf765f9a80613
Original commit hash: d352183d3bd022202290eff4566908b96841c62b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: ad919ed3cf6a9e8c794bc19193eff6c36e167698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.7

Thu Jun 15 15:41:28 2023 -0700
Original commit date: Thu Jun 15 15:41:28 2023 -0700
Original commit hash: 68679eae314b0b41ace135626e703d31e8a2baa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d422fb566fa81b45a119031b0bed9dd747661b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Fast boot + Retraining need to keep
WrRetrainOvrd =1 until normal mode

[Feature Description]
On LP5 when Write Retraining is enabled, the PHY fails to assert
initcomplete_wr after Fast Boot Jedec Reset.

This issue is resolved by ensuring that WrRetrainOvrd is set to 1 during
the entire MRC flow until just before entering Normal Mode operation.

Cold Boot changes:
1. Outputs->IsWrRetrainDone is saved into the SaveData struct.
2. The WrRetrainOvrd = 0 write is moved from MrcDdrIoFinalize to
MrcNormalMode.

Fast Boot changes:
1. Removed existing WrRetrainOvrd flow in MrcRestoreTrainingValues. This
flow is no longer needed since WrRetrainOvrd is kept at a value of 1
during the call to MrcSaveMCValues on cold boot.
2. Outputs->IsWrRetrainDone is restored from the SaveData struct.
3. WrRetrainOvrd is set to 0 in MrcNormalMode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018439799
Original commit date: Wed Jun 14 14:19:13 2023 -0700
Change-Id: I977882cc23315e6a7928baba57f0b2cfdcc4a4a6
Original commit hash: 6f312aea2cc21f8489e39877ea2c098e1de2bb7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a6084fc5bc6907ab8460fd171515b15ffd91eb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.6

Thu Jun 15 15:40:07 2023 -0700
Original commit date: Thu Jun 15 15:40:07 2023 -0700
Original commit hash: 758f9556102f27a67189b1d26796560bfc89af43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de51a38eea820665cefa8c7eb623e400eaf05fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.5

Thu Jun 15 15:39:24 2023 -0700
Original commit date: Thu Jun 15 15:39:24 2023 -0700
Original commit hash: 58dc4e52da59deed306f96046cd955035466856b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 907e0b07c577320247d41841161cd82d8933dfb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Corrected Comp Optimization failing on saturation error

[Feature Description]
Saturation checks were being triggered in instances that were expected
or not fatal, which is causing failures in comp optimization. Changes
were made to prevent false triggering of saturation checks in non-fatal
instances.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018435740
Original commit date: Wed Jun 14 08:26:39 2023 -0700
Change-Id: I84b15b13d4e5b7531d280295f63f872d2e1a6da2
Original commit hash: 045cea68ccecd7c2576b707ee5835b9c1a816439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a10b33690a1516abe7d7c2033520057476d34ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.4

Thu Jun 15 15:38:37 2023 -0700
Original commit date: Thu Jun 15 15:38:37 2023 -0700
Original commit hash: 541daee80d5172c1a4910188a4fed335a2796452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48168831a0e1cc84e910b6ad4d6fc5f3087cbbc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] OC enable freq 8000

[Feature Description]
Need enable freq 8000
1) Enable FUNCDCCCLK for OC.
2) Use UDIVIDEROUND when calcualting VrefStepSize, to
cover both Start and End Vref.
3) Use diff value 72 instead of 96 when shifting
per-byte CS PI results. With some memory modules,
CS margin is narrow. MR Ccan get better result when
using diff 72.
4) Change initial default TxVref to 68p0.
5) Disable WeaklockEn for freq >= 7600. Phy becomes
more stable.
6) Tune RcompTarget[RdODT] to a large value for freq 7867
and 8000.
7) Save Ratio in MrcSaveMCValues.
8) Use UINT16 conversion when copying tRFCpb, tRFC2, tRFC4
from MemoryTiming to SaSetup.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S.

Hsd-es-id: 15013611163
Original commit date: Thu Jun 15 08:24:07 2023 +0800
Change-Id: Ie82995daffaf7e82c0823016f24ce87ad29bfba3
Original commit hash: f5d600a0f597e31ddb11b197a59d6ab4dc9c3504

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: f34085029979af42e837e963c09d00bba3ba87e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.3

Thu Jun 15 15:38:01 2023 -0700
Original commit date: Thu Jun 15 15:38:01 2023 -0700
Original commit hash: f98ca8cd10916f51b8efadd59778d60a5ea66860

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fe878303810579e6d8be4f77848d9604167b33c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.2

Thu Jun 15 15:37:25 2023 -0700
Original commit date: Thu Jun 15 15:37:25 2023 -0700
Original commit hash: 1737025cc8e554f924cadb6e2351ebc154af8d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd5013729143db92cb6b8c94c17d219e9703f8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable CMDVC, FUNCDCCDQS, FUNCDCCDQ and DATAPILIN

[Feature Description]
Enable mrc training:
CMDVC
FUNCDCCDQS
FUNCDCCDQ
DATAPILIN

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013614317
Original commit date: Mon Jun 12 09:40:08 2023 +0800
Change-Id: I739e88084d9487b5ab293e4f204b169965847844
Original commit hash: ea9d11e01208eb253cad66227275e492af8d67b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 13455ee9b33cb7eca42a561f556d850b16282cc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.1

Thu Jun 15 15:35:27 2023 -0700
Original commit date: Thu Jun 15 15:35:27 2023 -0700
Original commit hash: 8bd719885407fe2eb5c969173daa9ffd01ac6a1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05a45fccae3055d6725fdaf2e0cf8e240b8ad01a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | MTL-P | DDR5 LP5] PhaseDrvGPMEn has dependency on WeaklockEn

[Feature Description]
When DLL Weaklock is disabled, all PHClk gatings need be disabled.
Set PhaseDrvGPMEn=0 when DLL Weaklock is disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22018410470
Original commit date: Wed Jun 7 12:17:06 2023 +0800
Change-Id: I067805750f2a11d128bdad1c0a5ed7f5abd2390a
Original commit hash: 853e36f3bded8cb13aebdeb31fe81ca75a779f44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 979124f4cfd9a3f129f37b92f176032e5bb21e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.27.0

Original commit date: Thu Jun 15 15:26:08 2023 -0700
Change-Id: Ia5bf7cc65b3b0ce94e878640e2124c8976581e52
Original commit hash: 43e1a5d643ab350b44a1e1edff758617bc96ec34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 622d83d6fe4a615862b9e04720082a911c34f9d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:11 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3251_80

Hsd-es-id: N/A"
Original commit date: Mon Jun 19 03:51:37 2023 -0700
Original commit hash: e9633798fae960e05796edb45b402dc37a546298

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 940695722c555fa573fda7074a0a69b5b4497f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:10 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version to 79

Original commit date: Mon Jun 19 15:48:03 2023 +0530
Change-Id: I5d0badbcd43d8ab506502735c3670e550a8fa0df
Original commit hash: 719ab0da9e52a5cfecd4b706d4f5bf79e625ce49

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5499074de00d1e5c609f22ae6dbf3975bbe2ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:10 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3251_00

Hsd-es-id: N/A"
Original commit date: Mon Jun 19 02:15:39 2023 -0700
Original commit hash: 936415ca9337d881b71466d8c4b0235f139d8c13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: df95c59b787bc8798da92786033c8c6d45804463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:09 2023 +0530 
-------------------------------------------------------------------------------- 
Missing condition check of TBT status

[Issue Description]
All Monitor off bit is toggled when system doesn't enable
TBT DMA controller.

[Resolution]
Add checking TBT status condition.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
All.

Hsd-es-id: 15013628382
Original commit date: Thu Jun 15 10:50:17 2023 +0800
Change-Id: I3085dc10e334863b5b94d975fe82b4a2aa00a5ae
Original commit hash: b2ac91aeeb90e2868f6790f936105343b9fb11d0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: ddceea180ed778673137b6b08c82650a2c3d519c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.26.3

(cherry picked from commit 47d1cb42f17773a9712624dd323e5662a7d92dc4)

Fri Jun 16 11:54:40 2023 -0700
Original commit date: Fri Jun 16 11:54:40 2023 -0700
Original commit hash: f196304c1178dce2c2290f757591cdeca25d99d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4720025964fb8dfe9d0d904515f7e92fe58d5899 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Limit G2 max frequency to 5600 in MRC

[Feature Description]
MRC must limit FreqMax to 5600 when Gear2 only,
due to MTL C0 QS parts fuses for Qclk max updated from 2.8GHz to 3.2GHz
causing an incorrect SAGV WP[3] = 6400G2.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018444532
Original commit date: Thu Jun 15 01:32:27 2023 -0700
Change-Id: I201c7b1459a5292138a5b3b66c7e1045becbe7e9
Original commit hash: 49caee6db3181bb94fddb57f5f551048a12a2aaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a31e086b8d145d4184c041d1cae4d7d4b2410f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.26.2

Original commit date: Fri Jun 16 11:52:12 2023 -0700
Change-Id: I0512d2f4d64b845d54eb169d34700a30df99289f
Original commit hash: 9c341e78096d5f046d3529190f41349582f5b430

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d9451c7450950335b5bca895776a62034a67527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC fails continuously in a loop -
!!! Normal mode memory test FAILED !!!

[Feature Description]
1. MRC must initialize the following register fields to their reset
values in MrcSchedulerParametersConfig immediately before
configuring MC_INIT_STATE_G.dclk_enable (GsmMccEnableDclk).

mc_init_state_0_0_0_mchbar.lpddr_current_fsp
mc_init_state_0_0_0_mchbar.lpddr_current_fsp_tracking

2. MRC must promote a bmFast flow to a bmCold flow if the basic
memory test failed on the last boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018435738
Original commit date: Wed Jun 14 10:37:06 2023 -0700
Change-Id: Ic8cc88bb293bfa5d9609b1a251b6d3842f0b9490
Original commit hash: fc0e5cb8090d0f998d0c6848b5188b36ab175ff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: 46368bb178de68984403bde1a440a364b4adb31f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Bios Guard performance measurement fix

[Issue Description]
In perforce measurement build AP suspend timeout might be observed
is BiosGuardModuleExecute method. Performance measurement macro has
significant impact on time necessary to suspend AP thread, which
might exceed defined safe limits on MTL platform.

[Resolution]
Performce measurement macro was removed from BiosGuardModuleExecute
method. It still posible to measure overall BiosGuard execution time
using markers placed in BiosGuardProtocolExecute method, where
additional time introduced by measurement is negligible. Different
strategy needs to be followed to measure exact BiosGuard ACM module
execution time on particul thred if necessary.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18030112816
Original commit date: Fri May 19 05:25:41 2023 -0700
Change-Id: I19c929b8a2e00b4e245c5811cb7512f46b2b0df6
Original commit hash: 50f65113edae368285958ec1d480558490080ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c

================================================================================ 
Commit: edaa11ac89d245b23033eca75d80f6926be7b1cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:03 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3250_00

Hsd-es-id: N/A"
Original commit date: Sun Jun 18 21:30:58 2023 -0700
Original commit hash: 456d98280b98f91e1d0c5e280e460edd2b9c7a15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4839f1764def667184215334da573abf5716b499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:02 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3246_00

Hsd-es-id: N/A"
Original commit date: Sat Jun 17 21:30:56 2023 -0700
Original commit hash: 8bbeb9d4f852d4a526fe00eeaafa564857657f75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5cd15124679b376bd74ec4ab3ea0eaec1945daee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:02 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3245_00

Hsd-es-id: N/A"
Original commit date: Fri Jun 16 21:34:19 2023 -0700
Original commit hash: 38e2051115853247dcfc9bb92b71f16ec6e1859e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7b01685131115043a4f364e57efa579dd34f4c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:01 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] Bios Guard module alignment fix

[Issue Description]
In ARL Bios Guard ACRAM size has increased to 512 kB. This
increase has not been handled by bios. Thus
BiosGuardDirecotry structure could be allocated in ACRAM.

[Resolution]
Bios Guard moudle was aligned to 512kB.
BiosGuardDirectory structure is allocared outside ACRAM.

Package/Module: OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 14019648683
Original commit date: Mon May 22 17:25:14 2023 -0700
Change-Id: I5ebf2e98f5432b05a73282856bd72bb4a58a4c5c
Original commit hash: e440c1c5fcce1e7ecda3cd5dc2ca3833ab86a8c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Include/V20/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf

================================================================================ 
Commit: 77026388b5bfcbd8a3689033abbf9b5a4790e627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:08:00 2023 +0530 
-------------------------------------------------------------------------------- 
[ArlHx] Set PCH GPP_B_12 to Hi-Z GPIO Mode

[Feature Description]
Set PCH GPP_B_12 to Hi-Z GPIO Mode as
MTL-S Has Implemented CPU GPP_SA_8 for SLP_S0

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 15013656134
Original commit date: Fri Jun 16 22:26:35 2023 +0800
Change-Id: I008117ce59f0159a1a9479182de3f115a80ac171
Original commit hash: 7f7e5423b1e5ab008de03dd9e7062faab98827e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: 5815778e7be85aa20fea2ea48e71e8cf953c7a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:58 2023 +0530 
-------------------------------------------------------------------------------- 
Support ARLHx RVP1 PPV board

[Feature Description]
Add ARLHx RVP1 PPV board to SkuId list

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARLHx PPV

Hsd-es-id: 15013656091
Original commit date: Fri Jun 16 22:19:44 2023 +0800
Change-Id: Iaffe74c349cff452b556e35496976f9a3a04d5ab
Original commit hash: 8f90d8b809758b1e0ec8801e3f87e2813de9c6e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: c446f22de0df14db730284cc05bdd7b9f7922587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:58 2023 +0530 
-------------------------------------------------------------------------------- 
Change display id for ARL-HX 1DPC CRB board

[Feature Description]
Change display id from 0x02 to 0x00

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-HX

Hsd-es-id: 15013656090
Original commit date: Fri Jun 16 22:13:28 2023 +0800
Change-Id: I16c819d1c2fa33c108f33a6e23bf88bd736c17b5
Original commit hash: 7ebb1f8890c57740893a6b0f2f64f2d4186bf298

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc

================================================================================ 
Commit: 090b58bbfd1cd86e69ab364bc5a5784cfe252870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M] [SOCS] [IOE P] [MTL S CPU] Need PCIE Gen3 UPTP Preset update

[Feature Description]
Update PCIe Gen3 UPTP default value to 0x4.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16021003906
Original commit date: Mon Jun 12 20:03:02 2023 +0530
Change-Id: Ib1958aec7853b772de865e74f940eaa8f3bf2bac
Original commit hash: f204fac1336ab04616fc3cdb5beca05543f14ddf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 169bef6c222e5647c45821f90936488fada3fb33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:56 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed object type mismatch issue

[Issue Description]
The object type is not match to the
pointer BiosGuardModulePtr

[Resolution]
Create a migration function specially for bios guard to
input its own variable type. Clean up unused comments

Package/Module:
MeteorLakeBoardPkg
ClientOneSiliconPkg

[Impacted Platform]
MTL P M

Hsd-es-id: 15013622308
Original commit date: Thu Jun 15 14:04:22 2023 +0800
Change-Id: Idc585ad920cb07216572a59cd7a0d6ca77872645
Original commit hash: 73cfb16f9f84bd83c98e2ebf31a2822722f33183

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 22cf34aa8163125c938212cd27a44f19fef52531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:55 2023 +0530 
-------------------------------------------------------------------------------- 
MtlBoardpkg: Fixing Reset pin polarity and interrupt pin config

[Issue Description]
Touch panel don't work when bus speed is selected as 400Khz.
When 400Khz speed is selected in that case only RTD3 flow is exposed,
where in _ON/_OFF method reset and interrupt pin is used. Since these
pins are not configured correctly, seeing YB.

[Resolution]
Set Reset pin high in _ON method and low in _OFF method.
Map interrupt correctly.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 22018429634
Original commit date: Fri Jun 9 11:37:03 2023 +0530
Change-Id: Ie260a79d564e3aaf4f465168dd9c5d1c01642ec0
Original commit hash: 181ee8d24baa8743d9603def6850e45f0b027f2f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3MPRvpLpss.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SRvpLpss.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 61f95a30c749d108388b4674d0cbb4dbe542113a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:54 2023 +0530 
-------------------------------------------------------------------------------- 
Clear the DISB bit after uCode capsule update

[Issue Description]
- SUT would hang at DF55 after BtGAcm toggle the Top Swap.
- It is flow conflict that BIOS-side change the boot mode to
BOOT_ON_FLASH_UPDATE for BIOS resiliency restore and match the MRC
bmWarm condition rather than bmCold.

[Resolution]
- Add the new PlatformFmpUcodeUpdatePostHook () for post capsule update.
- Clear the DISB bit after uCode capsule update.

Package/Module:
BoardPkg/PlatformBiosUpdateHookLib
CapsuleFeaturePkg/PlatformBiosUpdateHookLibNull
CapsuleFeaturePkg/FmpDeviceLibuCode

[Impacted Platform]
ALL

Hsd-es-id: 16020928445
Original commit date: Tue Jun 13 13:14:56 2023 +0800
Change-Id: I7e55ec45752de2b45caeb322817fba180b62cdc5
Original commit hash: 721a32544f83fbe529f727d9445e236239f3a671

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformBiosUpdateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformBiosUpdateHookLibNull/PlatformBiosUpdateHookLibNull.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformBiosUpdateHookLib/PlatformBiosUpdateHookLib.c

================================================================================ 
Commit: 50ec4d7c87548b0a82efe0d6be7e195c16e74e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:53 2023 +0530 
-------------------------------------------------------------------------------- 
Integrate DisCo SDCA 2.1 Tables into MTL-P Platform BIOS

[Feature Description]
SDCA configuration for MTL is introducing new HWID
scheme and DisCo 2.1 update that needs to be updated in BIOS.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 18030696975
Original commit date: Fri Jun 9 00:38:56 2023 -0700
Change-Id: Ia48a23eab12f4ca958b7bacef6fbcf1f90b01ed1
Original commit hash: 8790494403aba192fcebd9ad539164909fa1ae8e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_711_HID.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_711_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_714_MIC.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_711.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_714.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl

================================================================================ 
Commit: 9c3c6e18ca27a7a6cfba30748bbebb274bcf4ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:52 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3244_00

Hsd-es-id: N/A"
Original commit date: Thu Jun 15 21:31:01 2023 -0700
Original commit hash: 196026a0fd79f5159039910c0c5aa815c3f1a1d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d455dead0a91740987fad763598409af0088d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:51 2023 +0530 
-------------------------------------------------------------------------------- 
Remove Build log trim error

[Issue Description]
Remove Build log trim error

[Resolution]
Add Rtd3MSHdas.asl file

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15013110561
Original commit date: Mon Jun 12 15:07:29 2023 -0700
Change-Id: Id031274574191e5f89a6b3fca394746e70f4a5f1
Original commit hash: 5ca9cc784127ee5bf767007e889c8ebca570b82d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: 8fad886f71af82aa6eeeba5daf8659f24550818f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P-682][SOC & IOE - PCIE4][C0] Valiframe LEQ Tx Response Time
Compliance Test failure correctionand Preset 7 Tx EQ Pre-shoot
marginality improvement for Gen4 and Gen3 C16 PCIe Lanes

[Feature Description]
Adjusted coefficient values for Presets 2, 5 & 7 are required for all
C16 PCIe lanes in both Gen4 & Gen3 speeds

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019604920
Original commit date: Fri Jun 9 13:54:14 2023 +0530
Change-Id: I19b204106a2c491b35b5ca50d282cb086279ba70
Original commit hash: cc749870070a404ef9d302d4701e435a2bd56a36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: ab373140db3c5c7ace0ad5f8ffb9c3e441e7a437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:49 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for VR spec update in WW23'23

[Feature Description]
BIOS code update for VR spec update in WW23'23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
ARL-HX

Hsd-es-id: 15013628008
Original commit date: Thu Jun 15 08:45:54 2023 +0800
Change-Id: Iec2fe6952a7ea7f68a5a02aaeb9a059f4bd74446
Original commit hash: 51f5abfe70ff3015ab4b96d80ccd2c907709fb59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 0a52de90fa90f5e00dd4e5577a400fbde4d8a55d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix Auto limited to 28W TDP fails on 28W capability system

[Issue Description]
Auto limited to 28W TDP fails on the system which is only 28W capable.

[Resolution]
To limit the TDP of CPU that supports cTDP to 28W, BIOS needs to config
"Enable Configurable TDP" BIOS knob as "Applies to non-cTDP", in this
case, BIOS will take PL1 value(28W) from VR Spec and limit PL1 to this
value.

Package/Module:
MeteorLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
MTL

Hsd-es-id: 15013610441
Original commit date: Tue Jun 13 00:29:36 2023 +0800
Change-Id: Iaa53b9405768e673f6274016d06d628d468337e9
Original commit hash: 7901fdb201c036aff7a1c3b9957d097a9e46a90b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: f49f9a182f930e81f77a650b5f3cd0fc53eab216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][SoC] CLKREQ GPIOs are not configured correctly

[Issue Description]
CLKREQ# GPIOs are not configured correctly for PXPA.1 and PXPB

[Resolution]
S08 Fab A and B use different CLKREQ GPIOs.
Therefore, the GPIOs should be configured with pin mux.

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL S

Hsd-es-id: 13010928836
Original commit date: Mon Jun 5 10:18:34 2023 +0300
Change-Id: I8c8bc1baa15b1245438b485f9b9a1df01a811dcf
Original commit hash: a5fbab80da76b7cabe019282fd5462dcfec8502e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: e2e1a4d25423b20401ad65daf6618edfa3065e5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:47 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3243_01

Hsd-es-id: N/A"
Original commit date: Wed Jun 14 21:30:55 2023 -0700
Original commit hash: c63eeabc06605ea958d3dfb0f7b24bc78e4bbcb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: abca48bc9a138e08c253b4549fcce90d1b1eca71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:46 2023 +0530 
-------------------------------------------------------------------------------- 
Added_description_for_GPIOV2

[Issue Description]
MTL-S supports both PCH GPIO and SoC GPIO), platform ACPI
support for declaring GPIO map such as wake enabling, _PRW
report and so on should refer to \_SB.PGPI.XXXX for PCH GPIO or
\_SB.XXXX for SoC GPIO based on board design instead of routing
to SoC GPIO by default to prevent malfunction or BSOD.

[Resolution]
Due to wrong definition was removed, so only added description
for GPIO usage and asl method.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 22018105463
Original commit date: Wed Jun 14 15:22:15 2023 +0800
Change-Id: I11fadbab03075a9666b762cd62a054b3a9f1005b
Original commit hash: 92d556175522dae5463a55f322cb6334a8c6ab0e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 1dfafb9c8ac14fcddeb34e42e8580426611a3250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:45 2023 +0530 
-------------------------------------------------------------------------------- 
ISH disabled IFWI still listing ISH as enabled in BIOS

[Issue Description]
ISH disabled IFWI still listing ISH as enabled in BIOS

[Resolution]
Read from PCH PMC register STPG_FUSE_SS_DIS_RD2 instead of
PWRM_STPG_FUSE_SS_DIS_RD0 to check if ISH is supported.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16020686336
Original commit date: Tue Jun 13 10:00:32 2023 -0700
Change-Id: Ia7753dec448d931889342e9f76ad2ebdb02916b1
Original commit hash: 7dc5402ca0330b5d8a7a6d0467ad1fd7e9399519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PmcRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c

================================================================================ 
Commit: 290e2e19c96449e4c8da29825a06890658c0db74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:44 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Jun 19 02:58:32 2023 -0700
Original commit date: Mon Jun 19 02:58:32 2023 -0700
Original commit hash: 0df97a2e9644f5355117beb5c436e0940c192c91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abf4caa198a9fbf6bd3d2e044f82904fe3fe8170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:43 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3243_81

Hsd-es-id: N/A"
Original commit date: Wed Jun 14 06:37:03 2023 -0700
Original commit hash: 950324769a25267e5173552893695236fc5d35bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0eb0abcc005041b278774d18251b3c89c528e7c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:42 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3243_80

Hsd-es-id: N/A"
Original commit date: Wed Jun 14 05:28:02 2023 -0700
Original commit hash: 6641a99cf37b056d7ccc5faa57bdf7efa9a9033e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d7746d8e43f4e83e7ca7ce00331570f119681af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:41 2023 +0530 
-------------------------------------------------------------------------------- 
git rebase origin/platform/meteorlake_program safhi

Original commit date: Wed Jun 14 17:30:06 2023 +0530
Change-Id: Ic330e67d2092dd696f987b100ce26dceb180db00
Original commit hash: 7ab39f8d88b8a45ab7381ea9ce978ee26c448d66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c30112bf1a3adfa5de51155c9efeb03ff364510a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:41 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3243_00

Hsd-es-id: N/A"
Original commit date: Wed Jun 14 03:45:18 2023 -0700
Original commit hash: ee604eb5eb059df903af9fba69f9a5e99a7408db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 809ab6cfe0a6d9edcf151747a0dec5111ab2ee24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:40 2023 +0530 
-------------------------------------------------------------------------------- 
ThermalMonitor is disabled in Patch Table

[Issue Description]
ThermalMonitor is disabled in Patch Table on MCP B0/C0.

[Resolution]
Removed the safesettings

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL P/M

Hsd-es-id: 16020982304
Original commit date: Wed Jun 14 12:43:44 2023 +0530
Change-Id: I76bafb3f2c22fa7d9b3f91c6e5268bec61d53153
Original commit hash: c96ecb5fcbd34adfc3f4c25fee8f6ba60e5ef77c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 59a7cbe3bedd13135dcbeb44f2ef8066b45c93c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:39 2023 +0530 
-------------------------------------------------------------------------------- 
GNA driver is enumerating in DeviceManager on disabling in BIOS Page

[Issue Description]
GMM/GNA driver is enumerating in Device Manager after disabling.

[Resolution]
There is no BIOS role here to disable GNA.
In MTLS GNA is source decoded by IOC.
If GNA is enabled, PMC is responsible to set decode enable bit
for GNA in IOCs SOUTH_IOE_DECODE register.
Hence BIOS option should be suppressed.

Package/Module: PlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020185142
Original commit date: Thu May 25 17:31:30 2023 +0530
Change-Id: I725e4386b4b2e1ac30e8b0b14923be1316b56328
Original commit hash: 6fe9069c0ea75614c899faec9d46c2b3b1dc4be8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4083bef417674f7839e28dfcf5ef94aeace76e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:38 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3242_01

Hsd-es-id: N/A"
Original commit date: Tue Jun 13 21:31:02 2023 -0700
Original commit hash: cf1b95178ef4d05f20b5ea37beefd6276ada406d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e24bbccba7aca977499556642ac8c9805ff72d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add CepEnable, EnableFastVmode, IccLimit in Partial Header List

[Issue Description]
These three UPDs are required to enable FastVMode in MTL.

[Resolution]
Add CepEnable, EnableFastVmode, IccLimit FSPM UPD in Partial Header
List.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015439406, ISE-14019526454
Original commit date: Wed May 31 14:32:59 2023 -0700
Change-Id: I50dbc08729fa97c0999a4723721010ee3b5b7d9e
Original commit hash: e98038f0d04014e4607585d6a4a49f599bac74aa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 7e3892c7cfb9e12b5ea3ae1a9358d4c2db402912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:36 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3242_00

Hsd-es-id: N/A"
Original commit date: Tue Jun 13 10:20:27 2023 -0700
Original commit hash: 91a9c0ce84c34275aa28add5aef6d93aa6c2e218

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 28d6ddf2739dfc808dbc9707500cc2a19a456d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.26.1

Hsd-es-id: N/A
Original commit date: Tue Jun 13 10:02:24 2023 -0700
Original commit hash: a2d57ea2969bf0cfb78154ece73a3150ef1fe7a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 728bd81237bba29d30c58a3054f9d0d541f669a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | DDR5 LP5] WRRETRAIN disabled

[Feature Description]
WRRETRAIN still has failures. Need to hotfix until a solution is found.
From the HSD CR:
Per memory E2E, disable WRRETRAIN for both LP5 and DDR5,
as hotfix for this issue.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018437239
Original commit date: Mon Jun 12 13:38:15 2023 -0700
Change-Id: I1b001855e1216ff355f51636d421802721cede97
Original commit hash: 5768982067c55c858913a0daa9f819fc60a05964

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: dab15c776d114bf1bcea47a25d83a7744e379a81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add TME UPDs to MTL partial headers

[Feature Description]
Add GenerateNewTmeKey, TmeExcludeBase, TmeExcludeSize UPD to
partial headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020798618
Original commit date: Wed May 24 17:28:22 2023 +0530
Change-Id: I17f44b41830c58e8c00e7a5297dd59f713d44e38
Original commit hash: 00e7e6111a04e8c8fdf154f217d41dc4f5b69aae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 5708c10552ef8606296d4f2b884d57b8ef4fee23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Add BIOS knob for LASX loop and 100ms delay

[Feature Description]
Add BIOS knob for TBT root port LASX polling loop
and 100ms delay. The default setting will keep
loop and 100ms delay. Set the knob value as 0 will
skip loop and 100ms delay.

Package/Module:
MeteorLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013353618
Original commit date: Wed Jun 7 14:07:59 2023 +0800
Change-Id: Ic3e7d6c2b416e9b1ed719139c9c535106d329fd8
Original commit hash: 0d3cc982ec070c98a188083c73ef0cb6ffe94227

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 608595b76d2b3dea2d2ff58a8ff8b1ce8fe6f105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:32 2023 +0530 
-------------------------------------------------------------------------------- 
Fixing potentiall overflow in SMM SPI handler

[Issue Description]
SMM SPI handler is susceptible to TOCTOU attack using DMA modification
between the time when handler copies and then fixes enclosed structure
pointers.
If attacker allocates external communication buffer right before SMRAM
then on handler exit it is possible to cause overflow and corrupt SMRAM.

[Resolution]
Added parameter to FixBufferPointer function for function detection in
SMM_SPI_HEADER instead of relying of data in said header because this is
potential vector of attack.

Package/Module:
OneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub

[Impacted Platform]
ALL

Hsd-es-id: 16020971970
Original commit date: Thu Jun 1 10:24:20 2023 +0200
Change-Id: Iaa216f038c2408b775146807d4597efeaea99f72
Original commit hash: 01ddf6a06ae0fe4ac7b06ce9056425962fa6c99c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: f1c568d70cc4beef2560e412b410d5dc8e4b5938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:31 2023 +0530 
-------------------------------------------------------------------------------- 
EnableThermalMonitor is disabled in Patch Table

[Issue Description]
EnableThermalMonitor is disabled in Patch Table on MCP B0/C0.

[Resolution]
Removed the safesettings

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL P/M

Hsd-es-id: 14019556393
Original commit date: Mon Jun 12 18:30:59 2023 +0530
Change-Id: I1c3dc9ddb3a5bbf60b4bc283627af88ab2e578f8
Original commit hash: 2630bd2652a5694b1c6168146e70a5c5c31354ba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 8eb234b9f3ceaa204c9cf5a1b4ca22718b409f65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:30 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS should program Nclk to the max value when SAGV is disabled.

[Feature Description]
BIOS should program Nclk to the max value when SAGV is disabled.

Package/Module: FSP

[Impacted Platform]
ALL

Hsd-es-id: 16020967828
Original commit date: Mon Jun 12 22:32:53 2023 +0530
Change-Id: If10fb43e08e81f5d659608632efde1484c797d66
Original commit hash: baf75e08ef322a09b72f0d085504cc7fc8aea7d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 4b19d6c67c3b1a9fdc89a0dee053ad999e396c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:29 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] Advisory NonFatal error(completion timeout or unexpected
completion) is flagged in RP at warm reset[PV_MUST_FIX]

[Issue Description]
In WarmReset case, TLS will be set as it was in previous
cycle(because TLS is sticky bit).
If LSTP = 1, it will consider TLS value to train the link and that will
cause issue in RL which happening during CommonClockConfiguration.
Because once RL happens link will be in recovery at TLS which is
not correct

[Resolution]
LSTP should program after HWEQ configuration and before Speechange/

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019510195
Original commit date: Wed Jun 7 05:21:15 2023 +0530
Change-Id: Ie05e6bea90293ca4bfd5d112624455ed9b0f8894
Original commit hash: 89c2fdbc4781632b895e5894fcbfb2c88b99f043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 535c3396eb8eedaa8eb9a42779007a03cdc8342c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:28 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3241_01

Hsd-es-id: N/A"
Original commit date: Mon Jun 12 21:31:51 2023 -0700
Original commit hash: 5a749d1cbdab5855a6b3bb88dd458cad09eec4d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1ae816dc75c1e66fb211a67613ead9da7e2f2250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:27 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] EQBYPSUP bit =1 in G5CAP & EQBYPDIS bit =1 in G5CTL

[Feature Description]
Program GEN5CAP[EQBYPSUP] and GEN5CTL[EQBYPDIS]

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020908695
Original commit date: Tue Jun 6 10:56:03 2023 +0530
Change-Id: I4cef9c68ba036b8a27fdc672c43cfd5f09fec1d1
Original commit hash: f069ad5c8c1ee6beb380e38a37c19d8c3914fa54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7a86d65366acccdc7af2caf50f6922d743fc09b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:26 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3241_00

Hsd-es-id: N/A"
Original commit date: Mon Jun 12 10:34:30 2023 -0700
Original commit hash: 3bf7988ac05c75c00174e2a2776fa24622d4370a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4c8984446595b4d4647fc9f38c4f60b7ee017eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:25 2023 +0530 
-------------------------------------------------------------------------------- 
Set IoStandby state to Masked for GPIO which is set
to BKLTCTL functionality.

[Feature Description]
Set IoStandby state is currently set to Latch Last Value
for GPIO which is set to BKLTCTL functionality.

Package/Module: MtlSocGpioNativeLib

[Impacted Platform]
S

Hsd-es-id: 14019549979
Original commit date: Wed Jun 7 10:59:35 2023 -0700
Change-Id: I6bed3a1845e7b1e79f39bdf8c28cda82bf53f15f
Original commit hash: 52cb31af82dccf4c618e3b09d9ca8bd84eda5466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: b4395ca92c640ceb76776910cb79e4211dd6a275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:24 2023 +0530 
-------------------------------------------------------------------------------- 
Observed Hung in BIOS with PC:0E25/0E27
during Furmark_Diskspd_CC_Hotplug_TBT_ST_S4.json

[Issue Description]
When create NVMe HwAsset table, the hot plug TBT device contains
a NVMe device with invalid Namespace Capacity over 0x80 Namespace,
which leads to BIOS creates over 0x80 media and
exceeds SMBIOS table size.

[Resolution]
1. Follow EDK2 to validate Namespace Capacity.
2. Set correct parameter when reading NVMe controller data,
the parameter should be different whether NVMe is under
VMD controller or not.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
MTL

Hsd-es-id: 22018267016
Original commit date: Wed Jun 7 14:16:00 2023 +0800
Change-Id: Ic694946904fb2c7682365315c6774adebd6e1be9
Original commit hash: 32ba1c27847facc8b341849c8a36e66b8f7fb516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.h
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: be076a44d41c18fb1ecd6860b08fc609ad401da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:24 2023 +0530 
-------------------------------------------------------------------------------- 
S5 WADT wake issue.

[Issue Description]
Soc PME enable bit is not
set in SX handler which
cause SUT to remain in
S5 state.

[Resolution]
Setting Soc PME enable
bit in S5 handler.

Package/Module:PlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013589509
Original commit date: Mon Jun 5 12:52:27 2023 +0530
Change-Id: I8391580375074c833dccd674da5dd6b80061a168
Original commit hash: 83c8a3c8a4b99c9a85cd37f0e94ef1d297016a37

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: cebf0dbeb1e9bcb98063ff4c91fcc84b977dfae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:23 2023 +0530 
-------------------------------------------------------------------------------- 
Add MTL NEX Vby1 support

[Feature Description]
VBY1 support for ITE6807 AIC is added for this patch. It is meant for
NEX only and wrapped with embedded flag.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-PS

Hsd-es-id: 15013249050
Original commit date: Fri May 12 14:02:10 2023 +0800
Change-Id: If66e5a56b2eaa7f9f74976e1fc86948bc95c5abf
Original commit hash: d0387e1dd83671a5775c8a6cfe27dc1fa8861d9d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1997960d480f850a243771c100379cebd357b57e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:22 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for DXE PCI enumeration being unable to assign resources

[Issue Description]
On some configurations out of resources error is reported by DXE PCI
enumerator.

[Resolution]
Some PCI/PCIe devices are incorrectly reporting their type in the class
code register. Because of that, early PEI MMIO rebalancing code was
unable to discover all resources requested by the system. Code has been
changed to use PCI header type in order to determine device type.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 18030178169
Original commit date: Thu May 25 06:15:55 2023 -0700
Original commit hash: b893b64d84f39cab90f4dfddc5c190521d61c163

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c

================================================================================ 
Commit: ecebc7fd0fe79b8a03d8ceae765c27cec82d71b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW23'23

[Feature Description]
BIOS code update for VR spec update in WW23'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013611178
Original commit date: Fri Jun 9 20:52:59 2023 +0800
Change-Id: I9c2bbd2bb7a78dc442e29785714dd65a8c98a347
Original commit hash: af1c7e8c8018b000e129981ccb8247a65aa33dc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3dbfaf6e2ae5a8752c3250aacddea9fcb2ff3886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:20 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3240_00

Hsd-es-id: N/A
Original commit date: Sun Jun 11 21:31:23 2023 -0700
Original commit hash: 9f905c0b96182bc43a810b68b2a769a354bba5f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2efdd3cc5d72a11f33b5fb21920390d7a4743065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:19 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS Fails to Lock PCIe RWO fields

[Issue Description]
Bits with attribute RWO or RWO/P in LCAP2 and DLFCAP
shouldn't be writable after BIOS exit.

[Resolution]
All the root port CAP registers are read and written once to
make then read only after the BIOS exit.

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
ALL

Hsd-es-id: 14019487834
Original commit date: Tue Jun 6 06:05:12 2023 -0700
Change-Id: I7a5b73130aeaab1df39c8d49e189526314128a43
Original commit hash: d613d3d468547866cdb23acfccf7e426d5012689

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c90b2018b5f418f26e9df440345ff0980ba893c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3236_00

Hsd-es-id: N/A
Original commit date: Sat Jun 10 21:30:57 2023 -0700
Original commit hash: 71e084d8b5e25f5467b134da091c829cd83ed01a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2781049ab1df598abc13f5fb8785db5fece286c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:17 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3235_00

Hsd-es-id: N/A
Original commit date: Fri Jun 9 21:31:01 2023 -0700
Original commit hash: e0ce5ca2a071197d3d282427ffb5609cf5c823bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fd2f150106bbb6e71615c197165ef691630aeaf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.26.0

(cherry picked from commit 798dc2a7f4af233d6acd8925d58bba46bcb49155)

Thu Jun 8 01:19:48 2023 -0700
Original commit date: Thu Jun 8 01:19:48 2023 -0700
Original commit hash: b4c57425b347347f6dfd3c00aa2b3d7d0064639f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1323058b8cc5d149e0e90e865845fb2a2070f96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.23

(cherry picked from commit efa13aa87d0b3ad150fc98a35d192886f5db5720)

Thu Jun 8 00:27:20 2023 -0700
Original commit date: Thu Jun 8 00:27:20 2023 -0700
Original commit hash: bf669faebeefba632693f5ce14fe404e162f0ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c28956537c20c0261907b7a9cb377883bc78bb74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Gear4 phclk gating issue causing
WCKPRE_STATIC_VIOLATED

[Feature Description]
EnRstRefPiEveryN should be set to 3 for LP5 Gear4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
Y and U

Hsd-es-id: 22018387955
Original commit date: Wed Jun 7 15:17:48 2023 -0700
Change-Id: Ic5bfa4e614689d8e4e986d18df9b7e182493cd8f
Original commit hash: 8ec43ac5afaf563628a0908fe88765e5602f0c3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5daeed599b8d378400e9832a849cf282ca71e554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.22

(cherry picked from commit 7cc1318bfffe4fd2a0a97ce9b7a3df470c34db90)

Thu Jun 8 00:26:45 2023 -0700
Original commit date: Thu Jun 8 00:26:45 2023 -0700
Original commit hash: 8d072c8068a710fba3940fc4e4cd1a9520227b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fc0f40a3f89ec2e3ade88b266907c34348f57f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTP-P MTL-S] MRC Shows Escessive CAC Margion Variation at High Speed

[Feature Description]
Issue reset during CAC margining for DDR5 Dimms

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-P, MTL-S

Hsd-es-id: 22018410478
Original commit date: Wed Jun 7 11:25:13 2023 -0700
Change-Id: I4b31f0c8a5135ecb839d80a13cf03ab6eb73f6d1
Original commit hash: ffdde897684f6941d56f5fc91f9880bf13378ace

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e425960b1e2318599b53a1efcb447285aae0251d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.21

(cherry picked from commit d31b6524872f98c68074d99ee76e9376667bf436)

Thu Jun 8 00:26:23 2023 -0700
Original commit date: Thu Jun 8 00:26:23 2023 -0700
Original commit hash: f09ac9378383e67b7080d38d3184199b41edd672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5956b74142848c78df3bec629deed56039b46d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:11 2023 +0530 
-------------------------------------------------------------------------------- 
Code updates to satisfy Lint Processing

[Issue Description]
Code updates to satisfy Lint Processing

[Resolution]
Auto merge PolicyCheck OffsetTable

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018250405
Original commit date: Sun May 21 18:05:14 2023 -0700
Change-Id: I5a0ec2404f3016f66d672f5e1bf3569d28851c11
Original commit hash: 957a9e7075d937f162d5479f094033be90d32938

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4e4102c6e5127b82e52fc437d0268b29e441fedf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.20

(cherry picked from commit 5b3cd25d4e461bd73395438e49a53eac05dad29c)

Tue Jun 6 18:44:18 2023 -0700
Original commit date: Tue Jun 6 18:44:18 2023 -0700
Original commit hash: 6b0f2452aa1a947251aaa2b6ff430887b7c2fe99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97794a99b0ce589506ab03e5d1081826ed965d47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.19

(cherry picked from commit 8ab7d633b6a15840278b09b9e5b92c4a2446c47f)

Thu Jun 8 00:22:25 2023 -0700
Original commit date: Thu Jun 8 00:22:25 2023 -0700
Original commit hash: b9edbde989df1860ec2f22cedf66bbc64a7c6a4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb10477eb496348b6cb5fe7590fb8d7439b0f752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:09 2023 +0530 
-------------------------------------------------------------------------------- 
Revert - PAM target cannot be registered

[Issue Description]
Base Memory Test Failed at C0000h

[Resolution]
Changed PAM region memory type to Reserved

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018879071
Original commit date: Tue Jun 6 11:36:45 2023 +0530
Change-Id: I9eb52a8a52e6a583255fa0243b1c7161102d6927
Original commit hash: aeeea8feeee6577496404734aace86b6e54dbcd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: f3c49e93c38c0470e877b9e0feba9f7d13d61e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.18

(cherry picked from commit f2465a2d75f929ee423a64db85957580f8958e88)

Thu Jun 8 00:22:07 2023 -0700
Original commit date: Thu Jun 8 00:22:07 2023 -0700
Original commit hash: 754bbec7b191049630e532ec47818bdb7c9886e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45e80020111d459fe970bdc69a4206ec9ab829e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:07 2023 +0530 
-------------------------------------------------------------------------------- 
Change the solution to get required memory size

[Feature Description]
EfiMaxMemoryType defined in EDK2 is changed.
so it can't read the acturally memory data from HOB
Currently check the data length of HOB,
get the data from HOB according acturally HOB data length

Package/Module: meteorlake

[Impacted Platform]
Default ALL

Hsd-es-id: 16020902432
Original commit date: Tue Jun 6 13:54:22 2023 +0800
Change-Id: I8a19dffa1aed6f89abacff15667e9346d64806ee
Original commit hash: 87737630b77852093fa6f145b64a9b9d22b53f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 50e7fec1a9eb635b273e4605899c00c418bfa939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.17

(cherry picked from commit 608aa9127571eb61f3b9f256be8a1b859902f08e)

Thu Jun 8 00:20:59 2023 -0700
Original commit date: Thu Jun 8 00:20:59 2023 -0700
Original commit hash: 4210e218382723258cd035dc80923c0f8d1ada46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 589fe2985a33cdecd71a926cac1eb107d3445051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] MRC print BoardStackUp policy to debug build serial log

[Feature Description]
Enable MRC to print the BoardStackUp policy value to the serial log of
debug builds.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018354672
Original commit date: Thu Jun 1 13:44:42 2023 -0700
Change-Id: I70928e593c4eacad74d208c3606fbf060adf9b4d
Original commit hash: bc73b2ee6ad42ad054ef47e631abbe2b34062a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: be6ddff3219dc8fbd4263e3f299766107b85a9f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.16

(cherry picked from commit 76c09b1d6e1b828f1af440bc9ded1923983f7aaf)

Fri Jun 2 15:55:42 2023 -0700
Original commit date: Fri Jun 2 15:55:42 2023 -0700
Original commit hash: 896e679a36ea4abecfc9dacc8fd638520b135ece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4098dcdb7c4729066dc316a8939dae150a05b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.15

(cherry picked from commit 6d6bc278239acc05fc10c7c5e8183e5ac7c41c93)

Thu Jun 8 00:07:07 2023 -0700
Original commit date: Thu Jun 8 00:07:07 2023 -0700
Original commit hash: 1a57dc261a21d385eeef60d694d145f28e47d74f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 458d2880f5ba984c2fa6a5dc6121b1da3f8259d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Wrretrain enable and Txrankmuxdelay

[Feature Description]
Subtract 1 from DDRCRRANKMUXDELAY.TxRankMuxDelay in PhyInit
for MTL-M/P C0 and beyond or MTL-S

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018355778
Original commit date: Thu Jun 1 13:53:46 2023 -0700
Change-Id: I1af150694a80b197ef8610a13277f2c6a0b0f9f4
Original commit hash: 1208fe3ab37e9fd00420fb94c1ea746cebff09b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4d0ad8171fc6601ed786e7a7c30593a8189f62dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.14

(cherry picked from commit 1aa334edc5e66b56c62973fde941df54aa2f4ed5)

Thu Jun 8 00:06:30 2023 -0700
Original commit date: Thu Jun 8 00:06:30 2023 -0700
Original commit hash: a10ac36acff871fb822e4275cd88a94456be501e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae0d15d92dd549d9a74f0208c1b35036b89e8763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.13

(cherry picked from commit a701dc98dbbee0afac2ccceac9056131bfe2e7ff)

Thu Jun 8 00:01:25 2023 -0700
Original commit date: Thu Jun 8 00:01:25 2023 -0700
Original commit hash: ad467d95b11209b3657429076cefd8e1d15e8633

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afe85e056105514ad06e6e41024fc4b8f7d17564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:07:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Set Max Freq For 2R to 3200 and disable SAGV

[Feature Description]
Change all DDR5 MTL-P 2R configs to Max Freq 3200 and SAGV disabled

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018355165
Original commit date: Thu Jun 1 16:35:31 2023 -0700
Change-Id: Ibd14a4fdbbcb207473df11264fce4da647169c65
Original commit hash: 01810f9bbcbf22c6881c6014ed101994368ae7d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: e2ee2c8e159cc3372b2b87e776769997664caa67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.12

(cherry picked from commit db856e6c5252fb3c4c2cee15828dd2de0d389364)

Thu Jun 8 00:01:08 2023 -0700
Original commit date: Thu Jun 8 00:01:08 2023 -0700
Original commit hash: 992146cb2a74ead087cf7e78e9cacc0f17608baf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddfcad03084591e006ebcf82d21205b21e7b1203 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Remove no longer needed DDR5 ECC overrides

[Feature Description]
DQ Override is no longer needed for Command Training and JEDEC Write
Leveling to force the unused DQ lanes on ECC to a known state so
feedback is valid.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
S

Hsd-es-id: 22018201105
Original commit date: Wed May 17 14:55:25 2023 -0700
Change-Id: Ie2cd13a5cf70759f261112709119c11aa4738fd6
Original commit hash: 3439edd799a642cd8a3df411f08f354041e540d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4987db43643738e76b6d7ce2fd339a95256dcfcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.11

(cherry picked from commit a60b52542de39b2a5f81f7b60673c8b6422cefe9)

Thu Jun 8 00:00:46 2023 -0700
Original commit date: Thu Jun 8 00:00:46 2023 -0700
Original commit hash: ba3dbba9329076927acba04e81bb97f079aff04e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa25f02b45df867707545367df7e203ccc013bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.10

(cherry picked from commit 0ab59574c27e9b1c013140217d6b9c6c68be0fb1)

Thu Jun 8 00:00:22 2023 -0700
Original commit date: Thu Jun 8 00:00:22 2023 -0700
Original commit hash: 48e4e3e69da29dee7e7ad22e2fdd9429c04fafd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03e606c671a713b14d6ea4005856cf9d62bac673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] TxVref Shift Fix

[Feature Description]
LP5 DRAM DFE was marked as per-rank training when it
should be per-byte. While the DFE sweep was correct, the final
trained DFE settings didn't set. Effectively, the DFE was left
at whatever the last value in the sweep was, killing the Tx eye.
This has been identified as a doc bug from EV reqs to MRC.

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018345957
Original commit date: Thu Jun 1 07:40:42 2023 -0700
Change-Id: Iae9f7cd5cd06be9411f9e57b5faa119a1a6b2582
Original commit hash: 5883f7fdbc05bc2ff453faba77efecea964402d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0e8336b6bf98f92ce1e869eed72d34ebc27991df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.9

(cherry picked from commit f9d2e08129b38bf53cda053fbf83b094501dd382)

Thu Jun 8 00:00:05 2023 -0700
Original commit date: Thu Jun 8 00:00:05 2023 -0700
Original commit hash: 5a7eb42947c57cf08a6f38f913a5844c27bef7b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77356bcf3cb4880da7ef8bddbf74c8269de978aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.8

(cherry picked from commit 75515f4c721260f03e6631aebdc231a57fed2a64)

Wed Jun 7 23:59:29 2023 -0700
Original commit date: Wed Jun 7 23:59:29 2023 -0700
Original commit hash: 4a28356926bb7286c019866400d42d52608434bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d698f802e4994a9d2b92a5af7e846a2b39da6ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:53 2023 +0530 
-------------------------------------------------------------------------------- 
PAM target cannot be registered

[Feature Description]
Expose PAM memory region as main memory to OS.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012720280
Original commit date: Thu Apr 27 12:01:09 2023 +0530
Change-Id: I3f40e550720ef3b3e7db10eee7a888af19febe3d
Original commit hash: 23ca4fc531d83d0d5f8e588f1aaddb44b97f3a58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 5a24b22dde89689455b96963f27dbfef80a9cdd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.7

(cherry picked from commit 4fa10679abb10e2fb9f06d50254d7eb9d5b45ad1)

Wed Jun 7 23:57:55 2023 -0700
Original commit date: Wed Jun 7 23:57:55 2023 -0700
Original commit hash: 8f21045332a43f5103fd62d90852945223d01c40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66c89f4ecbf0fb707f7d716edebc7fcc587df7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | MTL-P | OC | DDR5] Enable memory OverClock freq 6400 and beyond

[Feature Description]
Enable memory OverClock freq 6400 and beyond.

0) Set IsOCProfile to TRUE only when MemoryProfile is
not STD_PROFILE and DdrType is Ddr5.
1) Reset MrcSafeMode to 0 when MRC_SAFE_OVERRIDE_MRC is
not set at OverClocking.
2) Tune RcompTargetHDdr5_OC[RdODT].
3) Enable RDEQT for OverClocking.
4) Configure Vdd2Mv to memory VDD voltage at OverClocking
if BIOS Knob Vdd2Mv doesn't ask for override.
5) Configure RxBias to 13.
6) Tune Rcomptarget for freq 7600.
7) Tune RcompTarget for Freq 8000, as a placeholder.
8) Tune CCC ODT for 7600, 8600, 8000.
9) ForceRcomp at the end of MrcDdrIoCustomConfig.

The change doesn't distinguish MTL-S and MTL-P, as
we don't want to block OC capability on MTL-P SODIMM.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S DDR5 OC. It might have impact on MTL-P SODIMM OC.

Hsd-es-id: 15013506826
Original commit date: Fri May 26 09:06:03 2023 +0800
Change-Id: Id2fe92feab252fa845f41a1a1b40f7920a58d24e
Original commit hash: b9ff861158dc6a649a42e54fd176635f578b5898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 64620bc0b991b6d9688539238c59c43fc1b338df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.6

(cherry picked from commit 2986278de3526e5cf97eb428198748d25a46a706)

Wed Jun 7 23:39:07 2023 -0700
Original commit date: Wed Jun 7 23:39:07 2023 -0700
Original commit hash: b5350e4a8f7d1b5e008c271e465a89a2f2df0005

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbcb5bb96a600d7551fd5f7126bf98e9639bf9e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:49 2023 +0530 
-------------------------------------------------------------------------------- 
[REVERTME] [MTL-S | MTL-P | OC | DDR5] Disable OCDivider

[Feature Description]
SenceAmp training fails when OCDivider=1.
Disable it.
TODO: need measure VccClk and VccIog when OCDivider=1.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S, and MTL-P if it supports OC.

Hsd-es-id: 15013506496
Original commit date: Thu Apr 27 14:53:50 2023 +0800
Change-Id: If4762e943cb5d9b250b2050950eb27b3bb6a85a2
Original commit hash: ce6d70e64a704588544c8a5c0f219c0fa013eabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5d621380dd9a0256b8419ffce48209cc83d142ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.5

(cherry picked from commit bcc9a37e8ba85f261d906f4130365888df1a82e0)

Wed Jun 7 23:38:48 2023 -0700
Original commit date: Wed Jun 7 23:38:48 2023 -0700
Original commit hash: b969fd23e8395f9649109a5d0cf1168750f8d422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 70104aef7d0d3832b6ca6d6a2a7a0d4438d4699b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] Tune UDIMM default RxTap1 and RxTap2

[Feature Description]
Tune UDIMM RxTap1 and RxTap2 for high-freq.
per experimental data, MRC need configure
RxTap1 and rxTap2 to their biggest values.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15013507415
Original commit date: Thu May 25 10:58:32 2023 +0800
Change-Id: Ic40458baf743a595035652d94a938d06d79cc6fb
Original commit hash: 12af55a3a5b910971ee4f38ee8ce80dc855a7e62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c92d74c71f1b061fa58ee0c70cabbf319fc0b8d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.4

(cherry picked from commit 038ed6e36527bcc5573e0944886e0633d5fcbcdd)

Wed Jun 7 23:38:25 2023 -0700
Original commit date: Wed Jun 7 23:38:25 2023 -0700
Original commit hash: 2732500d0917924ff8b769c7664b9dcafad92ff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f114650fb78d85e69c61b386db393883ae24471 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] Config DRAM ODT on and off for OC

[Feature Description]
1) Configure ODTon to the smallest.
2) Configure ODToff to the biggest.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S.

Hsd-es-id: 15013507106
Original commit date: Fri May 12 14:50:47 2023 +0800
Change-Id: Idfdac1c679376672564e0a3fdaa8cc256ef311f0
Original commit hash: bd6a84d122e816c564bbcd3d73bcbfc5ae1fecc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d4729d4a5950e8c2beee0b64b43230deb8d31f96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.3

(cherry picked from commit ae48b477cdf99bfadf12cc03641c402deebb6e4e)

Sun May 28 18:49:00 2023 -0700
Original commit date: Sun May 28 18:49:00 2023 -0700
Original commit hash: 335470872acdbf19b5c4a3f18a49dc462995084a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0219e6e8a99a0c9d698db0ee54951caceba4ec4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.2

(cherry picked from commit 47003207f9563306e147c08bd2454440ee60a528)

Wed Jun 7 23:25:57 2023 -0700
Original commit date: Wed Jun 7 23:25:57 2023 -0700
Original commit hash: 0912445c8c6f337890d8d350ef821aacac519658

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2db3ee9112ef00564336bee297e2489575d20dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Port from ADL to MTL- Set MPC (MR32 MR33
MR34 ) per rank

[Issue Description]
MR33/34 may have the incorrect value after SAGV toggling or fast boot
with DDR5 2DPC configuration when D0 and D1 are set with
different values in MR33 and MR34

[Resolution]
Make MR address data type to UINT16 and for DDR5, any MPC MR will have
its address set to 0 on SAGV transistion and set Per Rank to TRUE

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22017853893
Original commit date: Fri May 5 16:39:53 2023 -0700
Change-Id: I031552d85055c63128e4059fa939b8689c5904d8
Original commit hash: e98c108b25b35ce02ead2e884fcbe2f40c6783dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: fe21b6f41fce03d8392ba8f265ec64f31a32267f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.1

(cherry picked from commit b1a35d943b1793f9abcbb2a40f33f08a19fcd445)

Wed Jun 7 23:24:37 2023 -0700
Original commit date: Wed Jun 7 23:24:37 2023 -0700
Original commit hash: eae17a57e76b97aafaecc709df1a5c3271569112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25c30783b578f73c1cf7674d5f58742a40cbbe72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.25.0

(cherry picked from commit 50fe5f8b6c917f59c05d46b3692e404c5d5a2690)

Wed Jun 7 23:22:11 2023 -0700
Original commit date: Wed Jun 7 23:22:11 2023 -0700
Original commit hash: 229d2aaf3b09c522f87b603f55aabf6379575d03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 356c9a58af1fcd38360007dd7a07cbbf7fe6ebd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Memory info is not populating correctly after disabling
the Memory control

[Issue Description]
Memory info is not populating correctly after disabling
the Memory control.

After disabling Controller 0, Channel 0 Control in Memory
configuration, 16 GB RAM DIMM size is showing as 8 GB RAM.

Memory info should populate correctly after disabling the
Memory control

[Resolution]
DIMM Size got updated irrespective of DIMM Disabled.

Changed logic to update DIMM Size when DIMM size is
not disabled.

Package/Module:
MeteorLakePlatSamplePkg/SaSetup

[Impacted Platform]
ALL

Hsd-es-id: 16020871918
Original commit date: Fri Jun 2 13:07:43 2023 +0530
Change-Id: I74f7ff9edd515c21d39161b6ad238ecf957695f0
Original commit hash: 75efb23c5e7c039d1be3c5128e37db9fce1f69c7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 44cd6aecb86211d46ed975de6692cbd199148e30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Update GpioCycleNafVweBit for PhysicalOcPin

[Feature Description]
Update GpioCycleNafVweBit for PhysicalOcPin while using
TCSS USB3 OcPin. Add new API in callback to calculate
OverCurrentPin number match XHCI USB3 OCM register bit
map.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013550424
Original commit date: Wed Jun 7 15:12:43 2023 +0800
Change-Id: Ic76ded0b951d2b5bd12571c23ae014029437f280
Original commit hash: f819327b8e6db5f4b1368d0e1db5edf14798ac15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/TcssOcDefinesMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 864df705211df5b71756b9800b7028450aac645c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:39 2023 +0530 
-------------------------------------------------------------------------------- 
Enable CEP in BIOS by default for SA VR settings

[Feature Description]
Enable CEP in BIOS by default for SA VR settings

Package/Module:
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16020942915
Original commit date: Wed Jun 7 23:35:19 2023 +0800
Change-Id: Iaaf7a2d703ea69ab73a88a263b669361175b06e5
Original commit hash: a3bb25c89b81741a6fd1af09b43970886739a7fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 76b6c32f73f9c1a87ad3d1df71fcd05b4c600af8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:38 2023 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect adapter variable override

[Issue Description]
When check the PPS adapter state, BIOS would
override the PWRS value that init by AC and USB-C-PD
power supply. Which would cause the battery icon
not update with correct state when SUT plugin AC and
USB-C-PD power supply.

[Resolution]
Check both AC, USB-C-PD and PPS and initialize the
PWRS to avoid the override.

Package/Module:
EcFeaturePkg/EcSsdt

[Impacted Platform]
Y, U, H, etc.

Hsd-es-id: 15013598578
Original commit date: Thu Jun 8 13:20:59 2023 +0800
Change-Id: I01b01bdf90aa1eb515aa70a72434412389761fe8
Original commit hash: c3b865b47e9e8265834969ea8e4c4221145030cf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: 9f7ecab0257aa05d56b0e8921ff718c9b58c02e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] ACE Sndw Beep

[Issue Description]
SndwBeep feature doesn't work on MTL with ACE

[Resolution]
- update from cAVS to ACE registers definitions
- HDA and DSP power up flow upadted

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15013522125
Original commit date: Wed Jun 7 15:08:59 2023 +0200
Change-Id: I5ed61b9c60f1b68cb7f44cef2e39cb7bc02e18cf
Original commit hash: 3730abb597ae2daa0f5f8050775ffda3eaea5307

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/IncludePrivate/Library/PeiDxeSndwInitLib.h
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwAceRegs.h
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwInitLib/PeiDxeSndwInitLib.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: 527587cef00a8c7e3d05db6e93a2601a226e1258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3234_01

Hsd-es-id: N/A
Original commit date: Thu Jun 8 21:31:04 2023 -0700
Original commit hash: ef9a230729f7cf33941488db3fe39bd01cd6912b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 85238ccb36b26e812f0ecf80ec3aae5d2c28c459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S04][SODIMM 1DPC] Modify OC(Over Current) config for
USB2 Port1 & Port9 of FAB2

[Feature Description]
Since EE modified USB2 Port1 & Port9 to be tri-pad option
and keep Port1 as default for S04 FAB2,
so need BIOS team to modify the code.
If fab ID is for FAB1, need to keep original code,
but if the ID is FAB2, please implement USB2_OC1 to port 1 and port9
needs to be NA.
FAB1 ITBT TYPE-C port - PORT9
FAB2 ITBT TYPE-C port - PORT1

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013470440
Original commit date: Thu May 18 00:38:39 2023 -0700
Change-Id: I534d66d747094376819b66ca1f2f0a8777703802
Original commit hash: 7714a7a995f4a8b31b1469ffe636635893fe6200

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: f266e5036fa5d8668d52bf8efe4bb8b0286de921 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:34 2023 +0530 
-------------------------------------------------------------------------------- 
Set PCH GPP_B_12 to Hi-Z GPIO Mode For MTL-S

[Feature Description]
Please BIOS team members help set PCH GPP_B_12 to Hi-Z GPIO mode
from the current Native 1 mode as MTL-S has implemented CPU GPP_SA_8 for
SLP_S0 already.
After that, it might save some power consumption and prevent unexpected
problems from happening.
The Pad Reset Config (padrstcfg) of PCH GPP_B_12 can be configured as
Global Reset.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14019501966
Original commit date: Wed Jun 7 13:54:40 2023 -0700
Change-Id: I5a07fd2f8a7dbb7e3a004e26962e91f554b458e5
Original commit hash: fcdcc5706f657e3d63aa185781e12e52c723e0c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 6fe197ed020e87a1f587fae8a0ea4a6a2c508f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HaT] FindFitEntryData - Memory leak

[Issue Description]
Memory leak - BitField1 and BitField2 are initialized as pointers
without use.

[Resolution]
BitField1 and BitField2 are used as general variables

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22018236615
Original commit date: Mon Jun 5 14:51:39 2023 +0530
Change-Id: I802fbc4c0a0d000b79c635f87d5fe6bd0dc3da8b
Original commit hash: 94a865b51cbed0185a74ac6c23f78f597d886c8e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: f5864b83763acb294b81df4fe24b5d0131ba8fcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL OpenBoard] Modify build flow in Openboard

[Issue Description]
1. Add FSP binary build in MTL Openboard
2. Rename MeteorLakeOpenboard.rom

[Resolution]
Build steps :
cd ../../Intel/MeteorLakeOpenBoardPkg
prep
bld

Package/Module: MeteorLakeOpenBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16020909290
Original commit date: Tue Jun 6 14:44:07 2023 +0800
Change-Id: Iadf2d82f51ee1d1975ca78f21e0a5bddd1c52ce3
Original commit hash: 9045a6327d75342b7de858e130641a700d13fa98

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/OpenBoardPkg.fdf
MeteorLakeOpenBoardPkg/bld.bat
MeteorLakeOpenBoardPkg/cln.bat
MeteorLakeOpenBoardPkg/postbuild.bat
MeteorLakeOpenBoardPkg/prebuild.bat
MeteorLakeOpenBoardPkg/prep.bat

================================================================================ 
Commit: a3b98ebb41f12d3e779f2acc1a3a6c513363d60e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3234_00

Hsd-es-id: N/A
Original commit date: Thu Jun 8 00:40:06 2023 -0700
Original commit hash: eba8450b8f3ec4e3b27519927161e04f1d282c6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d21c255d5d2441f1b77c71eba7e3343fbbaec124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3233_01

Hsd-es-id: N/A
Original commit date: Wed Jun 7 21:31:13 2023 -0700
Original commit hash: f2cbd409e477a4f5cb1c395bee6be6a9456693f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 33ddc841ee27cd2f381ed905001159cf20977272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Removing SetFailSafeFanCtrl duplicated calls

[Issue Description] SetFailSafeFanCtrl was called twice
mistakenly in code

[Resolution]
This is to remove the SetFailSafeFanCtrl duplicated calls in code

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16020918501
Original commit date: Wed Jun 7 12:37:03 2023 +0800
Change-Id: Ibe36e5c1ecca5c3bccf13f8396a8d0c65fbb71a0
Original commit hash: b22d6dd1714b5b13ea85256a1f0b72f15866853b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: aede027c57d9b354ba41a04aaeb9b465bcdc0a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:29 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Jun 13 12:06:37 2023 -0700
Original commit date: Tue Jun 13 12:06:37 2023 -0700
Original commit hash: 69996defa4809289dd85701ac277dad046d1b0d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 1663ad03ff77cb498e740d763124502d64e10ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3233_81

Hsd-es-id: N/A
Original commit date: Thu Jun 8 23:40:00 2023 -0700
Original commit hash: 65ee033792e499a50c24cf57260ba18015c25255

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af4af4e2280a047489a30d6ff8f42a552b9e2d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:27 2023 +0530 
-------------------------------------------------------------------------------- 
Enable CEP in BIOS by default for SA VR settings

[Feature Description]
Enable CEP in BIOS by default for SA VR settings

Package/Module:
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16020942915
Original commit date: Wed Jun 7 23:35:19 2023 +0800
Change-Id: Iaaf7a2d703ea69ab73a88a263b669361175b06e5
Original commit hash: 3493d1a1842cc04c025556b9e464fb72a19a460c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 9d2bd20c880ef5ecc191eb3d66da1a17d5a3ac5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:26 2023 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect adapter variable override

[Issue Description]
When check the PPS adapter state, BIOS would
override the PWRS value that init by AC and USB-C-PD
power supply. Which would cause the battery icon
not update with correct state when SUT plugin AC and
USB-C-PD power supply.

[Resolution]
Check both AC, USB-C-PD and PPS and initialize the
PWRS to avoid the override.

Package/Module:
EcFeaturePkg/EcSsdt

[Impacted Platform]
Y, U, H, etc.

Hsd-es-id: 15013598578
Original commit date: Thu Jun 8 13:20:59 2023 +0800
Change-Id: I01b01bdf90aa1eb515aa70a72434412389761fe8
Original commit hash: a781b3922d114ab29e96004193e8885b088a71c9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: f7606e29a3098070d464cfc1a6599826f6c96de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3233_80

Hsd-es-id: N/A
Original commit date: Wed Jun 7 06:32:43 2023 -0700
Original commit hash: 7ab032ac3bb8dc32c6c3860823e7b27ab16589b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0b38f83b6f0b6a00f2a126043d4ea97b8fcab3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:25 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version revert in Program Branch

Original commit date: Wed Jun 7 18:51:58 2023 +0530
Change-Id: I754881ced4bfe4f1ff5cd8342f8fd94a569e40b0
Original commit hash: d14b8da5ba716217f18a17efd88b0dad6d077b32

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60322cc77a79e7183b1e5ce98f8aeb836e19841f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3233_00

Hsd-es-id: N/A
Original commit date: Wed Jun 7 04:45:59 2023 -0700
Original commit hash: e634c96234584a5f385e109936acccb064ecc569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5bbb0effa238325a979dbe163eb0b4086d7fa96b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P682 C0] Configure in BIOS doesn't set the right Pmode for ISH

[Feature Description]
ISH-UART1 programmed as H14 & H15 Pin's Native funtion1.

Package/Module:
MTL SOC

[Impacted Platform]
Meteorlake

Hsd-es-id: 16020872884
Original commit date: Wed May 17 20:43:50 2023 +0530
Change-Id: I263edfe5376071a5feade8fdd73b3276f1c0f439
Original commit hash: bfd8ad6cb3c696df517a0bd27dc29e90fb7db99d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 49c7c09eb4681f102704904fdb8bf3a7f7c57c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:22 2023 +0530 
-------------------------------------------------------------------------------- 
Fix inconsistencies with GpioV2AccessLib dependencies.

[Issue Description]
Some Library instances that use GpioV2AccessLib.h don't call
any of the APIs from it, and some modules that actually use it
don't mention it in inf, and are relying on indirect linking of
those libraries.

[Resolution]
Removed GpioV2AccessLib from files that do not use GPIOV2 API.
Added GpioV2AccessLib to the files that directly use GPIOV2 API

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 14019486420
Original commit date: Tue Jun 6 05:20:11 2023 -0700
Change-Id: I64877103b32bcdf69e221e288c29c040f3f26c86
Original commit hash: 4b6c1174d0cb195fe151047a17a1839ab9bcbdcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioTopology.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf

================================================================================ 
Commit: e57120175c689005fc959924c63f92901cc8de98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:21 2023 +0530 
-------------------------------------------------------------------------------- 
Programmable Power Supply to update the AC state

[Issue Description]
When the PPS adaptor plugin, it should be treated
as an power supply as AC and PD adaptor. In previous
PPS feature implementation, it doesn't cover this part.
The AC device would always return 0 as no power plugin
which cause the windows battery icon doesn't update the
charging state.

[Resolution]
Update the PWRS when PPS plugin, AC device would report
the power state base on it.

Package/Module:
EcFeaturePkg/EcSsdt

[Impacted Platform]
Y, U, H, etc.

Hsd-es-id: 16020866102
Original commit date: Wed Jun 7 12:47:06 2023 +0800
Change-Id: I2df2d28acf52cfeb0259b8a5de1e1af3302ec151
Original commit hash: 571e01521be974950653c4c0f561a327655d34c0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: b28da2a6dbadb442c598b3259e38482c2f906d74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:20 2023 +0530 
-------------------------------------------------------------------------------- 
[300KB Pei] .fdf changes to support new Native Accel Crypto Libraries

[Feature Description]
This change works in tandem with new Accel binaries(for DxeSmm and Pei)
to align new Accel Pei PE/COFF image to 64B for Execute in place (XIP)
compatability. Allocates more space to FvSec*y from FvAdvanced

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013562224
Original commit date: Thu Mar 9 18:17:56 2023 -0800
Change-Id: I5c76598e6b730ddc0907be65db2b63e26b600c78
Original commit hash: 55a86b4f8ab39c4e9199e2dc5fe13f9190e7c868

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf

================================================================================ 
Commit: 57918b91cd7c1a4ba23dca01b916383043d55cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:19 2023 +0530 
-------------------------------------------------------------------------------- 
Static Code Analyzer errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MTL

[Impacted Platform]
MTL

Hsd-es-id: 16020623000
Original commit date: Wed Jun 7 14:14:30 2023 +0530
Change-Id: I6d82580ddf613cc888d587cf5af4fe1c561123ab
Original commit hash: d097b7d2ed1cde0c2b26bd6e87ff09e389acc680

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c

================================================================================ 
Commit: dbb3e618b6f9fd66fdb2869cb5f07964d1eaba92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.24.0

(cherry picked from commit 67f02e15e04f14b19a4741a4b2c29bfb9a07989d)

Tue Jun 6 20:02:10 2023 -0700
Original commit date: Tue Jun 6 20:02:10 2023 -0700
Original commit hash: 5187d623844a111b427241938f96672c3b5d30aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41b621ca07cc2097d4abf994d9767c723f102f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.17

(cherry picked from commit 87270794f4db1f2dd78ab5bad5f73b7e82ede0d8)

Tue Jun 6 19:44:51 2023 -0700
Original commit date: Tue Jun 6 19:44:51 2023 -0700
Original commit hash: e6e80f14b102770af5604153a6fe7151968cfd02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9798ac0462557ad15d7d8f6829722f39df6aaeef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need to set back Mrcsafemode(bit2) to 1

[Feature Description]
Set back the MrcSafeMode[bit2] = 1 for C0

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018403583
Original commit date: Tue Jun 6 17:33:04 2023 -0700
Change-Id: I5b5f5f5304b7cf803c1e3b39df5627f2941df6df
Original commit hash: a9a73e0775902e87e7dda578b3b2558c6436bbfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bef3b2029a7214cec410b979c25cf80f7ee49395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.16

(cherry picked from commit 5610ca3c10e58ac1819c8f59863d5f5b107342b8)

Sun Jun 4 00:22:31 2023 -0700
Original commit date: Sun Jun 4 00:22:31 2023 -0700
Original commit hash: 190e1f58924ad61dc77a92dba1c1deec0bcf6fba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb7be9f8eb7dc8cf3bc51ba70db958ba91af6450 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Apply 40mv guardband for VccCLK and VccIO for
datarate 5600 and above

[Feature Description]
Add 40mv guard band for both VccCLK and VccIO for MTL-M/P LP5 data rates
5600 and higher

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018376742
Original commit date: Fri Jun 2 14:59:35 2023 -0700
Change-Id: I327b91bb4b8ed50f43bb017fad85a6cefd5867fc
Original commit hash: 6c1bdddf8cda0068cf7157e7bfac081e717f8404

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bfe06363123bb17a75a84342d7bd8dcdde69937b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.15

(cherry picked from commit de7663021be1abdf3eb711279d0d39807d93a860)

Sun Jun 4 00:21:36 2023 -0700
Original commit date: Sun Jun 4 00:21:36 2023 -0700
Original commit hash: 2e709539f1d2a9a77e314deb79fd7b84af679bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ce090f90b173d1b7a45dd5d478b513e062eb387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Disable FUNCDCCCLK

[Feature Description]
Recent change on improving getset overflow/underflow is catching
GsmClkDccTargetDutyCycle clamping in FUNCDCCCLK and causes
MRC to fail in FUNCDCCCLK
Disable FUNCDCCLK until the underflow issue is resolved

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013522686
Original commit date: Fri May 26 18:46:22 2023 +0800
Change-Id: I88c94db42c3b98a28acedd1f6268f795c9a80a30
Original commit hash: 5c1fc95ed4c6dff00218baf9f897a956439a0e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 45ee5934680d686bed011f66a200b07d32132d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.23.14

Hsd-es-id: N/A
Original commit date: Thu May 25 17:35:58 2023 -0700
Original commit hash: 4af8986360cef176b4c8ece1ecb9df979e4224a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4b0435fb73c096ac26c09e21ffba75791680fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] 2R Maximum frequency limit programming

[Feature Description]
DDR5 2R Max freq limit should be 4400 by defautl, which the user can
override with BIOS input parameter.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018307708
Original commit date: Mon May 22 20:15:53 2023 -0700
Change-Id: I8f5d739bf1de2743b32b7055682fa9a76f46da2e
Original commit hash: 15a3d1e42282ba32d929af8d9b9acd974f7f7ca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 9ae2b42095b0d8f7080eeac7b210e941c1f15eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.23.13

Hsd-es-id: N/A
Original commit date: Thu May 25 16:14:50 2023 -0700
Original commit hash: 94db88af7bffd3103dd03b74b385bb60537b6663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e9b15ba0c0f69fe14aa484e178a8f1e6aecdce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DDR Safemode update from 0x1D0 to 0x1C0

[Feature Description]
Set DdrSafeMode[4] (Transformer Mode) to 0 for MTL-S

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013511300
Original commit date: Thu May 25 17:13:06 2023 +0800
Change-Id: Ia5ad92edd7907a25c769b779dfcd602d43613874
Original commit hash: e21fafb4c1d2ce30fdf6304f965d090d780d77fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e8145fd106c4a7b10060c3d6c6dc9da8101f6df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.12

(cherry picked from commit a8623191da17e50575d57ff2df25541679174cb5)

Thu May 25 11:20:13 2023 -0700
Original commit date: Thu May 25 11:20:13 2023 -0700
Original commit hash: 79a52d41037e887f13038e3be96abab5e523056c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 226c7f4432ef983989357e6766767b0352ce6732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.11

(cherry picked from commit 97332fd41923a860bd241b994bc97c6b068d85ba)

Thu May 25 11:15:50 2023 -0700
Original commit date: Thu May 25 11:15:50 2023 -0700
Original commit hash: 630dd53124c11894afc330f434d57af2d0f8ce38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 56c8404a4480f4408366ed99d676a0095bf4cef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.10

(cherry picked from commit 0a5bbbd9031ec566c39d240bf2889250dd65a43e)

Thu May 25 09:30:11 2023 -0700
Original commit date: Thu May 25 09:30:11 2023 -0700
Original commit hash: 5a09d3bc74e0614a892f6ccd5a8a033d4bb9f596

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 010852315264181987238e6a31c41a52d8bf159b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] Add value checking against VccIo and VccClk

[Feature Description]
At OverClocking, GetVccIo and GetVccClk might return a value
smaller than 850MV. It's not good.
1) Force VccIogVoltage to >= VDD_1_10, and it must be 150mv smaller
than VccVDD2. Here just use VccddqVoltage instead of VccVDD2.
2) Force VccClkVoltage to >= VDD_0_90.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S.

Hsd-es-id: 15013506395
Original commit date: Thu May 25 09:51:19 2023 +0800
Change-Id: I33084b49236e3e5e7f27c3ce102a6506b114600e
Original commit hash: c2472398e1daf10d3c718022b62f5b183c70e6ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ccdf3d0877cf81baf971f40ef2871cfcdcf326d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.9

(cherry picked from commit de0448977debe5d8a90f8138b69e57c0d76236f9)

Wed May 24 23:41:29 2023 -0700
Original commit date: Wed May 24 23:41:29 2023 -0700
Original commit hash: 47223596c39e42461275b287564504ebfa0d0641

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 818fc09bc484424bf08545b003bc0f4a86cbf13e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DdrFreqLimit Setup
Option Override

[Feature Description]
When a user sets the DdrFreqLimit BIOS setup option,
the MRC should use that value instead of executing
MrcBoardDesignFreqCheck().

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018291989
Original commit date: Tue May 23 14:13:27 2023 -0700
Change-Id: I035237c548e8d973cf0f3704f01a2c8b82d52d83
Original commit hash: 3a361abbbaf9efa84dc8000e66893f69e41d8b79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: f93ee102015767229041ef72a53339662cdddc5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.8

(cherry picked from commit 3a12bbd8ab0cf30d999368b8abbc2f65f363c8dd)

Tue May 23 20:10:04 2023 -0700
Original commit date: Tue May 23 20:10:04 2023 -0700
Original commit hash: f8f9aab2a569cdd7fd7fa3e6efa845755a6438c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fc1694d7a529ddb6e4046bf4be4844f5e2ecfb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.7

(cherry picked from commit 79314a29d895234b371f7cfb317db7ed7d3ec8c4)

Wed May 24 23:28:43 2023 -0700
Original commit date: Wed May 24 23:28:43 2023 -0700
Original commit hash: f08d9e3c64013f73c50e87030cced25b756d8ad1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62c00161c801a9af4860f11d387f90671fb93abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Programming Dclk Ratio Incorrectly
Causing SAGV to select Highest BW Point (7467G4)

[Issue Description]
The per-SAGV timings output structure data is incorrectly populated on
warm reset and fast boot. This issue is caused by a flow issue where the
Outputs->SaGvOutputs structure is finalized for each SAGV point after
the SaveRestore structure values are finalized. This results in the last
SAGV point timings to get saved as zeroed values. Subsequent warm reset
and fast boot flows end up restoring a pre-SAGV timing structure that
has only 3 SAGV points enabled and zeroed timings for SAGV point 3.

[Resolution]
Call MrcSaveSagvOutputs in MrcSaGvFinal. The call table task
MrcSaGvFinal is called prior to the function MrcSaveMCValues which
finalizes the Save\Restore data.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018295291
Original commit date: Mon May 22 19:48:08 2023 -0700
Change-Id: Iea5bf6c8955acf8d4c023ff9835575b0b6211486
Original commit hash: 7d0c4895bac649de987f102e19ee47b263f6e93b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 646eddbf872217505d6474637e0b2f83fd92b09d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.6

(cherry picked from commit c41ceef8cde4446f6709d85d4e3b3ab614db104b)

Wed May 24 23:28:25 2023 -0700
Original commit date: Wed May 24 23:28:25 2023 -0700
Original commit hash: 3cb4d79a15ee65ab57663e92b4a6a8c6c3d316a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a3ef36a950873ae699b09982cefc52d4b3c1b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:06:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Move tSR Wck Multiplier to before
MTL/ARL silicon check

[Issue Description]
tSR was being set incorrectly for refresh configuration

[Resolution]
Move the tsR above the overflow check

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018292048
Original commit date: Mon May 22 08:34:43 2023 -0700
Change-Id: I3bd082fbc22ddf1c0e14aea913b704214127e334
Original commit hash: 63a7cbcefb8f26e52758dd59ce623a57e050655d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: 9351f6624a14f2bc469db2793218acaf244c9a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.5

(cherry picked from commit 595739bc2c7eaf49428da45d4b966c9be56e4e27)

Wed May 24 23:28:00 2023 -0700
Original commit date: Wed May 24 23:28:00 2023 -0700
Original commit hash: a6d4d735a86781be5a178db689e404bdfbed8d06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bb62d65286021e094004b6bc0945552c3e349a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.4

(cherry picked from commit 45d342aecc5d156f486f8881b7cd37881df3416e)

Wed May 24 23:16:51 2023 -0700
Original commit date: Wed May 24 23:16:51 2023 -0700
Original commit hash: 36a5a2df2e35a42c5d7b1697be404dc91ba00e0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1d73a2f1af11791930595aad3f5dd21f2e61699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Use DFETap StepSize instead of specific Tap values

[Feature Description]
DIMM's DFE values highly depend on specific DIMM
and working frequency. iExcept experts, users have
no knowledge about what DFE values should be used
for the memory module installed in system.
MRC need do a DFE Tap1 and Tap2 sweep coarsely during
early write training.
The 1st implementaion can be in early write timing
centering 2D.

Later on, we might add such sweep in unmatched write
centering training based on experimental results..

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S.

Hsd-es-id: 15013452718
Original commit date: Tue May 16 14:21:23 2023 +0800
Change-Id: I786c73baa49c9e6b304144a458c557665b5ff2a6
Original commit hash: ab49e49f33d40da18847f2e2f340eb51af993f38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 36918a73a4e3604afd7450d08b764bf8e0aa1e04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.3

(cherry picked from commit c551fca9d28e6369acabff21463cceda1dea9343)

Wed May 24 23:16:28 2023 -0700
Original commit date: Wed May 24 23:16:28 2023 -0700
Original commit hash: 31582112873f5e5593b3798bdd735c7f8e40be5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 874cfbd59fbfa168fbf134e96d5c2095e4cd512b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-S] Improve Overflow/Underflow checks in MRC

[Feature Description]
Improve Overflow/Underflow checks in MRC based on prior program
MRB/PRTs
Changes Added for feature enable
- Added api for Severity error check for critical register list
- Updated new group ID for requireds Critical Cr's to support
Error detection
- added and update status flag Critcical Saturation for list
- Task execution flow update based on Error type detected
Eg: Oveflow/underflow for Critcical Saturation halts execution
or Oveflow/underflow for warning in nature will continue boot
- RecEnDelay Max value set to < 1151 for gear2
- Extending GetSet Feature for applicable Ddrio Critical Reg Program
- LocalStub changes for error overflow/undeflorw handling

Package/Module:
MemoryInit

[Impacted Platform]
M and S

Hsd-es-id: 22015425080
Original commit date: Mon Aug 22 22:34:38 2022 +0530
Change-Id: Ia93f298184451a3ef82674499325dd7d28202407
Original commit hash: babca347e8959c209caeabdd30b93d97c51b7eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7f520cdfb3c7e2b6b2196a4c6bddbeeb66c3ffa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.2

(cherry picked from commit 8d44938c48b14d313bd45f87cd688a431e068daf)

Wed May 24 23:15:44 2023 -0700
Original commit date: Wed May 24 23:15:44 2023 -0700
Original commit hash: 6a642da5703c0e2195792da178f5dd23fd06a207

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c872ce0af0b30ab2862c8686c8725f3dab723c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] IBECC ECC data storage address calculation
can result in addresses outside the reserved ECC data storage memory
region

[Feature Description]
When IBECC Partial Protect is enabled, MRC must calculate the ECC
Storage Size, ECC Storage Base, and Top of Memory using the
following equations:

1. ECC Storage size = total mem size/32
2. ECC Storage Base address = Top of mem addr - ECC Storage size
3. ECC Storage Base address for each of the 8 protected address
ranges will be same.
4. The total mem size reported to BIOS must be adjusted to reserve
the ECC Storage size for the IBECC.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018218242
Original commit date: Thu May 18 10:06:20 2023 -0700
Change-Id: I216ae85fd07236ccb58de9b0baded505835d826a
Original commit hash: d133d01a557ceed3a88f249bf178546f5455b7c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9408f34c84952ff68427a4315196050e6f53c739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.1

(cherry picked from commit 1f010394daa4444d3f2d3f0e27b53884e27f3be6)

Wed May 24 23:15:20 2023 -0700
Original commit date: Wed May 24 23:15:20 2023 -0700
Original commit hash: 7690c7dcfa24f74a549f779e15e2bbec9f7a7072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 535019edcb3102f5743401ccdffce83c91a5da22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:52 2023 +0530 
-------------------------------------------------------------------------------- 
MRC IBECC enabling only on symmetric memory configurations

[Feature Description]
MRC should check if memory occupancy is symmetric across MCs before
allowing IBECC enabling.

1. Ibecc will only be enabled when Dimm and Controller are
symmetric.
2. Moved MrcIbecc task after MrcRestoreTrainingValues task since
MC0_MAD_DIMM_CH0_REG is only restored in MrcRestoreTrainingValues.
Symmetric checking depends on this register.
3. Moved MrcIsIbeccSymmetric() to private header file.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015797547
Original commit date: Tue Feb 28 10:05:27 2023 -0700
Change-Id: Idab14e2ee4f3f726e745b22ad947075416a699f9
Original commit hash: a3f39b368cfbb2765acca9041be62e50f173e4e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneralPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f9b9419e4372fa09d4c290df79a125573d2b5cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.23.0

(cherry picked from commit a9b5f8e9a135f8203ef8e2eddaaa38ddfd08255c)

Wed May 24 23:11:58 2023 -0700
Original commit date: Wed May 24 23:11:58 2023 -0700
Original commit hash: e75b8156bcca8d5507fa7902e865422fae210058

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f75e81fa4e63ad2ec21a0f43bf5bbb7a1b634b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:50 2023 +0530 
-------------------------------------------------------------------------------- 
[LP5 T3] Retimer1 version is not showing on BIOS setup menu

[Issue Description]
Expected behavior:
Showing two retimer version since it has two retimer flash part.
Actual behavior:
Only showing retimer0 version.

[Resolution]
1.Define VpdPcdTcssRetimerNumber to 2
2.Add a set of Retimer configurations to VpdPcdTcssRetimerConfigTable

Package/Module: BoardPkg

[Impacted Platform]
P

Hsd-es-id: 15013584315
Original commit date: Wed Jun 7 10:36:21 2023 +0800
Change-Id: Ib7e3b394f00eff23c647413cbb9c45f3bcee9cfa
Original commit hash: ed710b8a2a54e772bf3268711dbe750452ea92cb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc

================================================================================ 
Commit: 54b6b52509c7fa055e8c8a8dc5f9ed37107e12c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3232_01

Hsd-es-id: N/A
Original commit date: Tue Jun 6 21:31:31 2023 -0700
Original commit hash: ef6492b40221e78379260f7a91b87e86561ccba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8d99d37a9623042f019fa259cc7984461fc46fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Unexpected ElseIf statement is used in _PTS of Platform.asl

[Issue Description]
Observe unexpected code implementation during code development

[Resolution]
Previous code changes would remove If (LEqual (Arg0, 3)) condition
of the following codes. Condition check for S4 or S5 should be
changed to If(LOr(LEqual(Arg0, 4), LEqual(Arg0, 5)))

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 22018347072
Original commit date: Thu Jun 1 14:21:43 2023 +0800
Change-Id: I0ebea3ec775898196b36261e36a8b7a5b8adb67e
Original commit hash: f483e25429e8ba2b3bb865f2fe101d1a0347b547

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 9b4a775b51a84646c6fa03ab1365bdd96319702f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3232_00

Hsd-es-id: N/A
Original commit date: Tue Jun 6 11:18:35 2023 -0700
Original commit hash: c434eb885f76573031abe6d8b164c0c69338f93b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c772b9ba7943e6a07db5db95d9b7618697aec705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:46 2023 +0530 
-------------------------------------------------------------------------------- 
Enable Spidev and Sriov in embedded builds

[Feature Description]
Enable Spidev in embedded external builds
Enable Sriov by default

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MTL Embedded

Hsd-es-id: 14019267163
Original commit date: Mon May 1 15:59:57 2023 -0700
Change-Id: Iafce47e7761ff4981553e5babe50110ffe9f6b8e
Original commit hash: 67840fa6a700c290b4e86e7f30c3c2c014d17d9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTestDevicesEmbedded.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTestDevicesEmbeddedPch.asl
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/PlatformPkg.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5505d19b25a70c1a6e48d8e0fefcba606ca9951c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] LPSS UART redirection fix

[Issue Description]
BIOS Setup redirection to LPSS UART is not working.

[Resolution]
Changed the procedure to update the ConIn/Out variables.
Added check if all of the required protocols are installed on
LPSS UART device. If not, BIOS will try to install them and update
the variable.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012916825
Original commit date: Fri May 26 16:28:00 2023 +0200
Change-Id: I0f50ac010992de2618f5494e16f45abeb0e41b42
Original commit hash: b18fe9fb9688d2b48db0ec20233f9967e1ce1df9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchLpssUartDxe.c
ClientOneSiliconPkg/IpBlock/LpssUart/Include/LpssUart.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesLpssUart.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 857265111416826d5e0675d6504c7fc7d131b3e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:45 2023 +0530 
-------------------------------------------------------------------------------- 
MeSetup.AmtCiraRequest might get cleared to 0
before UpdateDxeAmtPolicy gets the value.

[Issue Description]
Restore AmtCiraRequest was done in Variable Write Arch Protocol
callback which might be available before reading it, which could
cause using the wrong value.

[Resolution]
Register callback function to restore AMT setup value
after setting is read.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020901441
Original commit date: Tue Jun 6 15:51:44 2023 +0800
Change-Id: Ib6b0724e8df332bf298310bcdecc1d7f5311a486
Original commit hash: a269df5cb319eeef0b74f6ffc074d9254bd68493

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: 7db76cde32f2ff5db8f910eb93e25b02e2a0d4e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:44 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Enabled Core Count is greater than Core Count in SMBIOS Type 4

[Issue Description]
Enabled Core Count is greater than Core Count in SMBIOS Type 4

[Resolution]
Based on the HAS, MTL M/P and ARL P support 2 CMT cores in the SoC Die,
Update BIOS to add the 2 CMT cores in the SoC Die into Core Count field
of SMBIOS Type 4 info.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16020902536
Original commit date: Tue Jun 6 10:16:22 2023 +0800
Change-Id: I127637c62c9a9fc7f1c0e04f230a5c648733da7f
Original commit hash: de6bfa9c883aedd167439a86c45d46aeba68e383

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: b94aa07cfbedd125103433535ab6e439c5019e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S03][S05] Change reset config of Foxville GPIO

[Issue Description]
LAN is not detected if reset in BIOS/UEFI Shell.

[Resolution]
1. Set LAN_CTRL_PWREN (GPP_E_18) to low in GpioInit, set it to high
later according to setup option.
2. Configure WAKE pin to SCI based on the setup option

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013256850
Original commit date: Wed May 10 17:10:49 2023 +0800
Change-Id: Ie59cd9c9cf0983730d11bbf4d9a4c1ca821acbf8
Original commit hash: 4ce485632834d9fa9c5d1ed61f0a1387a4acb462

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7fcf8feac77b1b5ec720f472508282a3837b320c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Get PSS serial number with right I2C config address

[Issue Description]
Unable to get the PSS Serial number of SUT.

[Resolution]
1. Correct I2C config arguments used for SerialIoI2cRead/Write.
2. Skip to read PSS number in Simics

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020645836, 16020295915
Original commit date: Fri May 12 02:23:19 2023 +0800
Change-Id: Ifdf291e20e94ec30244e5f91c2dd28d44fcbaad7
Original commit hash: 108f1ca8df14a453356b6bad57833f11a42c01ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.c
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.inf

================================================================================ 
Commit: bb1843b2b196aa0643e8c93e8110b289a65a200c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:41 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS WA for MTL-S/ARL-S RVP pad broken issue - take2

[Feature Description]
Handle BOMID Bit2 in cached BoardInfo NV variable.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013521447
Original commit date: Wed May 31 23:57:29 2023 +0800
Change-Id: I2cdf6171c8c4df2b1e2d425cf0a953df89f82a09
Original commit hash: 879bdb074cfe7b0c3287b5f0cc0d253668e9bff7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 6f998cb82cd64ae04070885ebfcc9535da94f22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] RPE couldn't disable

[Issue Description]
In MTL code base, the capability of config_data_reset
couldn't be disabled. It should follow RPL code base.

[Resolution]
Cherry-pick from RPL SHA 1a514b2cb3650fd44d5ae5977e7db7f99ffbe144.
Set the Bit 7 in Byte 2 of Remote Control Capabilities structure.

Package/Module:
MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
ALL

Hsd-es-id: 16020900310
Original commit date: Tue Jun 6 16:02:23 2023 +0800
Change-Id: I570d07bdf1715cfeaa8e3a1b4c90e2025534eea3
Original commit hash: cedd94b801936daa4307ada68260a58a713c0a67

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf

================================================================================ 
Commit: 0cce09565708b2477c0920ccf46e9d873aba257c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setvariable Variable info leak in TbtRetimerNvmUpdateLib

[Issue Description]
Problem was that the VarSize was used when calling SetVariable.
If an attacker was able to write the variable with a larger size from
the OS or some other method the variable VarSize would be larger than
expected and would write additional data when calling SetVariable.

[Resolution]
Added TCSS_TBT_RETIMER_SETUP strucire size when calling SetVariable

Package/Module:
TcssCapsuleFeaturePkg/TbtRetimerNvmUpdateLib

[Impacted Platform]
MTL

Hsd-es-id: 22018236722
Original commit date: Mon Jun 5 14:29:00 2023 +0530
Change-Id: Ie024434e3afbc308b7dc404a5f286ae7ff71b618
Original commit hash: bcc8d33498f88ed2c8286349132a73869aea8c37

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 7bf69c615d7d75b53e56d75bbf9307ce2b8b5292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:39 2023 +0530 
-------------------------------------------------------------------------------- 
QuickSPI Get/SetFeature protocol implementation

[Feature Description]
Implementing previously missing THC protocol functions for
Get/SetFeature to achieve feature parity with protocol implementation
for IPTS mode.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
MTL

Hsd-es-id: 18030295865
Original commit date: Fri May 26 17:31:36 2023 +0200
Original commit hash: 1742a13a42f9c3e86b2c72759c8ff859fb34ada7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c

================================================================================ 
Commit: dea496ccbf33905b7027f8c84f752c8e33c2d7ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:38 2023 +0530 
-------------------------------------------------------------------------------- 
USB OC virtual wires

[Issue Description]
PADRSTCFG should be configured to "Global Reset" for both
sender and receiver vGPIO.

[Resolution]
Using GPIOV2 API for that. Functions SetResetConfig, GetResetConfig
need to be modified to diffrenciate between normal GPIO communiy and
Deep Sleep Well(DSW).

Package/Module:
GPIOV2
MtlPchGpioNativeLib

[Impacted Platform]
MTL PCH

Hsd-es-id: 18028172720
Original commit date: Fri Mar 10 12:37:25 2023 +0100
Original commit hash: 171724b7030f99e403b36315385d94e02ba214bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 31a9bba37f40375ccf1a98a74614eb1d47e72519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:37 2023 +0530 
-------------------------------------------------------------------------------- 
Policy Default Check mismatch observed with v3224_00

[Issue Description]
Policy Default Check mismatch observed with v3224_00

[Resolution]
Replace the COMPARE_AND_UPDATE_POLICY with UPDATE_POLICY macro, since
the Policy doesn't have a corresponding Setup Option

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020904928
Original commit date: Tue Jun 6 10:21:47 2023 +0530
Change-Id: I1572b127d5d2983629977d2219e1c03ee481241d
Original commit hash: a610a0d3cc9e32f6ba3a6af8ee88fd36411528a8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: f8c54e4500e242e4e4c0276ebaa088ea7e502fa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:36 2023 +0530 
-------------------------------------------------------------------------------- 
dePOR Barlow Ridge from MTL-H (post-TTM)

[Feature Description]
Remove unused code since it not POR or the command is not supported.

Package/Module:
BoardPkg
Features/Tcss/DTbtFeaturePkg
PlatSamplePkg/Features/Tbt/

[Impacted Platform]
Default ALL.

Hsd-es-id: 15013512685
Original commit date: Wed May 31 16:24:44 2023 +0800
Change-Id: I5c224dc8d383f78478df82a28961003dc600e702
Original commit hash: c9294697af9863772a5ce4dceb5e8e7e58efb58a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
Features/Tcss/DTbtFeaturePkg/DTbtFeaturePkg.dec
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtStringPool.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenu.uni
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuHiiConfigAccess.c
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DTbtVfrSetupMenuhfr.hfr
Features/Tcss/DTbtFeaturePkg/Driver/DTbtVfrSetupMenu/DiscreteTbtPcieResourceOptions.hfr
Features/Tcss/DTbtFeaturePkg/Driver/Dxe/DTbtDxe.inf
Features/Tcss/DTbtFeaturePkg/Include/DSC/DefaultPlatformConfigPcdInit.dsc
Features/Tcss/DTbtFeaturePkg/Include/DTbtControllerInfoPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtGenericConfigPcd.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtMailBoxCmdDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/DTbtTcssDefinition.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DTbtCommonPublicLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/DxeDTbtSecurityLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtCommonInitLib.h
Features/Tcss/DTbtFeaturePkg/Include/Library/PeiDTbtInitLib.h
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonLib/DTbtCommonLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicLib/DTbtCommonPublicLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DTbtCommonPublicNullLib/DTbtCommonPublicNullLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.c
Features/Tcss/DTbtFeaturePkg/Library/DTbtPrintPcdConfigLib/DTbtPrintPcdConfigLib.inf
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.c
Features/Tcss/DTbtFeaturePkg/Library/DxeDTbtSecurityLib/DxeDTbtSecurityLib.inf
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtCommonInitLib/PeiDTbtCommonInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.c
Features/Tcss/DTbtFeaturePkg/Library/PeiDTbtInitLib/PeiDTbtInitLib.inf
Features/Tcss/DTbtFeaturePkg/Readme.md
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.inf
MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
MeteorLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/TbtSetup.c
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 1833e21331096c8629824af35157f66457a4aa31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3231_00

Hsd-es-id: N/A
Original commit date: Mon Jun 5 21:31:31 2023 -0700
Original commit hash: cb24a3256f9bfbab98327e7cfa5243e1517a093c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e8e80c0fe1a4ec348587082985871a70d98f485f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:34 2023 +0530 
-------------------------------------------------------------------------------- 
mDP is not enumerating with FSP API wrapper BIOS

[Issue Description]
mDP is not enumerating with FSP API wrapper BIOS

[Resolution]
BIOS mDP WA for MTLS RVP depends on PcieBusPei
However the dependency is not satisfied in FSP API mode.
Change the dependency so PcieBusPei can be dispatched in API mode.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL S

Hsd-es-id: 16020240071
Original commit date: Wed Apr 26 11:27:09 2023 +0800
Change-Id: I6ce2942e16f5c1a313fa7c08af940b2d266d0d7a
Original commit hash: c3977887d9408aa105903906f4eb47d755323960

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.inf

================================================================================ 
Commit: a6cb307dc0a98ddbb1240606f5d84d7251a77d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:33 2023 +0530 
-------------------------------------------------------------------------------- 
TBT-PCIe: New flow to nullify the LTR for devices not supporting LTR

[Feature Description]
1. Enable Hotplug SCI always
2. In SCI routine, sikp 100 ms if all iTBT RP in D0
3. WA for toggle LTREN

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013552614
Original commit date: Wed May 31 17:43:53 2023 +0800
Change-Id: Ibc56acee4225e58b2dffb4cd618f82331e01d547
Original commit hash: e5979371576a6d4fc405c962d2ee2533a377632a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: f891d2967aa4ea4471ac5ca9465b274989c23e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:32 2023 +0530 
-------------------------------------------------------------------------------- 
[NEX] Add MTL-PS AUX Orientation Override configurations.

[Feature Description]
Add MTL-PS AUX Orientation Override configurations.

Package/Module:AUX Orientation Override

[Impacted Platform]
MTL

Hsd-es-id: 15013449652
Original commit date: Tue May 16 11:47:48 2023 +0800
Change-Id: I790518e18970253f8b0b20969b73d0f83be731b4
Original commit hash: 860367af75fbeab608b68c6e80f7e160f7156cb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsSbcBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.hfr

================================================================================ 
Commit: b7c079a686cb6fd85149fb1eab1ea6618e659e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][Embedded]Setup menu changes to accommodate S0ix

[Feature Description]
1. Change embedded build defaults to below to accommodate S0ix
Intel Advanced Menu --> Debug settings -->
Kernel Debug serial port --> Legacy UART
Intel Advanced Menu --> PCH IO Config --> USB config -->
xDCI Support -> Disabled
2. Disable TCSS xDCI to align with Client

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MTL Embedded

Hsd-es-id: 14019359057
Original commit date: Mon May 15 13:29:41 2023 -0700
Change-Id: I226b65881cc923cf2f4610d6c5f67fa58ad987bd
Original commit hash: 384285c921de8574a1a1b60e0bc818f566ca1628

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 98f5c2ef083998238c26d975272b3a809f1b9e1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:30 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS should program Nclk to the max value when SAGV is disabled

[Feature Description]
BIOS should program Nclk to the max value when SAGV is disabled.

Package/Module: FSP

[Impacted Platform]
ALL

Hsd-es-id: 16020863965
Original commit date: Mon Jun 5 12:45:57 2023 +0530
Change-Id: Iea86504346c6c340474ce254c10f35b165a69982
Original commit hash: 6b38d61663794be924b582f359d042b5b56de062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 9650b62ecfdd490ae1230855c15d95030f61b447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Use AES256 rather than AES128

[Issue Description]
Use of AES 128 bit key is deprecated and should not be used

[Resolution]
Change to AES256

Package/Module:Features/FirmwareGuard/../NvmeRecoveryDxe

[Impacted Platform]
ALL

Hsd-es-id: 22018236183
Original commit date: Thu May 25 09:55:42 2023 +0800
Change-Id: I41be5d625fed724d86bfc7d7a37cd2d4c871ae86
Original commit hash: 7d8044936b415ebbc7b69412adc020f1e4d015c3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h

================================================================================ 
Commit: 14f5e8add011c2f3a971e8e36c2dc2838959c485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:28 2023 +0530 
-------------------------------------------------------------------------------- 
Var info leak in OverClockSetup.c

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
VariableSize could be attacker-controller.
Potential info leak.
Function: InitPerCoreDisableStrings() and InitCpuOcSetupVariables()

[Resolution]
If GetVariable fails, do not SetVariable

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018237006, 22018237029
Original commit date: Mon Jun 5 11:05:33 2023 +0800
Change-Id: I7a6fa76e06c3ffef558190fa614e7b34e13d65a6
Original commit hash: d5abfa73ebe7e4eb8ff9181a2b349046ba96aaed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c

================================================================================ 
Commit: 1be1102cb295a36960ff11afe72bfee4dd8e86fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:27 2023 +0530 
-------------------------------------------------------------------------------- 
Program the SAGV via Mailbox

[Feature Description]
Program the SAGV via Mailbox

Package/Module: FSP

[Impacted Platform]
ALL

Hsd-es-id: 16020863965
Original commit date: Tue May 23 17:00:41 2023 +0530
Change-Id: Ice5f7626e6cad5b6389e6b4563c69a210075e57d
Original commit hash: b9d7e41b468094cd85d4d2cd8a1b3045735bf884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiSaInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 45a86e4ce685ed1c8a28e3325aade22499039c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:26 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3230_00

Hsd-es-id: N/A
Original commit date: Sun Jun 4 21:30:56 2023 -0700
Original commit hash: 4e4d41223639cb1fb15c1f9a6209ffd83588b6b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b58f3b32e8018dc34d9f1f08bcee1f62a47b6444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3226_00

Hsd-es-id: N/A
Original commit date: Sat Jun 3 21:30:54 2023 -0700
Original commit hash: 46d21f1e2e6e2a2617cc04aaaecc6336a2ac299c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4272e09a134473e361e2d110caaad3222747d430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3225_00

Hsd-es-id: N/A
Original commit date: Fri Jun 2 21:31:18 2023 -0700
Original commit hash: 7d7ef55785c606b73a6e0e32cea20b75b899b1a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ef69e4e29c91bcf9f438b9d26eb79e10eb8162d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:23 2023 +0530 
-------------------------------------------------------------------------------- 
UPD to generate new TME key not taking effect

[Issue Description]
The UPD to generate new TME key is not taking effect
because the value is being overwritten by a default value.
The default value should be removed as there is already
a default value set in another part of the code.

[Resolution]
Remove the default setting of new TME UPDs from the
PeiCpuPolicyUpdatePreMem.c file.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22018355087
Original commit date: Thu Jun 1 11:24:09 2023 -0700
Change-Id: I2256d997bddd062c9de3bb4c64484b489bb8fcaf
Original commit hash: de30c019cdb6d1b995664bc0e4dad6f9c89c6e0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 816d307a6b36f3c87288a727b239f677d1d50399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:22 2023 +0530 
-------------------------------------------------------------------------------- 
Move the Overclocking Lock knob up in the BIOS Menu hierarchy.

[Feature Description]
Move the Overclocking Lock knob in BIOS Menus up by two levels
in Power and Performance menu.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018294987
Original commit date: Wed May 24 22:56:15 2023 -0700
Change-Id: I953dddd567ed1d303372d185305d91d2f3ca9083
Original commit hash: 3e0f50687e9ca55b60d000f9eb6ce3171067f616

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 27595051f992a307f3f3acfe694676c3a67f0108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:21 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to set 1/4 FIFO size.

[Feature Description]
BIOS to set the EM3L.I2SL1EXT2 register
field to 1/4 FIFO size in order to avoid the
input host DMA SRAM buffer become full and potentially
roll over the pointer causing out of sync of FIFO tracking.

Package/Module:
ClientOneSilicongPkg

[Impacted Platform]
All

Hsd-es-id: 14019326748
Original commit date: Fri Jun 2 13:29:06 2023 +0200
Change-Id: I3da838f990380507d9e7bbc5aad03be9cc8668d5
Original commit hash: 210084ebe4137abd57642625935604fd50334af0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: f8ea75027081aa9d55949a637c48e3bfb23ff019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:20 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS is not programming SA FastVmode IccLimit based on FVM definition

[Issue Description]
BIOS is not programming SA FastVmode IccLimit based on FVM definition

[Resolution]
BIOS will set a default IccLimit(comes from VR Spec) to Pcode after FVM
is enabled in BIOS knob.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16020841484
Original commit date: Fri Jun 2 11:46:07 2023 +0800
Change-Id: I27998db27d68c803bc7810004141fee36d175f89
Original commit hash: 356bf7f5838b881540bec015a1ede60de6699651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: bfd562bccb0977584ad0ba59f0b23212ff90a687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:19 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3224_01

Hsd-es-id: N/A
Original commit date: Thu Jun 1 21:30:58 2023 -0700
Original commit hash: d05d792e6e835be3507473d9e762f0c41c0a81e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f078277f07938bec6d0ad372978e738ad255258a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3224_00

Hsd-es-id: N/A
Original commit date: Thu Jun 1 10:39:44 2023 -0700
Original commit hash: 9857d957d71152ee2338cb86f7c04ed7549d00cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d2003d0476cc67055cf56b31712d460c3efc9cc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:17 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Add PCIe SMM module

[Feature Description]
Added PCIe SMM module which is responsible for installing
hot plug handlers for MtlPch root ports.

Package/Module:
OneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 15011969107
Original commit date: Thu Apr 20 17:19:24 2023 +0200
Original commit hash: 5061277242d07b7e9d8e6ac416a20993769c111a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiDispatch.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmiHelper.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PcieSmmClient.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fe6e6f2b87c90d2dead811923cc93410e0c54725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:16 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Setup: Add new hot plug policies

[Feature Description]
Added policies that control how much resources should be assigned to
hot plug controller. Two sets of policies are added - one for standard
hot plug controller and the other one for thunderbolt ports.

Package/Module:
MeteorLakePlatSamplePkg/PciHotPlug

[Impacted Platform]
MTL-S

Hsd-es-id: 15011969107
Original commit date: Fri Apr 7 22:10:42 2023 +0200
Original commit hash: 01c6d0787a284b25ffb5b3fbb30fbb608b8e3365

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/PciHotplugForm.hfr
MeteorLakePlatSamplePkg/Setup/PciHotplugForm.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8faa270e89fa7f7248ae5cef73658829e0c7c702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:14 2023 +0530 
-------------------------------------------------------------------------------- 
MtlPlatPkg/PciHotPlug: HotPlug support rework for MTL-S

[Feature Description]
Reworked hot plug support module to handle multiple root bridges
correctly. Hotplug module will now assign padding resources to each
hot plug root port it will detect(regardless of the location). Special
logic is added to detect dTBT and iTBT root ports to assign more padding
to them.

Package/Module:
MeteorLakePlatSamplePkg/PciHotPlug

[Impacted Platform]
MTL-S

Hsd-es-id: 15011969107
Original commit date: Tue Apr 4 12:31:10 2023 +0200
Original commit hash: d8a69bf1bb4e21d6898db52f1f3916c580583447

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.h
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.inf

================================================================================ 
Commit: 25532f09cf03d40027ff4054177896d3d981f9f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Separate the different CSME ImageTypeGuid

[Feature Description]
- To support the CSME reselling model, different types of the CSME
configuration should be separated by different GUIDs.

[Changes]
- Generate the GUID for different types of CSME
- Consumer (Gen-18): 3E00E617-C8FF-4E88-8133-C3032089C5E7
- Corporate (Gen-18): 76AB0E88-4C8A-488E-9764-E3AB0BF35FAC
- Implement the "PlatformMeUpdateHookLib" library on platform-side
- Change the link library from NULL to implemented one
- Report the GUID with matched platform configuration
- Define the new variable "CSME_GENERATION" to separate the different
CSME generation certificate within one codebase
- Integrate the CSME Gen-18 EDSS production certificate
- Subject Name: PROD_MTLARL_SELFSIGNED_3K_KEY

Package/Module:
MeteorBoardPkg/BoardPkg
MeteorBoardPkg/CapsuleUpdate

[Impacted Platform]
ALL

Hsd-es-id: 15013503412
Original commit date: Thu May 25 14:17:02 2023 +0800
Change-Id: I16e1f458a74d4e11cc060662cebab2fefc417cd4
Original commit hash: 8405863ab4240df3df58bb3fed4e4311b9dacf0e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/FmpPlatformMe.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/Production/Csme/Gen18.inc
Features/FirmwareGuard/CapsuleFeaturePkg/SigningKeys/Production/Csme/Gen18.pub.pem
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/CapsuleUpdateConfig/Readme.md
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeUpdateHookLib/PlatformMeUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeUpdateHookLib/PlatformMeUpdateHookLib.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Me/GenCapsuleSysFwMe.bat

================================================================================ 
Commit: ca9fbdfd66ff88e4763968665746733b2d62def0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:12 2023 +0530 
-------------------------------------------------------------------------------- 
Leverage Post IBB hash in BPM

[Issue Description]
In capsule recovery flow, BIOS will skip the OBB check temporarily,
which causes the OBB hash from BPM do not match the Post IBB Hash,
and causes the BIOS fail to boot.

[Resolution]
Leverage PostIBB hash in BPM. Capsule recovery flow will
verify this hash.

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15013326462
Original commit date: Tue May 23 01:31:28 2023 +0800
Change-Id: Ic6d5a385e48485ce6b42640fae40283fa3cff382
Original commit hash: 56f695cd132334d5eec63ad0045a89368c35a971

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.h
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/Tools/CreatePostIbbHash.py
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: b12f34d875dd6ae2c4c13b0843a572d5e7cd883f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:11 2023 +0530 
-------------------------------------------------------------------------------- 
Boot mode override in capsule recovery flow

[Issue Description]
In capsule recovery flow,
BIOS will skip the OBB check temporarily, Boot mode is override by MRC,
which causes the Post IBB hash check is skipped.

[Resolution]
Add BeforePostMemFv ppi/notify to change bootmode before
getting obb hash in BPM;

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15013326462
Original commit date: Tue May 23 01:28:55 2023 +0800
Change-Id: Ie60f3b304c9e6ebbb29746c39bb8adce9bedcf62
Original commit hash: 245dcc4be2f173cd8d41f42f3e921a3ebe5b199a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: 7bf87de1f70ba06a0240075110b4b415da9d3ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Check random number return value

[Issue Description]
Return value not checked when getting random number

[Resolution]
Check GetRandomNumber128() return value

Package/Module:Features/FirmwareGuard/../NvmeRecoveryDxe/

[Impacted Platform]
ALL

Hsd-es-id: 22018236578
Original commit date: Thu May 25 17:11:05 2023 +0800
Change-Id: I2b012b17832599b760f1651fb7f478ed48cd3ba5
Original commit hash: b463773ec3b82923d2dc1b058fabef1846e2ac20

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 430123536d9cc0b33a6411605833873330c8ae6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:09 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3223_01

Hsd-es-id: N/A
Original commit date: Wed May 31 21:31:36 2023 -0700
Original commit hash: df8fa0f10cbff47c237a9c8d9e2b843e42f4b7fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 93d2d97edf0e4ea95f79b1928817b0db0c0f701a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:08 2023 +0530 
-------------------------------------------------------------------------------- 
PXPB link drop to Polling Compliance after PXPA1 enter L2

[Issue Description]
PXPB link drop to Polling Compliance after PXPA1 enter L2

[Resolution]
Update correct index in SPCO ACPI Method

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15013455848
Original commit date: Tue May 30 09:53:35 2023 -0700
Change-Id: Ibfccf86e3e3facd9d11a04080760c17382239eed
Original commit hash: 98a8b70fab87c88675609493507c99fd4ad5b250

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl.asl

================================================================================ 
Commit: 2c34f30edf788b50b5a01e78b28ffdbfc5a46411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:05:06 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Jun 7 05:20:06 2023 -0700
Original commit date: Wed Jun 7 05:20:06 2023 -0700
Original commit hash: e1dd1da252f098037f4e3731b61083e330a39236

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85ea16ad93fb53b76c1dcf392e23f6128e2e1f8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 3 09:04:45 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3223_80

Hsd-es-id: N/A
Original commit date: Wed May 31 06:38:25 2023 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat
