/// Auto-generated bit field definitions for PM
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::pm {

using namespace alloy::hal::bitfields;

// ============================================================================
// PM Bit Field Definitions
// ============================================================================

/// SLEEP - Sleep Mode
namespace sleep {
    /// Idle Mode Configuration
    /// Position: 0, Width: 2
    using IDLE = BitField<0, 2>;
    constexpr uint32_t IDLE_Pos = 0;
    constexpr uint32_t IDLE_Msk = IDLE::mask;
    /// Enumerated values for IDLE
    namespace idle {
        constexpr uint32_t CPU = 0;
        constexpr uint32_t AHB = 1;
        constexpr uint32_t APB = 2;
    }

}  // namespace sleep

/// CPUSEL - CPU Clock Select
namespace cpusel {
    /// CPU Prescaler Selection
    /// Position: 0, Width: 3
    using CPUDIV = BitField<0, 3>;
    constexpr uint32_t CPUDIV_Pos = 0;
    constexpr uint32_t CPUDIV_Msk = CPUDIV::mask;
    /// Enumerated values for CPUDIV
    namespace cpudiv {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
    }

}  // namespace cpusel

/// APBASEL - APBA Clock Select
namespace apbasel {
    /// APBA Prescaler Selection
    /// Position: 0, Width: 3
    using APBADIV = BitField<0, 3>;
    constexpr uint32_t APBADIV_Pos = 0;
    constexpr uint32_t APBADIV_Msk = APBADIV::mask;
    /// Enumerated values for APBADIV
    namespace apbadiv {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
    }

}  // namespace apbasel

/// APBBSEL - APBB Clock Select
namespace apbbsel {
    /// APBB Prescaler Selection
    /// Position: 0, Width: 3
    using APBBDIV = BitField<0, 3>;
    constexpr uint32_t APBBDIV_Pos = 0;
    constexpr uint32_t APBBDIV_Msk = APBBDIV::mask;
    /// Enumerated values for APBBDIV
    namespace apbbdiv {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
    }

}  // namespace apbbsel

/// APBCSEL - APBC Clock Select
namespace apbcsel {
    /// APBC Prescaler Selection
    /// Position: 0, Width: 3
    using APBCDIV = BitField<0, 3>;
    constexpr uint32_t APBCDIV_Pos = 0;
    constexpr uint32_t APBCDIV_Msk = APBCDIV::mask;
    /// Enumerated values for APBCDIV
    namespace apbcdiv {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
    }

}  // namespace apbcsel

/// AHBMASK - AHB Mask
namespace ahbmask {
    /// HPB0 AHB Clock Mask
    /// Position: 0, Width: 1
    using HPB0_ = BitField<0, 1>;
    constexpr uint32_t HPB0__Pos = 0;
    constexpr uint32_t HPB0__Msk = HPB0_::mask;

    /// HPB1 AHB Clock Mask
    /// Position: 1, Width: 1
    using HPB1_ = BitField<1, 1>;
    constexpr uint32_t HPB1__Pos = 1;
    constexpr uint32_t HPB1__Msk = HPB1_::mask;

    /// HPB2 AHB Clock Mask
    /// Position: 2, Width: 1
    using HPB2_ = BitField<2, 1>;
    constexpr uint32_t HPB2__Pos = 2;
    constexpr uint32_t HPB2__Msk = HPB2_::mask;

    /// DSU AHB Clock Mask
    /// Position: 3, Width: 1
    using DSU_ = BitField<3, 1>;
    constexpr uint32_t DSU__Pos = 3;
    constexpr uint32_t DSU__Msk = DSU_::mask;

    /// NVMCTRL AHB Clock Mask
    /// Position: 4, Width: 1
    using NVMCTRL_ = BitField<4, 1>;
    constexpr uint32_t NVMCTRL__Pos = 4;
    constexpr uint32_t NVMCTRL__Msk = NVMCTRL_::mask;

    /// DMAC AHB Clock Mask
    /// Position: 5, Width: 1
    using DMAC_ = BitField<5, 1>;
    constexpr uint32_t DMAC__Pos = 5;
    constexpr uint32_t DMAC__Msk = DMAC_::mask;

    /// USB AHB Clock Mask
    /// Position: 6, Width: 1
    using USB_ = BitField<6, 1>;
    constexpr uint32_t USB__Pos = 6;
    constexpr uint32_t USB__Msk = USB_::mask;

}  // namespace ahbmask

/// APBAMASK - APBA Mask
namespace apbamask {
    /// PAC0 APB Clock Enable
    /// Position: 0, Width: 1
    using PAC0_ = BitField<0, 1>;
    constexpr uint32_t PAC0__Pos = 0;
    constexpr uint32_t PAC0__Msk = PAC0_::mask;

    /// PM APB Clock Enable
    /// Position: 1, Width: 1
    using PM_ = BitField<1, 1>;
    constexpr uint32_t PM__Pos = 1;
    constexpr uint32_t PM__Msk = PM_::mask;

    /// SYSCTRL APB Clock Enable
    /// Position: 2, Width: 1
    using SYSCTRL_ = BitField<2, 1>;
    constexpr uint32_t SYSCTRL__Pos = 2;
    constexpr uint32_t SYSCTRL__Msk = SYSCTRL_::mask;

    /// GCLK APB Clock Enable
    /// Position: 3, Width: 1
    using GCLK_ = BitField<3, 1>;
    constexpr uint32_t GCLK__Pos = 3;
    constexpr uint32_t GCLK__Msk = GCLK_::mask;

    /// WDT APB Clock Enable
    /// Position: 4, Width: 1
    using WDT_ = BitField<4, 1>;
    constexpr uint32_t WDT__Pos = 4;
    constexpr uint32_t WDT__Msk = WDT_::mask;

    /// RTC APB Clock Enable
    /// Position: 5, Width: 1
    using RTC_ = BitField<5, 1>;
    constexpr uint32_t RTC__Pos = 5;
    constexpr uint32_t RTC__Msk = RTC_::mask;

    /// EIC APB Clock Enable
    /// Position: 6, Width: 1
    using EIC_ = BitField<6, 1>;
    constexpr uint32_t EIC__Pos = 6;
    constexpr uint32_t EIC__Msk = EIC_::mask;

}  // namespace apbamask

/// APBBMASK - APBB Mask
namespace apbbmask {
    /// PAC1 APB Clock Enable
    /// Position: 0, Width: 1
    using PAC1_ = BitField<0, 1>;
    constexpr uint32_t PAC1__Pos = 0;
    constexpr uint32_t PAC1__Msk = PAC1_::mask;

    /// DSU APB Clock Enable
    /// Position: 1, Width: 1
    using DSU_ = BitField<1, 1>;
    constexpr uint32_t DSU__Pos = 1;
    constexpr uint32_t DSU__Msk = DSU_::mask;

    /// NVMCTRL APB Clock Enable
    /// Position: 2, Width: 1
    using NVMCTRL_ = BitField<2, 1>;
    constexpr uint32_t NVMCTRL__Pos = 2;
    constexpr uint32_t NVMCTRL__Msk = NVMCTRL_::mask;

    /// PORT APB Clock Enable
    /// Position: 3, Width: 1
    using PORT_ = BitField<3, 1>;
    constexpr uint32_t PORT__Pos = 3;
    constexpr uint32_t PORT__Msk = PORT_::mask;

    /// DMAC APB Clock Enable
    /// Position: 4, Width: 1
    using DMAC_ = BitField<4, 1>;
    constexpr uint32_t DMAC__Pos = 4;
    constexpr uint32_t DMAC__Msk = DMAC_::mask;

    /// USB APB Clock Enable
    /// Position: 5, Width: 1
    using USB_ = BitField<5, 1>;
    constexpr uint32_t USB__Pos = 5;
    constexpr uint32_t USB__Msk = USB_::mask;

    /// HMATRIX APB Clock Enable
    /// Position: 6, Width: 1
    using HMATRIX_ = BitField<6, 1>;
    constexpr uint32_t HMATRIX__Pos = 6;
    constexpr uint32_t HMATRIX__Msk = HMATRIX_::mask;

}  // namespace apbbmask

/// APBCMASK - APBC Mask
namespace apbcmask {
    /// PAC2 APB Clock Enable
    /// Position: 0, Width: 1
    using PAC2_ = BitField<0, 1>;
    constexpr uint32_t PAC2__Pos = 0;
    constexpr uint32_t PAC2__Msk = PAC2_::mask;

    /// EVSYS APB Clock Enable
    /// Position: 1, Width: 1
    using EVSYS_ = BitField<1, 1>;
    constexpr uint32_t EVSYS__Pos = 1;
    constexpr uint32_t EVSYS__Msk = EVSYS_::mask;

    /// SERCOM0 APB Clock Enable
    /// Position: 2, Width: 1
    using SERCOM0_ = BitField<2, 1>;
    constexpr uint32_t SERCOM0__Pos = 2;
    constexpr uint32_t SERCOM0__Msk = SERCOM0_::mask;

    /// SERCOM1 APB Clock Enable
    /// Position: 3, Width: 1
    using SERCOM1_ = BitField<3, 1>;
    constexpr uint32_t SERCOM1__Pos = 3;
    constexpr uint32_t SERCOM1__Msk = SERCOM1_::mask;

    /// SERCOM2 APB Clock Enable
    /// Position: 4, Width: 1
    using SERCOM2_ = BitField<4, 1>;
    constexpr uint32_t SERCOM2__Pos = 4;
    constexpr uint32_t SERCOM2__Msk = SERCOM2_::mask;

    /// SERCOM3 APB Clock Enable
    /// Position: 5, Width: 1
    using SERCOM3_ = BitField<5, 1>;
    constexpr uint32_t SERCOM3__Pos = 5;
    constexpr uint32_t SERCOM3__Msk = SERCOM3_::mask;

    /// SERCOM4 APB Clock Enable
    /// Position: 6, Width: 1
    using SERCOM4_ = BitField<6, 1>;
    constexpr uint32_t SERCOM4__Pos = 6;
    constexpr uint32_t SERCOM4__Msk = SERCOM4_::mask;

    /// SERCOM5 APB Clock Enable
    /// Position: 7, Width: 1
    using SERCOM5_ = BitField<7, 1>;
    constexpr uint32_t SERCOM5__Pos = 7;
    constexpr uint32_t SERCOM5__Msk = SERCOM5_::mask;

    /// TCC0 APB Clock Enable
    /// Position: 8, Width: 1
    using TCC0_ = BitField<8, 1>;
    constexpr uint32_t TCC0__Pos = 8;
    constexpr uint32_t TCC0__Msk = TCC0_::mask;

    /// TCC1 APB Clock Enable
    /// Position: 9, Width: 1
    using TCC1_ = BitField<9, 1>;
    constexpr uint32_t TCC1__Pos = 9;
    constexpr uint32_t TCC1__Msk = TCC1_::mask;

    /// TCC2 APB Clock Enable
    /// Position: 10, Width: 1
    using TCC2_ = BitField<10, 1>;
    constexpr uint32_t TCC2__Pos = 10;
    constexpr uint32_t TCC2__Msk = TCC2_::mask;

    /// TC3 APB Clock Enable
    /// Position: 11, Width: 1
    using TC3_ = BitField<11, 1>;
    constexpr uint32_t TC3__Pos = 11;
    constexpr uint32_t TC3__Msk = TC3_::mask;

    /// TC4 APB Clock Enable
    /// Position: 12, Width: 1
    using TC4_ = BitField<12, 1>;
    constexpr uint32_t TC4__Pos = 12;
    constexpr uint32_t TC4__Msk = TC4_::mask;

    /// TC5 APB Clock Enable
    /// Position: 13, Width: 1
    using TC5_ = BitField<13, 1>;
    constexpr uint32_t TC5__Pos = 13;
    constexpr uint32_t TC5__Msk = TC5_::mask;

    /// ADC APB Clock Enable
    /// Position: 16, Width: 1
    using ADC_ = BitField<16, 1>;
    constexpr uint32_t ADC__Pos = 16;
    constexpr uint32_t ADC__Msk = ADC_::mask;

    /// AC APB Clock Enable
    /// Position: 17, Width: 1
    using AC_ = BitField<17, 1>;
    constexpr uint32_t AC__Pos = 17;
    constexpr uint32_t AC__Msk = AC_::mask;

    /// DAC APB Clock Enable
    /// Position: 18, Width: 1
    using DAC_ = BitField<18, 1>;
    constexpr uint32_t DAC__Pos = 18;
    constexpr uint32_t DAC__Msk = DAC_::mask;

    /// PTC APB Clock Enable
    /// Position: 19, Width: 1
    using PTC_ = BitField<19, 1>;
    constexpr uint32_t PTC__Pos = 19;
    constexpr uint32_t PTC__Msk = PTC_::mask;

    /// I2S APB Clock Enable
    /// Position: 20, Width: 1
    using I2S_ = BitField<20, 1>;
    constexpr uint32_t I2S__Pos = 20;
    constexpr uint32_t I2S__Msk = I2S_::mask;

}  // namespace apbcmask

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Clock Ready Interrupt Enable
    /// Position: 0, Width: 1
    using CKRDY = BitField<0, 1>;
    constexpr uint32_t CKRDY_Pos = 0;
    constexpr uint32_t CKRDY_Msk = CKRDY::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Clock Ready Interrupt Enable
    /// Position: 0, Width: 1
    using CKRDY = BitField<0, 1>;
    constexpr uint32_t CKRDY_Pos = 0;
    constexpr uint32_t CKRDY_Msk = CKRDY::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Clock Ready
    /// Position: 0, Width: 1
    using CKRDY = BitField<0, 1>;
    constexpr uint32_t CKRDY_Pos = 0;
    constexpr uint32_t CKRDY_Msk = CKRDY::mask;

}  // namespace intflag

/// RCAUSE - Reset Cause
namespace rcause {
    /// Power On Reset
    /// Position: 0, Width: 1
    using POR = BitField<0, 1>;
    constexpr uint32_t POR_Pos = 0;
    constexpr uint32_t POR_Msk = POR::mask;

    /// Brown Out 12 Detector Reset
    /// Position: 1, Width: 1
    using BOD12 = BitField<1, 1>;
    constexpr uint32_t BOD12_Pos = 1;
    constexpr uint32_t BOD12_Msk = BOD12::mask;

    /// Brown Out 33 Detector Reset
    /// Position: 2, Width: 1
    using BOD33 = BitField<2, 1>;
    constexpr uint32_t BOD33_Pos = 2;
    constexpr uint32_t BOD33_Msk = BOD33::mask;

    /// External Reset
    /// Position: 4, Width: 1
    using EXT = BitField<4, 1>;
    constexpr uint32_t EXT_Pos = 4;
    constexpr uint32_t EXT_Msk = EXT::mask;

    /// Watchdog Reset
    /// Position: 5, Width: 1
    using WDT = BitField<5, 1>;
    constexpr uint32_t WDT_Pos = 5;
    constexpr uint32_t WDT_Msk = WDT::mask;

    /// System Reset Request
    /// Position: 6, Width: 1
    using SYST = BitField<6, 1>;
    constexpr uint32_t SYST_Pos = 6;
    constexpr uint32_t SYST_Msk = SYST::mask;

}  // namespace rcause

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::pm
