Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 25 09:12:10 2024
| Host         : Ethan-Lowder-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2255 |          390 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |             316 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal      |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+
|  gen/clk/inst/clk_out1 |                                        | master/counter[10]_i_1_n_0 |                1 |              4 |         4.00 |
|  gen/clk/inst/clk_out1 | register_address[4]_i_1_n_0            |                            |                1 |              4 |         4.00 |
|  gen/clk/inst/clk_out1 | calc/temp_data_reg[6]_1[0]             |                            |                2 |              4 |         2.00 |
|  gen/clk/inst/clk_out1 | display/ones[3]_i_2_n_0                | calc/SR[0]                 |                2 |              4 |         2.00 |
|  gen/clk/inst/clk_out1 | display/DIGIT                          |                            |                1 |              4 |         4.00 |
|  gen/clk/inst/clk_out1 |                                        | master/clk_div[4]_i_1_n_0  |                1 |              5 |         5.00 |
|  gen/clk/inst/clk_out1 | FSM_onehot_state_reg[4]_i_1_n_0        |                            |                2 |              5 |         2.50 |
|  gen/clk/inst/clk_out1 | master/FSM_sequential_state[5]_i_1_n_0 |                            |                5 |              6 |         1.20 |
|  gen/clk/inst/clk_out1 | AC6_reg                                |                            |                1 |              8 |         8.00 |
|  gen/clk/inst/clk_out1 | MC_reg                                 |                            |                2 |              8 |         4.00 |
|  gen/clk/inst/clk_out1 | MD_reg                                 |                            |                1 |              8 |         8.00 |
|  gen/clk/inst/clk_out1 | calc/counter[10]_i_1__0_n_0            |                            |                4 |             11 |         2.75 |
|  gen/clk/inst/clk_out1 | master/E[0]                            |                            |                3 |             16 |         5.33 |
|  gen/clk/inst/clk_out1 | calc/x8[15]_i_1_n_0                    |                            |                4 |             16 |         4.00 |
|  gen/clk/inst/clk_out1 |                                        | debounce/count[0]_i_1_n_0  |                5 |             17 |         3.40 |
|  gen/clk/inst/clk_out1 | temp_raw_data_reg                      |                            |                3 |             17 |         5.67 |
|  gen/clk/inst/clk_out1 | calc/x3[10]_i_1_n_0                    |                            |                4 |             19 |         4.75 |
|  gen/clk/inst/clk_out1 | calc/x5[22]_i_1_n_0                    |                            |                4 |             23 |         5.75 |
|  gen/clk/inst/clk_out1 |                                        | display/DIGIT              |                7 |             24 |         3.43 |
|  gen/clk/inst/clk_out1 | calc/x7[23]_i_1_n_0                    |                            |                4 |             24 |         6.00 |
|  gen/clk/inst/clk_out1 | calc/temp_data[15]_i_1_n_0             |                            |                7 |             32 |         4.57 |
|  gen/clk/inst/clk_out1 | calc/adder_enable_reg0_reg_n_0         |                            |                7 |             36 |         5.14 |
|  gen/clk/inst/clk_out1 | calc/adder_enable_reg1_reg_n_0         |                            |               15 |             75 |         5.00 |
|  gen/clk/inst/clk_out1 |                                        |                            |              390 |           2265 |         5.81 |
+------------------------+----------------------------------------+----------------------------+------------------+----------------+--------------+


