
stm32f103c8tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086d4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080087e4  080087e4  000187e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008960  08008960  00018960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008964  08008964  00018964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08008968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001be8  20000010  08008978  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001bf8  08008978  00021bf8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001b4f6  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003655  00000000  00000000  0003b52f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000015e0  00000000  00000000  0003eb88  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c55b  00000000  00000000  00040168  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000075b5  00000000  00000000  0004c6c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000007c  00000000  00000000  00053c78  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00001470  00000000  00000000  00053cf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005b30  00000000  00000000  00055168  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080087cc 	.word	0x080087cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080087cc 	.word	0x080087cc

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fd8e 	bl	8000c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f878 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f9c2 	bl	80004e4 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000160:	f000 f90e 	bl	8000380 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000164:	f000 f994 	bl	8000490 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000168:	f000 f8cc 	bl	8000304 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //»Õ»÷»¿À»«¿÷»ﬂ
  ModbusH.uiModbusType = SLAVE_RTU;
 800016c:	4b2b      	ldr	r3, [pc, #172]	; (800021c <main+0xcc>)
 800016e:	2203      	movs	r2, #3
 8000170:	701a      	strb	r2, [r3, #0]
  ModbusH.port =  &huart1;
 8000172:	4b2a      	ldr	r3, [pc, #168]	; (800021c <main+0xcc>)
 8000174:	4a2a      	ldr	r2, [pc, #168]	; (8000220 <main+0xd0>)
 8000176:	605a      	str	r2, [r3, #4]
  ModbusH.u8id = 01; //Modbus slave ID
 8000178:	4b28      	ldr	r3, [pc, #160]	; (800021c <main+0xcc>)
 800017a:	2201      	movs	r2, #1
 800017c:	721a      	strb	r2, [r3, #8]
  ModbusH.u16timeOut = 1000;
 800017e:	4b27      	ldr	r3, [pc, #156]	; (800021c <main+0xcc>)
 8000180:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000184:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
  ModbusH.EN_Port = NULL;
 8000188:	4b24      	ldr	r3, [pc, #144]	; (800021c <main+0xcc>)
 800018a:	2200      	movs	r2, #0
 800018c:	60da      	str	r2, [r3, #12]
  ModbusH.u32overTime = 0;
 800018e:	4b23      	ldr	r3, [pc, #140]	; (800021c <main+0xcc>)
 8000190:	2200      	movs	r2, #0
 8000192:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  ModbusH.au16regs = ModbusDATA;
 8000196:	4b21      	ldr	r3, [pc, #132]	; (800021c <main+0xcc>)
 8000198:	4a22      	ldr	r2, [pc, #136]	; (8000224 <main+0xd4>)
 800019a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  ModbusH.u16regsize= sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 800019e:	4b1f      	ldr	r3, [pc, #124]	; (800021c <main+0xcc>)
 80001a0:	220a      	movs	r2, #10
 80001a2:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
  //Initialize Modbus library
  ModbusInit(&ModbusH);
 80001a6:	481d      	ldr	r0, [pc, #116]	; (800021c <main+0xcc>)
 80001a8:	f003 fcfa 	bl	8003ba0 <ModbusInit>
  //Start capturing traffic on serial Port
  ModbusStart(&ModbusH);
 80001ac:	481b      	ldr	r0, [pc, #108]	; (800021c <main+0xcc>)
 80001ae:	f003 fd9b 	bl	8003ce8 <ModbusStart>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,GPIO_PIN_RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001b8:	481b      	ldr	r0, [pc, #108]	; (8000228 <main+0xd8>)
 80001ba:	f001 faaf 	bl	800171c <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80001be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001c2:	f000 fd89 	bl	8000cd8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001cc:	4816      	ldr	r0, [pc, #88]	; (8000228 <main+0xd8>)
 80001ce:	f001 faa5 	bl	800171c <HAL_GPIO_WritePin>

  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_2);
 80001d2:	2104      	movs	r1, #4
 80001d4:	4815      	ldr	r0, [pc, #84]	; (800022c <main+0xdc>)
 80001d6:	f002 f877 	bl	80022c8 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_3);
 80001da:	2108      	movs	r1, #8
 80001dc:	4813      	ldr	r0, [pc, #76]	; (800022c <main+0xdc>)
 80001de:	f002 f873 	bl	80022c8 <HAL_TIM_OC_Start_IT>
  ModbusDATA[8]=25; //shim
 80001e2:	4b10      	ldr	r3, [pc, #64]	; (8000224 <main+0xd4>)
 80001e4:	2219      	movs	r2, #25
 80001e6:	821a      	strh	r2, [r3, #16]
  frequency_pwm=35999;
 80001e8:	4b11      	ldr	r3, [pc, #68]	; (8000230 <main+0xe0>)
 80001ea:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80001ee:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001f0:	f004 ffae 	bl	8005150 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80001f4:	4a0f      	ldr	r2, [pc, #60]	; (8000234 <main+0xe4>)
 80001f6:	2100      	movs	r1, #0
 80001f8:	480f      	ldr	r0, [pc, #60]	; (8000238 <main+0xe8>)
 80001fa:	f005 f80f 	bl	800521c <osThreadNew>
 80001fe:	4602      	mov	r2, r0
 8000200:	4b0e      	ldr	r3, [pc, #56]	; (800023c <main+0xec>)
 8000202:	601a      	str	r2, [r3, #0]

  /* creation of myTaskGpio */
  myTaskGpioHandle = osThreadNew(StartTask02, NULL, &myTaskGpio_attributes);
 8000204:	4a0e      	ldr	r2, [pc, #56]	; (8000240 <main+0xf0>)
 8000206:	2100      	movs	r1, #0
 8000208:	480e      	ldr	r0, [pc, #56]	; (8000244 <main+0xf4>)
 800020a:	f005 f807 	bl	800521c <osThreadNew>
 800020e:	4602      	mov	r2, r0
 8000210:	4b0d      	ldr	r3, [pc, #52]	; (8000248 <main+0xf8>)
 8000212:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000214:	f004 ffce 	bl	80051b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000218:	e7fe      	b.n	8000218 <main+0xc8>
 800021a:	bf00      	nop
 800021c:	20001948 	.word	0x20001948
 8000220:	20001b24 	.word	0x20001b24
 8000224:	20001ae0 	.word	0x20001ae0
 8000228:	40011000 	.word	0x40011000
 800022c:	20001a98 	.word	0x20001a98
 8000230:	20001944 	.word	0x20001944
 8000234:	08008888 	.word	0x08008888
 8000238:	08000625 	.word	0x08000625
 800023c:	20001940 	.word	0x20001940
 8000240:	080088ac 	.word	0x080088ac
 8000244:	08000635 	.word	0x08000635
 8000248:	20001b68 	.word	0x20001b68

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b094      	sub	sp, #80	; 0x50
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000256:	2228      	movs	r2, #40	; 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f008 faad 	bl	80087ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	f107 0314 	add.w	r3, r7, #20
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
 800026e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027c:	2301      	movs	r3, #1
 800027e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000284:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028a:	2301      	movs	r3, #1
 800028c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028e:	2302      	movs	r3, #2
 8000290:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000296:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000298:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800029c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fa6c 	bl	8001780 <HAL_RCC_OscConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ae:	f000 fb28 	bl	8000902 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b2:	230f      	movs	r3, #15
 80002b4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b6:	2302      	movs	r3, #2
 80002b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002c2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c8:	f107 0314 	add.w	r3, r7, #20
 80002cc:	2102      	movs	r1, #2
 80002ce:	4618      	mov	r0, r3
 80002d0:	f001 fcd6 	bl	8001c80 <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002da:	f000 fb12 	bl	8000902 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80002de:	2302      	movs	r3, #2
 80002e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80002e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002e6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fe94 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80002f6:	f000 fb04 	bl	8000902 <Error_Handler>
  }
}
 80002fa:	bf00      	nop
 80002fc:	3750      	adds	r7, #80	; 0x50
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2200      	movs	r2, #0
 800030e:	601a      	str	r2, [r3, #0]
 8000310:	605a      	str	r2, [r3, #4]
 8000312:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000314:	4b18      	ldr	r3, [pc, #96]	; (8000378 <MX_ADC1_Init+0x74>)
 8000316:	4a19      	ldr	r2, [pc, #100]	; (800037c <MX_ADC1_Init+0x78>)
 8000318:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800031a:	4b17      	ldr	r3, [pc, #92]	; (8000378 <MX_ADC1_Init+0x74>)
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000320:	4b15      	ldr	r3, [pc, #84]	; (8000378 <MX_ADC1_Init+0x74>)
 8000322:	2200      	movs	r2, #0
 8000324:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000326:	4b14      	ldr	r3, [pc, #80]	; (8000378 <MX_ADC1_Init+0x74>)
 8000328:	2200      	movs	r2, #0
 800032a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <MX_ADC1_Init+0x74>)
 800032e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000332:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <MX_ADC1_Init+0x74>)
 8000336:	2200      	movs	r2, #0
 8000338:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800033a:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <MX_ADC1_Init+0x74>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000340:	480d      	ldr	r0, [pc, #52]	; (8000378 <MX_ADC1_Init+0x74>)
 8000342:	f000 fceb 	bl	8000d1c <HAL_ADC_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800034c:	f000 fad9 	bl	8000902 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000350:	2300      	movs	r3, #0
 8000352:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000354:	2301      	movs	r3, #1
 8000356:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000358:	2300      	movs	r3, #0
 800035a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	4619      	mov	r1, r3
 8000360:	4805      	ldr	r0, [pc, #20]	; (8000378 <MX_ADC1_Init+0x74>)
 8000362:	f000 fdb3 	bl	8000ecc <HAL_ADC_ConfigChannel>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800036c:	f000 fac9 	bl	8000902 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000370:	bf00      	nop
 8000372:	3710      	adds	r7, #16
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20001af4 	.word	0x20001af4
 800037c:	40012400 	.word	0x40012400

08000380 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08e      	sub	sp, #56	; 0x38
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000394:	f107 0320 	add.w	r3, r7, #32
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
 80003aa:	611a      	str	r2, [r3, #16]
 80003ac:	615a      	str	r2, [r3, #20]
 80003ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003b0:	4b35      	ldr	r3, [pc, #212]	; (8000488 <MX_TIM4_Init+0x108>)
 80003b2:	4a36      	ldr	r2, [pc, #216]	; (800048c <MX_TIM4_Init+0x10c>)
 80003b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80003b6:	4b34      	ldr	r3, [pc, #208]	; (8000488 <MX_TIM4_Init+0x108>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80003bc:	4b32      	ldr	r3, [pc, #200]	; (8000488 <MX_TIM4_Init+0x108>)
 80003be:	2240      	movs	r2, #64	; 0x40
 80003c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 35999;
 80003c2:	4b31      	ldr	r3, [pc, #196]	; (8000488 <MX_TIM4_Init+0x108>)
 80003c4:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80003c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003ca:	4b2f      	ldr	r3, [pc, #188]	; (8000488 <MX_TIM4_Init+0x108>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003d0:	4b2d      	ldr	r3, [pc, #180]	; (8000488 <MX_TIM4_Init+0x108>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80003d6:	482c      	ldr	r0, [pc, #176]	; (8000488 <MX_TIM4_Init+0x108>)
 80003d8:	f001 fed4 	bl	8002184 <HAL_TIM_Base_Init>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80003e2:	f000 fa8e 	bl	8000902 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80003ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003f0:	4619      	mov	r1, r3
 80003f2:	4825      	ldr	r0, [pc, #148]	; (8000488 <MX_TIM4_Init+0x108>)
 80003f4:	f002 fa6e 	bl	80028d4 <HAL_TIM_ConfigClockSource>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80003fe:	f000 fa80 	bl	8000902 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000402:	4821      	ldr	r0, [pc, #132]	; (8000488 <MX_TIM4_Init+0x108>)
 8000404:	f002 f848 	bl	8002498 <HAL_TIM_PWM_Init>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800040e:	f000 fa78 	bl	8000902 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000412:	2300      	movs	r3, #0
 8000414:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000416:	2300      	movs	r3, #0
 8000418:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800041a:	f107 0320 	add.w	r3, r7, #32
 800041e:	4619      	mov	r1, r3
 8000420:	4819      	ldr	r0, [pc, #100]	; (8000488 <MX_TIM4_Init+0x108>)
 8000422:	f002 fdd7 	bl	8002fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d001      	beq.n	8000430 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800042c:	f000 fa69 	bl	8000902 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000430:	2360      	movs	r3, #96	; 0x60
 8000432:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 27000;
 8000434:	f646 1378 	movw	r3, #27000	; 0x6978
 8000438:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800043a:	2300      	movs	r3, #0
 800043c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2204      	movs	r2, #4
 8000446:	4619      	mov	r1, r3
 8000448:	480f      	ldr	r0, [pc, #60]	; (8000488 <MX_TIM4_Init+0x108>)
 800044a:	f002 f985 	bl	8002758 <HAL_TIM_PWM_ConfigChannel>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000454:	f000 fa55 	bl	8000902 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000458:	2370      	movs	r3, #112	; 0x70
 800045a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 9000;
 800045c:	f242 3328 	movw	r3, #9000	; 0x2328
 8000460:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	2208      	movs	r2, #8
 8000466:	4619      	mov	r1, r3
 8000468:	4807      	ldr	r0, [pc, #28]	; (8000488 <MX_TIM4_Init+0x108>)
 800046a:	f002 f975 	bl	8002758 <HAL_TIM_PWM_ConfigChannel>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 8000474:	f000 fa45 	bl	8000902 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000478:	4803      	ldr	r0, [pc, #12]	; (8000488 <MX_TIM4_Init+0x108>)
 800047a:	f000 fae1 	bl	8000a40 <HAL_TIM_MspPostInit>

}
 800047e:	bf00      	nop
 8000480:	3738      	adds	r7, #56	; 0x38
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20001a98 	.word	0x20001a98
 800048c:	40000800 	.word	0x40000800

08000490 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000494:	4b11      	ldr	r3, [pc, #68]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 8000496:	4a12      	ldr	r2, [pc, #72]	; (80004e0 <MX_USART1_UART_Init+0x50>)
 8000498:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800049a:	4b10      	ldr	r3, [pc, #64]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 800049c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004a2:	4b0e      	ldr	r3, [pc, #56]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004a8:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004ae:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004b4:	4b09      	ldr	r3, [pc, #36]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004b6:	220c      	movs	r2, #12
 80004b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ba:	4b08      	ldr	r3, [pc, #32]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004bc:	2200      	movs	r2, #0
 80004be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004c0:	4b06      	ldr	r3, [pc, #24]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004c6:	4805      	ldr	r0, [pc, #20]	; (80004dc <MX_USART1_UART_Init+0x4c>)
 80004c8:	f002 fdf4 	bl	80030b4 <HAL_UART_Init>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004d2:	f000 fa16 	bl	8000902 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004d6:	bf00      	nop
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	20001b24 	.word	0x20001b24
 80004e0:	40013800 	.word	0x40013800

080004e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ea:	f107 0310 	add.w	r3, r7, #16
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f8:	4a46      	ldr	r2, [pc, #280]	; (8000614 <MX_GPIO_Init+0x130>)
 80004fa:	4b46      	ldr	r3, [pc, #280]	; (8000614 <MX_GPIO_Init+0x130>)
 80004fc:	699b      	ldr	r3, [r3, #24]
 80004fe:	f043 0310 	orr.w	r3, r3, #16
 8000502:	6193      	str	r3, [r2, #24]
 8000504:	4b43      	ldr	r3, [pc, #268]	; (8000614 <MX_GPIO_Init+0x130>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f003 0310 	and.w	r3, r3, #16
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000510:	4a40      	ldr	r2, [pc, #256]	; (8000614 <MX_GPIO_Init+0x130>)
 8000512:	4b40      	ldr	r3, [pc, #256]	; (8000614 <MX_GPIO_Init+0x130>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	f043 0320 	orr.w	r3, r3, #32
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b3d      	ldr	r3, [pc, #244]	; (8000614 <MX_GPIO_Init+0x130>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0320 	and.w	r3, r3, #32
 8000524:	60bb      	str	r3, [r7, #8]
 8000526:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000528:	4a3a      	ldr	r2, [pc, #232]	; (8000614 <MX_GPIO_Init+0x130>)
 800052a:	4b3a      	ldr	r3, [pc, #232]	; (8000614 <MX_GPIO_Init+0x130>)
 800052c:	699b      	ldr	r3, [r3, #24]
 800052e:	f043 0304 	orr.w	r3, r3, #4
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b37      	ldr	r3, [pc, #220]	; (8000614 <MX_GPIO_Init+0x130>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f003 0304 	and.w	r3, r3, #4
 800053c:	607b      	str	r3, [r7, #4]
 800053e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000540:	4a34      	ldr	r2, [pc, #208]	; (8000614 <MX_GPIO_Init+0x130>)
 8000542:	4b34      	ldr	r3, [pc, #208]	; (8000614 <MX_GPIO_Init+0x130>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	f043 0308 	orr.w	r3, r3, #8
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b31      	ldr	r3, [pc, #196]	; (8000614 <MX_GPIO_Init+0x130>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0308 	and.w	r3, r3, #8
 8000554:	603b      	str	r3, [r7, #0]
 8000556:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800055e:	482e      	ldr	r0, [pc, #184]	; (8000618 <MX_GPIO_Init+0x134>)
 8000560:	f001 f8dc 	bl	800171c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800056a:	482c      	ldr	r0, [pc, #176]	; (800061c <MX_GPIO_Init+0x138>)
 800056c:	f001 f8d6 	bl	800171c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO1_Pin|DO2_Pin|DO3_Pin|DO6_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000576:	482a      	ldr	r0, [pc, #168]	; (8000620 <MX_GPIO_Init+0x13c>)
 8000578:	f001 f8d0 	bl	800171c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800057c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000580:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000582:	2301      	movs	r3, #1
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058a:	2302      	movs	r3, #2
 800058c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800058e:	f107 0310 	add.w	r3, r7, #16
 8000592:	4619      	mov	r1, r3
 8000594:	4820      	ldr	r0, [pc, #128]	; (8000618 <MX_GPIO_Init+0x134>)
 8000596:	f000 ff67 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI4_Pin
                           DI5_Pin DI6_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin
 800059a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800059e:	613b      	str	r3, [r7, #16]
                          |DI5_Pin|DI6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a8:	f107 0310 	add.w	r3, r7, #16
 80005ac:	4619      	mov	r1, r3
 80005ae:	481c      	ldr	r0, [pc, #112]	; (8000620 <MX_GPIO_Init+0x13c>)
 80005b0:	f000 ff5a 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI7_Pin */
  GPIO_InitStruct.Pin = DI7_Pin;
 80005b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DI7_GPIO_Port, &GPIO_InitStruct);
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	4619      	mov	r1, r3
 80005c8:	4814      	ldr	r0, [pc, #80]	; (800061c <MX_GPIO_Init+0x138>)
 80005ca:	f000 ff4d 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pin : DO7_Pin */
  GPIO_InitStruct.Pin = DO7_Pin;
 80005ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d4:	2301      	movs	r3, #1
 80005d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d8:	2300      	movs	r3, #0
 80005da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	2302      	movs	r3, #2
 80005de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DO7_GPIO_Port, &GPIO_InitStruct);
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	4619      	mov	r1, r3
 80005e6:	480d      	ldr	r0, [pc, #52]	; (800061c <MX_GPIO_Init+0x138>)
 80005e8:	f000 ff3e 	bl	8001468 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO1_Pin DO2_Pin DO3_Pin DO6_Pin */
  GPIO_InitStruct.Pin = DO1_Pin|DO2_Pin|DO3_Pin|DO6_Pin;
 80005ec:	f44f 7316 	mov.w	r3, #600	; 0x258
 80005f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f2:	2301      	movs	r3, #1
 80005f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fa:	2302      	movs	r3, #2
 80005fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005fe:	f107 0310 	add.w	r3, r7, #16
 8000602:	4619      	mov	r1, r3
 8000604:	4806      	ldr	r0, [pc, #24]	; (8000620 <MX_GPIO_Init+0x13c>)
 8000606:	f000 ff2f 	bl	8001468 <HAL_GPIO_Init>

}
 800060a:	bf00      	nop
 800060c:	3720      	adds	r7, #32
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000
 8000618:	40011000 	.word	0x40011000
 800061c:	40010800 	.word	0x40010800
 8000620:	40010c00 	.word	0x40010c00

08000624 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800062c:	2001      	movs	r0, #1
 800062e:	f004 fe9f 	bl	8005370 <osDelay>
 8000632:	e7fb      	b.n	800062c <StartDefaultTask+0x8>

08000634 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  //ÂÒÎË ÔÓÒÚÛÔËÎ Á‡ÔÓÒ Ò modbus
	  if ( ModbusDATA[0] != 0 ) {
 800063c:	4ba1      	ldr	r3, [pc, #644]	; (80008c4 <StartTask02+0x290>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d05c      	beq.n	80006fe <StartTask02+0xca>
		  // ÔÓ‚ÂÍ‡ ‚‚Â‰ÂÌÌÓÈ ÍÓÏ‡Ì‰˚ Ë ÛÒÚ‡ÌÓ‚Í‡ ÔËÌÓ‚
	  switch (ModbusDATA[0])
 8000644:	4b9f      	ldr	r3, [pc, #636]	; (80008c4 <StartTask02+0x290>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	2b04      	cmp	r3, #4
 800064a:	d04d      	beq.n	80006e8 <StartTask02+0xb4>
 800064c:	2b04      	cmp	r3, #4
 800064e:	dc06      	bgt.n	800065e <StartTask02+0x2a>
 8000650:	2b02      	cmp	r3, #2
 8000652:	d013      	beq.n	800067c <StartTask02+0x48>
 8000654:	2b02      	cmp	r3, #2
 8000656:	dc17      	bgt.n	8000688 <StartTask02+0x54>
 8000658:	2b01      	cmp	r3, #1
 800065a:	d009      	beq.n	8000670 <StartTask02+0x3c>
 800065c:	e047      	b.n	80006ee <StartTask02+0xba>
 800065e:	2b06      	cmp	r3, #6
 8000660:	d018      	beq.n	8000694 <StartTask02+0x60>
 8000662:	2b06      	cmp	r3, #6
 8000664:	db42      	blt.n	80006ec <StartTask02+0xb8>
 8000666:	2b07      	cmp	r3, #7
 8000668:	d01b      	beq.n	80006a2 <StartTask02+0x6e>
 800066a:	2b6f      	cmp	r3, #111	; 0x6f
 800066c:	d020      	beq.n	80006b0 <StartTask02+0x7c>
 800066e:	e03e      	b.n	80006ee <StartTask02+0xba>
		  {
		  case 1: HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2108      	movs	r1, #8
 8000674:	4894      	ldr	r0, [pc, #592]	; (80008c8 <StartTask02+0x294>)
 8000676:	f001 f851 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 800067a:	e038      	b.n	80006ee <StartTask02+0xba>
		  case 2: HAL_GPIO_WritePin(DO2_GPIO_Port, DO2_Pin, GPIO_PIN_SET);
 800067c:	2201      	movs	r2, #1
 800067e:	2110      	movs	r1, #16
 8000680:	4891      	ldr	r0, [pc, #580]	; (80008c8 <StartTask02+0x294>)
 8000682:	f001 f84b 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 8000686:	e032      	b.n	80006ee <StartTask02+0xba>
		  case 3: HAL_GPIO_WritePin(DO3_GPIO_Port, DO3_Pin, GPIO_PIN_SET);
 8000688:	2201      	movs	r2, #1
 800068a:	2140      	movs	r1, #64	; 0x40
 800068c:	488e      	ldr	r0, [pc, #568]	; (80008c8 <StartTask02+0x294>)
 800068e:	f001 f845 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 8000692:	e02c      	b.n	80006ee <StartTask02+0xba>
		  case 4: //HAL_GPIO_WritePin(DO6_GPIO_Port, DO4_Pin, GPIO_PIN_SET);
				  break;
		  case 5: //HAL_GPIO_WritePin(DO6_GPIO_Port, DO5_Pin, GPIO_PIN_SET);
				  break;
		  case 6: HAL_GPIO_WritePin(DO6_GPIO_Port, DO6_Pin, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 7100 	mov.w	r1, #512	; 0x200
 800069a:	488b      	ldr	r0, [pc, #556]	; (80008c8 <StartTask02+0x294>)
 800069c:	f001 f83e 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 80006a0:	e025      	b.n	80006ee <StartTask02+0xba>
		  case 7: HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006a8:	4888      	ldr	r0, [pc, #544]	; (80008cc <StartTask02+0x298>)
 80006aa:	f001 f837 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 80006ae:	e01e      	b.n	80006ee <StartTask02+0xba>
		  case 111:
				  HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2108      	movs	r1, #8
 80006b4:	4884      	ldr	r0, [pc, #528]	; (80008c8 <StartTask02+0x294>)
 80006b6:	f001 f831 	bl	800171c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO2_GPIO_Port, DO2_Pin, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2110      	movs	r1, #16
 80006be:	4882      	ldr	r0, [pc, #520]	; (80008c8 <StartTask02+0x294>)
 80006c0:	f001 f82c 	bl	800171c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO3_GPIO_Port, DO3_Pin, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2140      	movs	r1, #64	; 0x40
 80006c8:	487f      	ldr	r0, [pc, #508]	; (80008c8 <StartTask02+0x294>)
 80006ca:	f001 f827 	bl	800171c <HAL_GPIO_WritePin>
				 // HAL_GPIO_WritePin(DO4_GPIO_Port, DO4_Pin, GPIO_PIN_RESET);
				 // HAL_GPIO_WritePin(DO5_GPIO_Port, DO5_Pin, GPIO_PIN_RESET);
				  HAL_GPIO_WritePin(DO6_GPIO_Port, DO6_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d4:	487c      	ldr	r0, [pc, #496]	; (80008c8 <StartTask02+0x294>)
 80006d6:	f001 f821 	bl	800171c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006e0:	487a      	ldr	r0, [pc, #488]	; (80008cc <StartTask02+0x298>)
 80006e2:	f001 f81b 	bl	800171c <HAL_GPIO_WritePin>
				  break;
 80006e6:	e002      	b.n	80006ee <StartTask02+0xba>
				  break;
 80006e8:	bf00      	nop
 80006ea:	e000      	b.n	80006ee <StartTask02+0xba>
				  break;
 80006ec:	bf00      	nop

		  }
		  ModbusDATA[0]=0;
 80006ee:	4b75      	ldr	r3, [pc, #468]	; (80008c4 <StartTask02+0x290>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	801a      	strh	r2, [r3, #0]
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80006f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f8:	4875      	ldr	r0, [pc, #468]	; (80008d0 <StartTask02+0x29c>)
 80006fa:	f001 f827 	bl	800174c <HAL_GPIO_TogglePin>
	  }

	  //ÛÔ‡‚ÎÂÌËÂ ÒÍ‚‡ÊÌÓÒÚ¸˛ ÿ»Ã

	  if ( ModbusDATA[8] != shim ) {
 80006fe:	4b71      	ldr	r3, [pc, #452]	; (80008c4 <StartTask02+0x290>)
 8000700:	8a1a      	ldrh	r2, [r3, #16]
 8000702:	4b74      	ldr	r3, [pc, #464]	; (80008d4 <StartTask02+0x2a0>)
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	429a      	cmp	r2, r3
 8000708:	d04f      	beq.n	80007aa <StartTask02+0x176>
		  if ( ModbusDATA[8]>45 ){
 800070a:	4b6e      	ldr	r3, [pc, #440]	; (80008c4 <StartTask02+0x290>)
 800070c:	8a1b      	ldrh	r3, [r3, #16]
 800070e:	2b2d      	cmp	r3, #45	; 0x2d
 8000710:	d927      	bls.n	8000762 <StartTask02+0x12e>
			  TIM4->CCR2=(frequency_pwm)-(frequency_pwm/100)*45;
 8000712:	4a71      	ldr	r2, [pc, #452]	; (80008d8 <StartTask02+0x2a4>)
 8000714:	4b71      	ldr	r3, [pc, #452]	; (80008dc <StartTask02+0x2a8>)
 8000716:	881b      	ldrh	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	4b70      	ldr	r3, [pc, #448]	; (80008dc <StartTask02+0x2a8>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	4970      	ldr	r1, [pc, #448]	; (80008e0 <StartTask02+0x2ac>)
 8000720:	fba1 1303 	umull	r1, r3, r1, r3
 8000724:	095b      	lsrs	r3, r3, #5
 8000726:	b29b      	uxth	r3, r3
 8000728:	4619      	mov	r1, r3
 800072a:	f06f 032c 	mvn.w	r3, #44	; 0x2c
 800072e:	fb03 f301 	mul.w	r3, r3, r1
 8000732:	4403      	add	r3, r0
 8000734:	6393      	str	r3, [r2, #56]	; 0x38
			  TIM4->CCR3=(frequency_pwm/100)*45;
 8000736:	4968      	ldr	r1, [pc, #416]	; (80008d8 <StartTask02+0x2a4>)
 8000738:	4b68      	ldr	r3, [pc, #416]	; (80008dc <StartTask02+0x2a8>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	4a68      	ldr	r2, [pc, #416]	; (80008e0 <StartTask02+0x2ac>)
 800073e:	fba2 2303 	umull	r2, r3, r2, r3
 8000742:	095b      	lsrs	r3, r3, #5
 8000744:	b29b      	uxth	r3, r3
 8000746:	461a      	mov	r2, r3
 8000748:	4613      	mov	r3, r2
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	4413      	add	r3, r2
 800074e:	011a      	lsls	r2, r3, #4
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	63cb      	str	r3, [r1, #60]	; 0x3c
			  shim=45;
 8000754:	4b5f      	ldr	r3, [pc, #380]	; (80008d4 <StartTask02+0x2a0>)
 8000756:	222d      	movs	r2, #45	; 0x2d
 8000758:	801a      	strh	r2, [r3, #0]
			  ModbusDATA[8]=45;
 800075a:	4b5a      	ldr	r3, [pc, #360]	; (80008c4 <StartTask02+0x290>)
 800075c:	222d      	movs	r2, #45	; 0x2d
 800075e:	821a      	strh	r2, [r3, #16]
 8000760:	e023      	b.n	80007aa <StartTask02+0x176>
		  }
		  else{
			  TIM4->CCR2=(frequency_pwm)-(frequency_pwm/100)*ModbusDATA[8];
 8000762:	4a5d      	ldr	r2, [pc, #372]	; (80008d8 <StartTask02+0x2a4>)
 8000764:	4b5d      	ldr	r3, [pc, #372]	; (80008dc <StartTask02+0x2a8>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	4b5c      	ldr	r3, [pc, #368]	; (80008dc <StartTask02+0x2a8>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	495c      	ldr	r1, [pc, #368]	; (80008e0 <StartTask02+0x2ac>)
 8000770:	fba1 1303 	umull	r1, r3, r1, r3
 8000774:	095b      	lsrs	r3, r3, #5
 8000776:	b29b      	uxth	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	4b52      	ldr	r3, [pc, #328]	; (80008c4 <StartTask02+0x290>)
 800077c:	8a1b      	ldrh	r3, [r3, #16]
 800077e:	fb03 f301 	mul.w	r3, r3, r1
 8000782:	1ac3      	subs	r3, r0, r3
 8000784:	6393      	str	r3, [r2, #56]	; 0x38
			  TIM4->CCR3=(frequency_pwm/100)*ModbusDATA[8];
 8000786:	4a54      	ldr	r2, [pc, #336]	; (80008d8 <StartTask02+0x2a4>)
 8000788:	4b54      	ldr	r3, [pc, #336]	; (80008dc <StartTask02+0x2a8>)
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	4954      	ldr	r1, [pc, #336]	; (80008e0 <StartTask02+0x2ac>)
 800078e:	fba1 1303 	umull	r1, r3, r1, r3
 8000792:	095b      	lsrs	r3, r3, #5
 8000794:	b29b      	uxth	r3, r3
 8000796:	4619      	mov	r1, r3
 8000798:	4b4a      	ldr	r3, [pc, #296]	; (80008c4 <StartTask02+0x290>)
 800079a:	8a1b      	ldrh	r3, [r3, #16]
 800079c:	fb03 f301 	mul.w	r3, r3, r1
 80007a0:	63d3      	str	r3, [r2, #60]	; 0x3c
			  shim=ModbusDATA[8];
 80007a2:	4b48      	ldr	r3, [pc, #288]	; (80008c4 <StartTask02+0x290>)
 80007a4:	8a1a      	ldrh	r2, [r3, #16]
 80007a6:	4b4b      	ldr	r3, [pc, #300]	; (80008d4 <StartTask02+0x2a0>)
 80007a8:	801a      	strh	r2, [r3, #0]
	  htim4.Init.Period = 599;
		  }
	  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_3);
*/
	//ÛÒÚ‡ÌÓ‚Í‡ Â„ËÒÚÓ‚ ‚ ÒÓÓÚ‚ÂÚÒÚ‚ËË Ò ÒÓÒÚÓˇÌËÂÏ ÔËÌÓ‚
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 80007aa:	4b47      	ldr	r3, [pc, #284]	; (80008c8 <StartTask02+0x294>)
 80007ac:	689b      	ldr	r3, [r3, #8]
 80007ae:	f003 0308 	and.w	r3, r3, #8
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	bf14      	ite	ne
 80007b6:	2301      	movne	r3, #1
 80007b8:	2300      	moveq	r3, #0
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	b21a      	sxth	r2, r3
						((DO2_GPIO_Port->IDR & DO2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DO2_GPIO_Port, DO2_Pin);
 80007be:	4b42      	ldr	r3, [pc, #264]	; (80008c8 <StartTask02+0x294>)
 80007c0:	689b      	ldr	r3, [r3, #8]
 80007c2:	f003 0310 	and.w	r3, r3, #16
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <StartTask02+0x19a>
 80007ca:	2302      	movs	r3, #2
 80007cc:	e000      	b.n	80007d0 <StartTask02+0x19c>
 80007ce:	2300      	movs	r3, #0
 80007d0:	4313      	orrs	r3, r2
 80007d2:	b21a      	sxth	r2, r3
						((DO3_GPIO_Port->IDR & DO3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DO3_GPIO_Port, DO3_Pin);
 80007d4:	4b3c      	ldr	r3, [pc, #240]	; (80008c8 <StartTask02+0x294>)
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
						((DO2_GPIO_Port->IDR & DO2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DO2_GPIO_Port, DO2_Pin);
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <StartTask02+0x1b0>
 80007e0:	2304      	movs	r3, #4
 80007e2:	e000      	b.n	80007e6 <StartTask02+0x1b2>
 80007e4:	2300      	movs	r3, #0
 80007e6:	4313      	orrs	r3, r2
 80007e8:	b21a      	sxth	r2, r3
						//((DO4_GPIO_Port->IDR & DO4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DO4_GPIO_Port, DO4_Pin);
						//((DO5_GPIO_Port->IDR & DO5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DO5_GPIO_Port, DO5_Pin);
						((DO6_GPIO_Port->IDR & DO6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DO6_GPIO_Port, DO6_Pin);
 80007ea:	4b37      	ldr	r3, [pc, #220]	; (80008c8 <StartTask02+0x294>)
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
						((DO3_GPIO_Port->IDR & DO3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DO3_GPIO_Port, DO3_Pin);
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <StartTask02+0x1c6>
 80007f6:	2320      	movs	r3, #32
 80007f8:	e000      	b.n	80007fc <StartTask02+0x1c8>
 80007fa:	2300      	movs	r3, #0
 80007fc:	4313      	orrs	r3, r2
 80007fe:	b21a      	sxth	r2, r3
						((DO7_GPIO_Port->IDR & DO7_Pin)!=0)<<6; //HAL_GPIO_ReadPin(DO7_GPIO_Port, DO7_Pin);
 8000800:	4b32      	ldr	r3, [pc, #200]	; (80008cc <StartTask02+0x298>)
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
						((DO6_GPIO_Port->IDR & DO6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DO6_GPIO_Port, DO6_Pin);
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <StartTask02+0x1dc>
 800080c:	2340      	movs	r3, #64	; 0x40
 800080e:	e000      	b.n	8000812 <StartTask02+0x1de>
 8000810:	2300      	movs	r3, #0
 8000812:	4313      	orrs	r3, r2
 8000814:	b21b      	sxth	r3, r3
 8000816:	b29a      	uxth	r2, r3
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 8000818:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <StartTask02+0x290>)
 800081a:	805a      	strh	r2, [r3, #2]

		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 800081c:	4b2a      	ldr	r3, [pc, #168]	; (80008c8 <StartTask02+0x294>)
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000824:	2b00      	cmp	r3, #0
 8000826:	bf14      	ite	ne
 8000828:	2301      	movne	r3, #1
 800082a:	2300      	moveq	r3, #0
 800082c:	b2db      	uxtb	r3, r3
 800082e:	b21a      	sxth	r2, r3
						((DI2_GPIO_Port->IDR & DI2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 8000830:	4b25      	ldr	r3, [pc, #148]	; (80008c8 <StartTask02+0x294>)
 8000832:	689b      	ldr	r3, [r3, #8]
 8000834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <StartTask02+0x20c>
 800083c:	2302      	movs	r3, #2
 800083e:	e000      	b.n	8000842 <StartTask02+0x20e>
 8000840:	2300      	movs	r3, #0
 8000842:	4313      	orrs	r3, r2
 8000844:	b21a      	sxth	r2, r3
						((DI3_GPIO_Port->IDR & DI3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000846:	4b20      	ldr	r3, [pc, #128]	; (80008c8 <StartTask02+0x294>)
 8000848:	689b      	ldr	r3, [r3, #8]
 800084a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
						((DI2_GPIO_Port->IDR & DI2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <StartTask02+0x222>
 8000852:	2304      	movs	r3, #4
 8000854:	e000      	b.n	8000858 <StartTask02+0x224>
 8000856:	2300      	movs	r3, #0
 8000858:	4313      	orrs	r3, r2
 800085a:	b21a      	sxth	r2, r3
						((DI4_GPIO_Port->IDR & DI4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 800085c:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <StartTask02+0x294>)
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
						((DI3_GPIO_Port->IDR & DI3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <StartTask02+0x238>
 8000868:	2308      	movs	r3, #8
 800086a:	e000      	b.n	800086e <StartTask02+0x23a>
 800086c:	2300      	movs	r3, #0
 800086e:	4313      	orrs	r3, r2
 8000870:	b21a      	sxth	r2, r3
						((DI5_GPIO_Port->IDR & DI5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DI5_GPIO_Port, DI5_Pin);
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <StartTask02+0x294>)
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
						((DI4_GPIO_Port->IDR & DI4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <StartTask02+0x24e>
 800087e:	2310      	movs	r3, #16
 8000880:	e000      	b.n	8000884 <StartTask02+0x250>
 8000882:	2300      	movs	r3, #0
 8000884:	4313      	orrs	r3, r2
 8000886:	b21a      	sxth	r2, r3
						((DI6_GPIO_Port->IDR & DI6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DI6_GPIO_Port, DI6_Pin);
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <StartTask02+0x294>)
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
						((DI5_GPIO_Port->IDR & DI5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DI5_GPIO_Port, DI5_Pin);
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <StartTask02+0x264>
 8000894:	2320      	movs	r3, #32
 8000896:	e000      	b.n	800089a <StartTask02+0x266>
 8000898:	2300      	movs	r3, #0
 800089a:	4313      	orrs	r3, r2
 800089c:	b21a      	sxth	r2, r3
						((DI7_GPIO_Port->IDR & DI7_Pin)!=0)<<6; //HAL_GPIO_ReadPin(DI7_GPIO_Port, DI7_Pin);
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <StartTask02+0x298>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
						((DI6_GPIO_Port->IDR & DI6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DI6_GPIO_Port, DI6_Pin);
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <StartTask02+0x27a>
 80008aa:	2340      	movs	r3, #64	; 0x40
 80008ac:	e000      	b.n	80008b0 <StartTask02+0x27c>
 80008ae:	2300      	movs	r3, #0
 80008b0:	4313      	orrs	r3, r2
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	b29a      	uxth	r2, r3
		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 80008b6:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <StartTask02+0x290>)
 80008b8:	809a      	strh	r2, [r3, #4]

	osDelay(1);
 80008ba:	2001      	movs	r0, #1
 80008bc:	f004 fd58 	bl	8005370 <osDelay>
	  if ( ModbusDATA[0] != 0 ) {
 80008c0:	e6bc      	b.n	800063c <StartTask02+0x8>
 80008c2:	bf00      	nop
 80008c4:	20001ae0 	.word	0x20001ae0
 80008c8:	40010c00 	.word	0x40010c00
 80008cc:	40010800 	.word	0x40010800
 80008d0:	40011000 	.word	0x40011000
 80008d4:	20001a94 	.word	0x20001a94
 80008d8:	40000800 	.word	0x40000800
 80008dc:	20001944 	.word	0x20001944
 80008e0:	51eb851f 	.word	0x51eb851f

080008e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008f4:	d101      	bne.n	80008fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008f6:	f000 f9d3 	bl	8000ca0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000906:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000908:	e7fe      	b.n	8000908 <Error_Handler+0x6>
	...

0800090c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000912:	4a18      	ldr	r2, [pc, #96]	; (8000974 <HAL_MspInit+0x68>)
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <HAL_MspInit+0x68>)
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6193      	str	r3, [r2, #24]
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <HAL_MspInit+0x68>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092a:	4a12      	ldr	r2, [pc, #72]	; (8000974 <HAL_MspInit+0x68>)
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <HAL_MspInit+0x68>)
 800092e:	69db      	ldr	r3, [r3, #28]
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_MspInit+0x68>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	210f      	movs	r1, #15
 8000946:	f06f 0001 	mvn.w	r0, #1
 800094a:	f000 fcac 	bl	80012a6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <HAL_MspInit+0x6c>)
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <HAL_MspInit+0x6c>)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40021000 	.word	0x40021000
 8000978:	40010000 	.word	0x40010000

0800097c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b088      	sub	sp, #32
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0310 	add.w	r3, r7, #16
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a14      	ldr	r2, [pc, #80]	; (80009e8 <HAL_ADC_MspInit+0x6c>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d121      	bne.n	80009e0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800099c:	4a13      	ldr	r2, [pc, #76]	; (80009ec <HAL_ADC_MspInit+0x70>)
 800099e:	4b13      	ldr	r3, [pc, #76]	; (80009ec <HAL_ADC_MspInit+0x70>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b10      	ldr	r3, [pc, #64]	; (80009ec <HAL_ADC_MspInit+0x70>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009b0:	60fb      	str	r3, [r7, #12]
 80009b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	4a0d      	ldr	r2, [pc, #52]	; (80009ec <HAL_ADC_MspInit+0x70>)
 80009b6:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <HAL_ADC_MspInit+0x70>)
 80009b8:	699b      	ldr	r3, [r3, #24]
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b0a      	ldr	r3, [pc, #40]	; (80009ec <HAL_ADC_MspInit+0x70>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0304 	and.w	r3, r3, #4
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = AI1_Pin|AI2_Pin|AI3_Pin|AI4_Pin
 80009cc:	231f      	movs	r3, #31
 80009ce:	613b      	str	r3, [r7, #16]
                          |AI5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d0:	2303      	movs	r3, #3
 80009d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d4:	f107 0310 	add.w	r3, r7, #16
 80009d8:	4619      	mov	r1, r3
 80009da:	4805      	ldr	r0, [pc, #20]	; (80009f0 <HAL_ADC_MspInit+0x74>)
 80009dc:	f000 fd44 	bl	8001468 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009e0:	bf00      	nop
 80009e2:	3720      	adds	r7, #32
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40012400 	.word	0x40012400
 80009ec:	40021000 	.word	0x40021000
 80009f0:	40010800 	.word	0x40010800

080009f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0d      	ldr	r2, [pc, #52]	; (8000a38 <HAL_TIM_Base_MspInit+0x44>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d113      	bne.n	8000a2e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000a06:	4a0d      	ldr	r2, [pc, #52]	; (8000a3c <HAL_TIM_Base_MspInit+0x48>)
 8000a08:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <HAL_TIM_Base_MspInit+0x48>)
 8000a0a:	69db      	ldr	r3, [r3, #28]
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <HAL_TIM_Base_MspInit+0x48>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2105      	movs	r1, #5
 8000a22:	201e      	movs	r0, #30
 8000a24:	f000 fc3f 	bl	80012a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000a28:	201e      	movs	r0, #30
 8000a2a:	f000 fc58 	bl	80012de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40000800 	.word	0x40000800
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <HAL_TIM_MspPostInit+0x5c>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d118      	bne.n	8000a92 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a60:	4a0f      	ldr	r2, [pc, #60]	; (8000aa0 <HAL_TIM_MspPostInit+0x60>)
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <HAL_TIM_MspPostInit+0x60>)
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <HAL_TIM_MspPostInit+0x60>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0308 	and.w	r3, r3, #8
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PWM_DO4_Pin|PWM_DO5_Pin;
 8000a78:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4805      	ldr	r0, [pc, #20]	; (8000aa4 <HAL_TIM_MspPostInit+0x64>)
 8000a8e:	f000 fceb 	bl	8001468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000a92:	bf00      	nop
 8000a94:	3720      	adds	r7, #32
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40000800 	.word	0x40000800
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	40010c00 	.word	0x40010c00

08000aa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0310 	add.w	r3, r7, #16
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a20      	ldr	r2, [pc, #128]	; (8000b44 <HAL_UART_MspInit+0x9c>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d139      	bne.n	8000b3c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ac8:	4a1f      	ldr	r2, [pc, #124]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000aca:	4b1f      	ldr	r3, [pc, #124]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	4a19      	ldr	r2, [pc, #100]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000ae2:	4b19      	ldr	r3, [pc, #100]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000ae4:	699b      	ldr	r3, [r3, #24]
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <HAL_UART_MspInit+0xa0>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0304 	and.w	r3, r3, #4
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000af8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000afc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afe:	2302      	movs	r3, #2
 8000b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 0310 	add.w	r3, r7, #16
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	480f      	ldr	r0, [pc, #60]	; (8000b4c <HAL_UART_MspInit+0xa4>)
 8000b0e:	f000 fcab 	bl	8001468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b20:	f107 0310 	add.w	r3, r7, #16
 8000b24:	4619      	mov	r1, r3
 8000b26:	4809      	ldr	r0, [pc, #36]	; (8000b4c <HAL_UART_MspInit+0xa4>)
 8000b28:	f000 fc9e 	bl	8001468 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2105      	movs	r1, #5
 8000b30:	2025      	movs	r0, #37	; 0x25
 8000b32:	f000 fbb8 	bl	80012a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b36:	2025      	movs	r0, #37	; 0x25
 8000b38:	f000 fbd1 	bl	80012de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b3c:	bf00      	nop
 8000b3e:	3720      	adds	r7, #32
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40013800 	.word	0x40013800
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010800 	.word	0x40010800

08000b50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	; 0x30
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000b60:	2200      	movs	r2, #0
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	201c      	movs	r0, #28
 8000b66:	f000 fb9e 	bl	80012a6 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b6a:	201c      	movs	r0, #28
 8000b6c:	f000 fbb7 	bl	80012de <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000b70:	4a20      	ldr	r2, [pc, #128]	; (8000bf4 <HAL_InitTick+0xa4>)
 8000b72:	4b20      	ldr	r3, [pc, #128]	; (8000bf4 <HAL_InitTick+0xa4>)
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	f043 0301 	orr.w	r3, r3, #1
 8000b7a:	61d3      	str	r3, [r2, #28]
 8000b7c:	4b1d      	ldr	r3, [pc, #116]	; (8000bf4 <HAL_InitTick+0xa4>)
 8000b7e:	69db      	ldr	r3, [r3, #28]
 8000b80:	f003 0301 	and.w	r3, r3, #1
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b88:	f107 0210 	add.w	r2, r7, #16
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f001 f9f2 	bl	8001f7c <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b98:	f001 f9c8 	bl	8001f2c <HAL_RCC_GetPCLK1Freq>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba4:	4a14      	ldr	r2, [pc, #80]	; (8000bf8 <HAL_InitTick+0xa8>)
 8000ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8000baa:	0c9b      	lsrs	r3, r3, #18
 8000bac:	3b01      	subs	r3, #1
 8000bae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <HAL_InitTick+0xac>)
 8000bb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bb6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000bb8:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <HAL_InitTick+0xac>)
 8000bba:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bbe:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <HAL_InitTick+0xac>)
 8000bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bc4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000bc6:	4b0d      	ldr	r3, [pc, #52]	; (8000bfc <HAL_InitTick+0xac>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <HAL_InitTick+0xac>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8000bd2:	480a      	ldr	r0, [pc, #40]	; (8000bfc <HAL_InitTick+0xac>)
 8000bd4:	f001 fad6 	bl	8002184 <HAL_TIM_Base_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d104      	bne.n	8000be8 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8000bde:	4807      	ldr	r0, [pc, #28]	; (8000bfc <HAL_InitTick+0xac>)
 8000be0:	f001 fb20 	bl	8002224 <HAL_TIM_Base_Start_IT>
 8000be4:	4603      	mov	r3, r0
 8000be6:	e000      	b.n	8000bea <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3730      	adds	r7, #48	; 0x30
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	431bde83 	.word	0x431bde83
 8000bfc:	20001b6c 	.word	0x20001b6c

08000c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <NMI_Handler+0x4>

08000c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <HardFault_Handler+0x4>

08000c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <MemManage_Handler+0x4>

08000c12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c16:	e7fe      	b.n	8000c16 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
	...

08000c2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c30:	4802      	ldr	r0, [pc, #8]	; (8000c3c <TIM2_IRQHandler+0x10>)
 8000c32:	f001 fc89 	bl	8002548 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20001b6c 	.word	0x20001b6c

08000c40 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000c44:	4802      	ldr	r0, [pc, #8]	; (8000c50 <TIM4_IRQHandler+0x10>)
 8000c46:	f001 fc7f 	bl	8002548 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20001a98 	.word	0x20001a98

08000c54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c58:	4802      	ldr	r0, [pc, #8]	; (8000c64 <USART1_IRQHandler+0x10>)
 8000c5a:	f002 faed 	bl	8003238 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20001b24 	.word	0x20001b24

08000c68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4a08      	ldr	r2, [pc, #32]	; (8000c9c <HAL_Init+0x28>)
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_Init+0x28>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f043 0310 	orr.w	r3, r3, #16
 8000c82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 fb03 	bl	8001290 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f7ff ff60 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fe3c 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40022000 	.word	0x40022000

08000ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <HAL_IncTick+0x1c>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <HAL_IncTick+0x20>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a03      	ldr	r2, [pc, #12]	; (8000cc0 <HAL_IncTick+0x20>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	20001bb4 	.word	0x20001bb4

08000cc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc8:	4b02      	ldr	r3, [pc, #8]	; (8000cd4 <HAL_GetTick+0x10>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	20001bb4 	.word	0x20001bb4

08000cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce0:	f7ff fff0 	bl	8000cc4 <HAL_GetTick>
 8000ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf0:	d005      	beq.n	8000cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <HAL_Delay+0x40>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cfe:	bf00      	nop
 8000d00:	f7ff ffe0 	bl	8000cc4 <HAL_GetTick>
 8000d04:	4602      	mov	r2, r0
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	1ad2      	subs	r2, r2, r3
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d3f7      	bcc.n	8000d00 <HAL_Delay+0x28>
  {
  }
}
 8000d10:	bf00      	nop
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000008 	.word	0x20000008

08000d1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d24:	2300      	movs	r3, #0
 8000d26:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d101      	bne.n	8000d3e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e0be      	b.n	8000ebc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d109      	bne.n	8000d60 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2200      	movs	r2, #0
 8000d56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff fe0e 	bl	800097c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 f9ab 	bl	80010bc <ADC_ConversionStop_Disable>
 8000d66:	4603      	mov	r3, r0
 8000d68:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d6e:	f003 0310 	and.w	r3, r3, #16
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8099 	bne.w	8000eaa <HAL_ADC_Init+0x18e>
 8000d78:	7dfb      	ldrb	r3, [r7, #23]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	f040 8095 	bne.w	8000eaa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d88:	f023 0302 	bic.w	r3, r3, #2
 8000d8c:	f043 0202 	orr.w	r2, r3, #2
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d9c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7b1b      	ldrb	r3, [r3, #12]
 8000da2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000da4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000db4:	d003      	beq.n	8000dbe <HAL_ADC_Init+0xa2>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d102      	bne.n	8000dc4 <HAL_ADC_Init+0xa8>
 8000dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dc2:	e000      	b.n	8000dc6 <HAL_ADC_Init+0xaa>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	7d1b      	ldrb	r3, [r3, #20]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d119      	bne.n	8000e08 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	7b1b      	ldrb	r3, [r3, #12]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d109      	bne.n	8000df0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	3b01      	subs	r3, #1
 8000de2:	035a      	lsls	r2, r3, #13
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	e00b      	b.n	8000e08 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df4:	f043 0220 	orr.w	r2, r3, #32
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e00:	f043 0201 	orr.w	r2, r3, #1
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	6812      	ldr	r2, [r2, #0]
 8000e10:	6852      	ldr	r2, [r2, #4]
 8000e12:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	6899      	ldr	r1, [r3, #8]
 8000e26:	4b27      	ldr	r3, [pc, #156]	; (8000ec4 <HAL_ADC_Init+0x1a8>)
 8000e28:	400b      	ands	r3, r1
 8000e2a:	68b9      	ldr	r1, [r7, #8]
 8000e2c:	430b      	orrs	r3, r1
 8000e2e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e38:	d003      	beq.n	8000e42 <HAL_ADC_Init+0x126>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d104      	bne.n	8000e4c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	051b      	lsls	r3, r3, #20
 8000e4a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	687a      	ldr	r2, [r7, #4]
 8000e52:	6812      	ldr	r2, [r2, #0]
 8000e54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000e56:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	689a      	ldr	r2, [r3, #8]
 8000e66:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <HAL_ADC_Init+0x1ac>)
 8000e68:	4013      	ands	r3, r2
 8000e6a:	68ba      	ldr	r2, [r7, #8]
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d10b      	bne.n	8000e88 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e7a:	f023 0303 	bic.w	r3, r3, #3
 8000e7e:	f043 0201 	orr.w	r2, r3, #1
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e86:	e018      	b.n	8000eba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e8c:	f023 0312 	bic.w	r3, r3, #18
 8000e90:	f043 0210 	orr.w	r2, r3, #16
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e9c:	f043 0201 	orr.w	r2, r3, #1
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ea8:	e007      	b.n	8000eba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eae:	f043 0210 	orr.w	r2, r3, #16
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	ffe1f7fd 	.word	0xffe1f7fd
 8000ec8:	ff1f0efe 	.word	0xff1f0efe

08000ecc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000ecc:	b490      	push	{r4, r7}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d101      	bne.n	8000eec <HAL_ADC_ConfigChannel+0x20>
 8000ee8:	2302      	movs	r3, #2
 8000eea:	e0dc      	b.n	80010a6 <HAL_ADC_ConfigChannel+0x1da>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	2b06      	cmp	r3, #6
 8000efa:	d81c      	bhi.n	8000f36 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6819      	ldr	r1, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	3b05      	subs	r3, #5
 8000f12:	221f      	movs	r2, #31
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	4018      	ands	r0, r3
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681c      	ldr	r4, [r3, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685a      	ldr	r2, [r3, #4]
 8000f24:	4613      	mov	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	3b05      	subs	r3, #5
 8000f2c:	fa04 f303 	lsl.w	r3, r4, r3
 8000f30:	4303      	orrs	r3, r0
 8000f32:	634b      	str	r3, [r1, #52]	; 0x34
 8000f34:	e03c      	b.n	8000fb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	2b0c      	cmp	r3, #12
 8000f3c:	d81c      	bhi.n	8000f78 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6819      	ldr	r1, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	4413      	add	r3, r2
 8000f52:	3b23      	subs	r3, #35	; 0x23
 8000f54:	221f      	movs	r2, #31
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	4018      	ands	r0, r3
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	681c      	ldr	r4, [r3, #0]
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685a      	ldr	r2, [r3, #4]
 8000f66:	4613      	mov	r3, r2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	4413      	add	r3, r2
 8000f6c:	3b23      	subs	r3, #35	; 0x23
 8000f6e:	fa04 f303 	lsl.w	r3, r4, r3
 8000f72:	4303      	orrs	r3, r0
 8000f74:	630b      	str	r3, [r1, #48]	; 0x30
 8000f76:	e01b      	b.n	8000fb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	4613      	mov	r3, r2
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	4413      	add	r3, r2
 8000f8c:	3b41      	subs	r3, #65	; 0x41
 8000f8e:	221f      	movs	r2, #31
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	4018      	ands	r0, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681c      	ldr	r4, [r3, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	3b41      	subs	r3, #65	; 0x41
 8000fa8:	fa04 f303 	lsl.w	r3, r4, r3
 8000fac:	4303      	orrs	r3, r0
 8000fae:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b09      	cmp	r3, #9
 8000fb6:	d91c      	bls.n	8000ff2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6819      	ldr	r1, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	68d8      	ldr	r0, [r3, #12]
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	3b1e      	subs	r3, #30
 8000fce:	2207      	movs	r2, #7
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	4018      	ands	r0, r3
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	689c      	ldr	r4, [r3, #8]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	3b1e      	subs	r3, #30
 8000fe8:	fa04 f303 	lsl.w	r3, r4, r3
 8000fec:	4303      	orrs	r3, r0
 8000fee:	60cb      	str	r3, [r1, #12]
 8000ff0:	e019      	b.n	8001026 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6819      	ldr	r1, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6918      	ldr	r0, [r3, #16]
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4613      	mov	r3, r2
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	4413      	add	r3, r2
 8001006:	2207      	movs	r2, #7
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	4018      	ands	r0, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	689c      	ldr	r4, [r3, #8]
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4613      	mov	r3, r2
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	4413      	add	r3, r2
 800101e:	fa04 f303 	lsl.w	r3, r4, r3
 8001022:	4303      	orrs	r3, r0
 8001024:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b10      	cmp	r3, #16
 800102c:	d003      	beq.n	8001036 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001032:	2b11      	cmp	r3, #17
 8001034:	d132      	bne.n	800109c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a1d      	ldr	r2, [pc, #116]	; (80010b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d125      	bne.n	800108c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d126      	bne.n	800109c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	6812      	ldr	r2, [r2, #0]
 8001056:	6892      	ldr	r2, [r2, #8]
 8001058:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800105c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b10      	cmp	r3, #16
 8001064:	d11a      	bne.n	800109c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001066:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a13      	ldr	r2, [pc, #76]	; (80010b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800106c:	fba2 2303 	umull	r2, r3, r2, r3
 8001070:	0c9a      	lsrs	r2, r3, #18
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800107c:	e002      	b.n	8001084 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	3b01      	subs	r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f9      	bne.n	800107e <HAL_ADC_ConfigChannel+0x1b2>
 800108a:	e007      	b.n	800109c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001090:	f043 0220 	orr.w	r2, r3, #32
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc90      	pop	{r4, r7}
 80010ae:	4770      	bx	lr
 80010b0:	40012400 	.word	0x40012400
 80010b4:	20000000 	.word	0x20000000
 80010b8:	431bde83 	.word	0x431bde83

080010bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d12e      	bne.n	8001134 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	6892      	ldr	r2, [r2, #8]
 80010e0:	f022 0201 	bic.w	r2, r2, #1
 80010e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010e6:	f7ff fded 	bl	8000cc4 <HAL_GetTick>
 80010ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80010ec:	e01b      	b.n	8001126 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010ee:	f7ff fde9 	bl	8000cc4 <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d914      	bls.n	8001126 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	2b01      	cmp	r3, #1
 8001108:	d10d      	bne.n	8001126 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110e:	f043 0210 	orr.w	r2, r3, #16
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111a:	f043 0201 	orr.w	r2, r3, #1
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e007      	b.n	8001136 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b01      	cmp	r3, #1
 8001132:	d0dc      	beq.n	80010ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <__NVIC_SetPriorityGrouping+0x44>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800115c:	4013      	ands	r3, r2
 800115e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800116c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	; (8001184 <__NVIC_SetPriorityGrouping+0x44>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <__NVIC_GetPriorityGrouping+0x18>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	0a1b      	lsrs	r3, r3, #8
 8001192:	f003 0307 	and.w	r3, r3, #7
}
 8001196:	4618      	mov	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	db0b      	blt.n	80011ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b6:	4908      	ldr	r1, [pc, #32]	; (80011d8 <__NVIC_EnableIRQ+0x34>)
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	f002 021f 	and.w	r2, r2, #31
 80011c4:	2001      	movs	r0, #1
 80011c6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	490d      	ldr	r1, [pc, #52]	; (8001228 <__NVIC_SetPriority+0x4c>)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	4909      	ldr	r1, [pc, #36]	; (800122c <__NVIC_SetPriority+0x50>)
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	3b04      	subs	r3, #4
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	; 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	2201      	movs	r2, #1
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	1e5a      	subs	r2, r3, #1
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	401a      	ands	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001276:	2101      	movs	r1, #1
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	1e59      	subs	r1, r3, #1
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001284:	4313      	orrs	r3, r2
         );
}
 8001286:	4618      	mov	r0, r3
 8001288:	3724      	adds	r7, #36	; 0x24
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ff51 	bl	8001140 <__NVIC_SetPriorityGrouping>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b086      	sub	sp, #24
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
 80012b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b8:	f7ff ff66 	bl	8001188 <__NVIC_GetPriorityGrouping>
 80012bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	68b9      	ldr	r1, [r7, #8]
 80012c2:	6978      	ldr	r0, [r7, #20]
 80012c4:	f7ff ffb4 	bl	8001230 <NVIC_EncodePriority>
 80012c8:	4602      	mov	r2, r0
 80012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff ff83 	bl	80011dc <__NVIC_SetPriority>
}
 80012d6:	bf00      	nop
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff59 	bl	80011a4 <__NVIC_EnableIRQ>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b085      	sub	sp, #20
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800130c:	2b02      	cmp	r3, #2
 800130e:	d008      	beq.n	8001322 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2204      	movs	r2, #4
 8001314:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e020      	b.n	8001364 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	6812      	ldr	r2, [r2, #0]
 800132c:	f022 020e 	bic.w	r2, r2, #14
 8001330:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	6812      	ldr	r2, [r2, #0]
 800133c:	f022 0201 	bic.w	r2, r2, #1
 8001340:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800134a:	2101      	movs	r1, #1
 800134c:	fa01 f202 	lsl.w	r2, r1, r2
 8001350:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001362:	7bfb      	ldrb	r3, [r7, #15]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
	...

08001370 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001382:	2b02      	cmp	r3, #2
 8001384:	d005      	beq.n	8001392 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2204      	movs	r2, #4
 800138a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	e057      	b.n	8001442 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	6812      	ldr	r2, [r2, #0]
 800139a:	6812      	ldr	r2, [r2, #0]
 800139c:	f022 020e 	bic.w	r2, r2, #14
 80013a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	6812      	ldr	r2, [r2, #0]
 80013aa:	6812      	ldr	r2, [r2, #0]
 80013ac:	f022 0201 	bic.w	r2, r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013b2:	4a26      	ldr	r2, [pc, #152]	; (800144c <HAL_DMA_Abort_IT+0xdc>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4619      	mov	r1, r3
 80013ba:	4b25      	ldr	r3, [pc, #148]	; (8001450 <HAL_DMA_Abort_IT+0xe0>)
 80013bc:	4299      	cmp	r1, r3
 80013be:	d02e      	beq.n	800141e <HAL_DMA_Abort_IT+0xae>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4b23      	ldr	r3, [pc, #140]	; (8001454 <HAL_DMA_Abort_IT+0xe4>)
 80013c8:	4299      	cmp	r1, r3
 80013ca:	d026      	beq.n	800141a <HAL_DMA_Abort_IT+0xaa>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	4b21      	ldr	r3, [pc, #132]	; (8001458 <HAL_DMA_Abort_IT+0xe8>)
 80013d4:	4299      	cmp	r1, r3
 80013d6:	d01d      	beq.n	8001414 <HAL_DMA_Abort_IT+0xa4>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4619      	mov	r1, r3
 80013de:	4b1f      	ldr	r3, [pc, #124]	; (800145c <HAL_DMA_Abort_IT+0xec>)
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d014      	beq.n	800140e <HAL_DMA_Abort_IT+0x9e>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4619      	mov	r1, r3
 80013ea:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <HAL_DMA_Abort_IT+0xf0>)
 80013ec:	4299      	cmp	r1, r3
 80013ee:	d00b      	beq.n	8001408 <HAL_DMA_Abort_IT+0x98>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <HAL_DMA_Abort_IT+0xf4>)
 80013f8:	4299      	cmp	r1, r3
 80013fa:	d102      	bne.n	8001402 <HAL_DMA_Abort_IT+0x92>
 80013fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001400:	e00e      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 8001402:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001406:	e00b      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 8001408:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800140c:	e008      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 800140e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001412:	e005      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 8001414:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001418:	e002      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 800141a:	2310      	movs	r3, #16
 800141c:	e000      	b.n	8001420 <HAL_DMA_Abort_IT+0xb0>
 800141e:	2301      	movs	r3, #1
 8001420:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	4798      	blx	r3
    } 
  }
  return status;
 8001442:	7bfb      	ldrb	r3, [r7, #15]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40020000 	.word	0x40020000
 8001450:	40020008 	.word	0x40020008
 8001454:	4002001c 	.word	0x4002001c
 8001458:	40020030 	.word	0x40020030
 800145c:	40020044 	.word	0x40020044
 8001460:	40020058 	.word	0x40020058
 8001464:	4002006c 	.word	0x4002006c

08001468 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001468:	b480      	push	{r7}
 800146a:	b08b      	sub	sp, #44	; 0x2c
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001476:	2300      	movs	r3, #0
 8001478:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800147a:	e127      	b.n	80016cc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800147c:	2201      	movs	r2, #1
 800147e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	4013      	ands	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	429a      	cmp	r2, r3
 8001496:	f040 8116 	bne.w	80016c6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b12      	cmp	r3, #18
 80014a0:	d034      	beq.n	800150c <HAL_GPIO_Init+0xa4>
 80014a2:	2b12      	cmp	r3, #18
 80014a4:	d80d      	bhi.n	80014c2 <HAL_GPIO_Init+0x5a>
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d02b      	beq.n	8001502 <HAL_GPIO_Init+0x9a>
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d804      	bhi.n	80014b8 <HAL_GPIO_Init+0x50>
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d031      	beq.n	8001516 <HAL_GPIO_Init+0xae>
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d01c      	beq.n	80014f0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014b6:	e048      	b.n	800154a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d043      	beq.n	8001544 <HAL_GPIO_Init+0xdc>
 80014bc:	2b11      	cmp	r3, #17
 80014be:	d01b      	beq.n	80014f8 <HAL_GPIO_Init+0x90>
          break;
 80014c0:	e043      	b.n	800154a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80014c2:	4a89      	ldr	r2, [pc, #548]	; (80016e8 <HAL_GPIO_Init+0x280>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d026      	beq.n	8001516 <HAL_GPIO_Init+0xae>
 80014c8:	4a87      	ldr	r2, [pc, #540]	; (80016e8 <HAL_GPIO_Init+0x280>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d806      	bhi.n	80014dc <HAL_GPIO_Init+0x74>
 80014ce:	4a87      	ldr	r2, [pc, #540]	; (80016ec <HAL_GPIO_Init+0x284>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d020      	beq.n	8001516 <HAL_GPIO_Init+0xae>
 80014d4:	4a86      	ldr	r2, [pc, #536]	; (80016f0 <HAL_GPIO_Init+0x288>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d01d      	beq.n	8001516 <HAL_GPIO_Init+0xae>
          break;
 80014da:	e036      	b.n	800154a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80014dc:	4a85      	ldr	r2, [pc, #532]	; (80016f4 <HAL_GPIO_Init+0x28c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d019      	beq.n	8001516 <HAL_GPIO_Init+0xae>
 80014e2:	4a85      	ldr	r2, [pc, #532]	; (80016f8 <HAL_GPIO_Init+0x290>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d016      	beq.n	8001516 <HAL_GPIO_Init+0xae>
 80014e8:	4a84      	ldr	r2, [pc, #528]	; (80016fc <HAL_GPIO_Init+0x294>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d013      	beq.n	8001516 <HAL_GPIO_Init+0xae>
          break;
 80014ee:	e02c      	b.n	800154a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	623b      	str	r3, [r7, #32]
          break;
 80014f6:	e028      	b.n	800154a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	3304      	adds	r3, #4
 80014fe:	623b      	str	r3, [r7, #32]
          break;
 8001500:	e023      	b.n	800154a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	3308      	adds	r3, #8
 8001508:	623b      	str	r3, [r7, #32]
          break;
 800150a:	e01e      	b.n	800154a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	330c      	adds	r3, #12
 8001512:	623b      	str	r3, [r7, #32]
          break;
 8001514:	e019      	b.n	800154a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d102      	bne.n	8001524 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800151e:	2304      	movs	r3, #4
 8001520:	623b      	str	r3, [r7, #32]
          break;
 8001522:	e012      	b.n	800154a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d105      	bne.n	8001538 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800152c:	2308      	movs	r3, #8
 800152e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69fa      	ldr	r2, [r7, #28]
 8001534:	611a      	str	r2, [r3, #16]
          break;
 8001536:	e008      	b.n	800154a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001538:	2308      	movs	r3, #8
 800153a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	615a      	str	r2, [r3, #20]
          break;
 8001542:	e002      	b.n	800154a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
          break;
 8001548:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2bff      	cmp	r3, #255	; 0xff
 800154e:	d801      	bhi.n	8001554 <HAL_GPIO_Init+0xec>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	e001      	b.n	8001558 <HAL_GPIO_Init+0xf0>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3304      	adds	r3, #4
 8001558:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	2bff      	cmp	r3, #255	; 0xff
 800155e:	d802      	bhi.n	8001566 <HAL_GPIO_Init+0xfe>
 8001560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	e002      	b.n	800156c <HAL_GPIO_Init+0x104>
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	3b08      	subs	r3, #8
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	210f      	movs	r1, #15
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	fa01 f303 	lsl.w	r3, r1, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	401a      	ands	r2, r3
 800157e:	6a39      	ldr	r1, [r7, #32]
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	431a      	orrs	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001594:	2b00      	cmp	r3, #0
 8001596:	f000 8096 	beq.w	80016c6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800159a:	4a59      	ldr	r2, [pc, #356]	; (8001700 <HAL_GPIO_Init+0x298>)
 800159c:	4b58      	ldr	r3, [pc, #352]	; (8001700 <HAL_GPIO_Init+0x298>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6193      	str	r3, [r2, #24]
 80015a6:	4b56      	ldr	r3, [pc, #344]	; (8001700 <HAL_GPIO_Init+0x298>)
 80015a8:	699b      	ldr	r3, [r3, #24]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015b2:	4a54      	ldr	r2, [pc, #336]	; (8001704 <HAL_GPIO_Init+0x29c>)
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	089b      	lsrs	r3, r3, #2
 80015b8:	3302      	adds	r3, #2
 80015ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015be:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c2:	f003 0303 	and.w	r3, r3, #3
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	220f      	movs	r2, #15
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43db      	mvns	r3, r3
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4013      	ands	r3, r2
 80015d4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4b      	ldr	r2, [pc, #300]	; (8001708 <HAL_GPIO_Init+0x2a0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d013      	beq.n	8001606 <HAL_GPIO_Init+0x19e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a4a      	ldr	r2, [pc, #296]	; (800170c <HAL_GPIO_Init+0x2a4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d00d      	beq.n	8001602 <HAL_GPIO_Init+0x19a>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a49      	ldr	r2, [pc, #292]	; (8001710 <HAL_GPIO_Init+0x2a8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d007      	beq.n	80015fe <HAL_GPIO_Init+0x196>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a48      	ldr	r2, [pc, #288]	; (8001714 <HAL_GPIO_Init+0x2ac>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <HAL_GPIO_Init+0x192>
 80015f6:	2303      	movs	r3, #3
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x1a0>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e004      	b.n	8001608 <HAL_GPIO_Init+0x1a0>
 80015fe:	2302      	movs	r3, #2
 8001600:	e002      	b.n	8001608 <HAL_GPIO_Init+0x1a0>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_GPIO_Init+0x1a0>
 8001606:	2300      	movs	r3, #0
 8001608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800160a:	f002 0203 	and.w	r2, r2, #3
 800160e:	0092      	lsls	r2, r2, #2
 8001610:	4093      	lsls	r3, r2
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4313      	orrs	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001618:	493a      	ldr	r1, [pc, #232]	; (8001704 <HAL_GPIO_Init+0x29c>)
 800161a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800161c:	089b      	lsrs	r3, r3, #2
 800161e:	3302      	adds	r3, #2
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d006      	beq.n	8001640 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001632:	4939      	ldr	r1, [pc, #228]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001634:	4b38      	ldr	r3, [pc, #224]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	600b      	str	r3, [r1, #0]
 800163e:	e006      	b.n	800164e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001640:	4935      	ldr	r1, [pc, #212]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	43db      	mvns	r3, r3
 800164a:	4013      	ands	r3, r2
 800164c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d006      	beq.n	8001668 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800165a:	492f      	ldr	r1, [pc, #188]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 800165c:	4b2e      	ldr	r3, [pc, #184]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
 8001666:	e006      	b.n	8001676 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001668:	492b      	ldr	r1, [pc, #172]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 800166a:	4b2b      	ldr	r3, [pc, #172]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 800166c:	685a      	ldr	r2, [r3, #4]
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	43db      	mvns	r3, r3
 8001672:	4013      	ands	r3, r2
 8001674:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001682:	4925      	ldr	r1, [pc, #148]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001684:	4b24      	ldr	r3, [pc, #144]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	4313      	orrs	r3, r2
 800168c:	608b      	str	r3, [r1, #8]
 800168e:	e006      	b.n	800169e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001690:	4921      	ldr	r1, [pc, #132]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001692:	4b21      	ldr	r3, [pc, #132]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 8001694:	689a      	ldr	r2, [r3, #8]
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	43db      	mvns	r3, r3
 800169a:	4013      	ands	r3, r2
 800169c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d006      	beq.n	80016b8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016aa:	491b      	ldr	r1, [pc, #108]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80016ae:	68da      	ldr	r2, [r3, #12]
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	60cb      	str	r3, [r1, #12]
 80016b6:	e006      	b.n	80016c6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016b8:	4917      	ldr	r1, [pc, #92]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80016ba:	4b17      	ldr	r3, [pc, #92]	; (8001718 <HAL_GPIO_Init+0x2b0>)
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	43db      	mvns	r3, r3
 80016c2:	4013      	ands	r3, r2
 80016c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	3301      	adds	r3, #1
 80016ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	fa22 f303 	lsr.w	r3, r2, r3
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f47f aed0 	bne.w	800147c <HAL_GPIO_Init+0x14>
  }
}
 80016dc:	bf00      	nop
 80016de:	372c      	adds	r7, #44	; 0x2c
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	10210000 	.word	0x10210000
 80016ec:	10110000 	.word	0x10110000
 80016f0:	10120000 	.word	0x10120000
 80016f4:	10310000 	.word	0x10310000
 80016f8:	10320000 	.word	0x10320000
 80016fc:	10220000 	.word	0x10220000
 8001700:	40021000 	.word	0x40021000
 8001704:	40010000 	.word	0x40010000
 8001708:	40010800 	.word	0x40010800
 800170c:	40010c00 	.word	0x40010c00
 8001710:	40011000 	.word	0x40011000
 8001714:	40011400 	.word	0x40011400
 8001718:	40010400 	.word	0x40010400

0800171c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	807b      	strh	r3, [r7, #2]
 8001728:	4613      	mov	r3, r2
 800172a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800172c:	787b      	ldrb	r3, [r7, #1]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001732:	887a      	ldrh	r2, [r7, #2]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001738:	e003      	b.n	8001742 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800173a:	887b      	ldrh	r3, [r7, #2]
 800173c:	041a      	lsls	r2, r3, #16
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	611a      	str	r2, [r3, #16]
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800175e:	887a      	ldrh	r2, [r7, #2]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4013      	ands	r3, r2
 8001764:	041a      	lsls	r2, r3, #16
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	43d9      	mvns	r1, r3
 800176a:	887b      	ldrh	r3, [r7, #2]
 800176c:	400b      	ands	r3, r1
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	611a      	str	r2, [r3, #16]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
	...

08001780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e26c      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	f000 8087 	beq.w	80018ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017a0:	4b92      	ldr	r3, [pc, #584]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 030c 	and.w	r3, r3, #12
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d00c      	beq.n	80017c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017ac:	4b8f      	ldr	r3, [pc, #572]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 030c 	and.w	r3, r3, #12
 80017b4:	2b08      	cmp	r3, #8
 80017b6:	d112      	bne.n	80017de <HAL_RCC_OscConfig+0x5e>
 80017b8:	4b8c      	ldr	r3, [pc, #560]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c4:	d10b      	bne.n	80017de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c6:	4b89      	ldr	r3, [pc, #548]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d06c      	beq.n	80018ac <HAL_RCC_OscConfig+0x12c>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d168      	bne.n	80018ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e246      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017e6:	d106      	bne.n	80017f6 <HAL_RCC_OscConfig+0x76>
 80017e8:	4a80      	ldr	r2, [pc, #512]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017ea:	4b80      	ldr	r3, [pc, #512]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017f2:	6013      	str	r3, [r2, #0]
 80017f4:	e02e      	b.n	8001854 <HAL_RCC_OscConfig+0xd4>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d10c      	bne.n	8001818 <HAL_RCC_OscConfig+0x98>
 80017fe:	4a7b      	ldr	r2, [pc, #492]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001800:	4b7a      	ldr	r3, [pc, #488]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	4a78      	ldr	r2, [pc, #480]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 800180c:	4b77      	ldr	r3, [pc, #476]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	e01d      	b.n	8001854 <HAL_RCC_OscConfig+0xd4>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001820:	d10c      	bne.n	800183c <HAL_RCC_OscConfig+0xbc>
 8001822:	4a72      	ldr	r2, [pc, #456]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001824:	4b71      	ldr	r3, [pc, #452]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	4a6f      	ldr	r2, [pc, #444]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001830:	4b6e      	ldr	r3, [pc, #440]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e00b      	b.n	8001854 <HAL_RCC_OscConfig+0xd4>
 800183c:	4a6b      	ldr	r2, [pc, #428]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 800183e:	4b6b      	ldr	r3, [pc, #428]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001846:	6013      	str	r3, [r2, #0]
 8001848:	4a68      	ldr	r2, [pc, #416]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 800184a:	4b68      	ldr	r3, [pc, #416]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001852:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d013      	beq.n	8001884 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185c:	f7ff fa32 	bl	8000cc4 <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001864:	f7ff fa2e 	bl	8000cc4 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b64      	cmp	r3, #100	; 0x64
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e1fa      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001876:	4b5d      	ldr	r3, [pc, #372]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d0f0      	beq.n	8001864 <HAL_RCC_OscConfig+0xe4>
 8001882:	e014      	b.n	80018ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001884:	f7ff fa1e 	bl	8000cc4 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800188c:	f7ff fa1a 	bl	8000cc4 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b64      	cmp	r3, #100	; 0x64
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e1e6      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189e:	4b53      	ldr	r3, [pc, #332]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x10c>
 80018aa:	e000      	b.n	80018ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d063      	beq.n	8001982 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ba:	4b4c      	ldr	r3, [pc, #304]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00b      	beq.n	80018de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018c6:	4b49      	ldr	r3, [pc, #292]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f003 030c 	and.w	r3, r3, #12
 80018ce:	2b08      	cmp	r3, #8
 80018d0:	d11c      	bne.n	800190c <HAL_RCC_OscConfig+0x18c>
 80018d2:	4b46      	ldr	r3, [pc, #280]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d116      	bne.n	800190c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018de:	4b43      	ldr	r3, [pc, #268]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d005      	beq.n	80018f6 <HAL_RCC_OscConfig+0x176>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d001      	beq.n	80018f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e1ba      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f6:	493d      	ldr	r1, [pc, #244]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018f8:	4b3c      	ldr	r3, [pc, #240]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4313      	orrs	r3, r2
 8001908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190a:	e03a      	b.n	8001982 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d020      	beq.n	8001956 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001914:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001916:	2201      	movs	r2, #1
 8001918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191a:	f7ff f9d3 	bl	8000cc4 <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001922:	f7ff f9cf 	bl	8000cc4 <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e19b      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0f0      	beq.n	8001922 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001940:	492a      	ldr	r1, [pc, #168]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4313      	orrs	r3, r2
 8001952:	600b      	str	r3, [r1, #0]
 8001954:	e015      	b.n	8001982 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001956:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195c:	f7ff f9b2 	bl	8000cc4 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001964:	f7ff f9ae 	bl	8000cc4 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e17a      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0308 	and.w	r3, r3, #8
 800198a:	2b00      	cmp	r3, #0
 800198c:	d03a      	beq.n	8001a04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d019      	beq.n	80019ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <HAL_RCC_OscConfig+0x274>)
 8001998:	2201      	movs	r2, #1
 800199a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199c:	f7ff f992 	bl	8000cc4 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a4:	f7ff f98e 	bl	8000cc4 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e15a      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <HAL_RCC_OscConfig+0x26c>)
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d0f0      	beq.n	80019a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019c2:	2001      	movs	r0, #1
 80019c4:	f000 fb0a 	bl	8001fdc <RCC_Delay>
 80019c8:	e01c      	b.n	8001a04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <HAL_RCC_OscConfig+0x274>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d0:	f7ff f978 	bl	8000cc4 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d6:	e00f      	b.n	80019f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d8:	f7ff f974 	bl	8000cc4 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d908      	bls.n	80019f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e140      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000
 80019f0:	42420000 	.word	0x42420000
 80019f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f8:	4b9e      	ldr	r3, [pc, #632]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 80019fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1e9      	bne.n	80019d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f000 80a6 	beq.w	8001b5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a16:	4b97      	ldr	r3, [pc, #604]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d10d      	bne.n	8001a3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4a94      	ldr	r2, [pc, #592]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a24:	4b93      	ldr	r3, [pc, #588]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	61d3      	str	r3, [r2, #28]
 8001a2e:	4b91      	ldr	r3, [pc, #580]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a36:	60bb      	str	r3, [r7, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3e:	4b8e      	ldr	r3, [pc, #568]	; (8001c78 <HAL_RCC_OscConfig+0x4f8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d118      	bne.n	8001a7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a4a:	4a8b      	ldr	r2, [pc, #556]	; (8001c78 <HAL_RCC_OscConfig+0x4f8>)
 8001a4c:	4b8a      	ldr	r3, [pc, #552]	; (8001c78 <HAL_RCC_OscConfig+0x4f8>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a56:	f7ff f935 	bl	8000cc4 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5e:	f7ff f931 	bl	8000cc4 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b64      	cmp	r3, #100	; 0x64
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e0fd      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a70:	4b81      	ldr	r3, [pc, #516]	; (8001c78 <HAL_RCC_OscConfig+0x4f8>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_OscConfig+0x312>
 8001a84:	4a7b      	ldr	r2, [pc, #492]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a86:	4b7b      	ldr	r3, [pc, #492]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6213      	str	r3, [r2, #32]
 8001a90:	e02d      	b.n	8001aee <HAL_RCC_OscConfig+0x36e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10c      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x334>
 8001a9a:	4a76      	ldr	r2, [pc, #472]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a9c:	4b75      	ldr	r3, [pc, #468]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	f023 0301 	bic.w	r3, r3, #1
 8001aa4:	6213      	str	r3, [r2, #32]
 8001aa6:	4a73      	ldr	r2, [pc, #460]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001aa8:	4b72      	ldr	r3, [pc, #456]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	f023 0304 	bic.w	r3, r3, #4
 8001ab0:	6213      	str	r3, [r2, #32]
 8001ab2:	e01c      	b.n	8001aee <HAL_RCC_OscConfig+0x36e>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	2b05      	cmp	r3, #5
 8001aba:	d10c      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x356>
 8001abc:	4a6d      	ldr	r2, [pc, #436]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001abe:	4b6d      	ldr	r3, [pc, #436]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6213      	str	r3, [r2, #32]
 8001ac8:	4a6a      	ldr	r2, [pc, #424]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001aca:	4b6a      	ldr	r3, [pc, #424]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	6213      	str	r3, [r2, #32]
 8001ad4:	e00b      	b.n	8001aee <HAL_RCC_OscConfig+0x36e>
 8001ad6:	4a67      	ldr	r2, [pc, #412]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001ad8:	4b66      	ldr	r3, [pc, #408]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	6213      	str	r3, [r2, #32]
 8001ae2:	4a64      	ldr	r2, [pc, #400]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	4b63      	ldr	r3, [pc, #396]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	f023 0304 	bic.w	r3, r3, #4
 8001aec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d015      	beq.n	8001b22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af6:	f7ff f8e5 	bl	8000cc4 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afc:	e00a      	b.n	8001b14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afe:	f7ff f8e1 	bl	8000cc4 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e0ab      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b14:	4b57      	ldr	r3, [pc, #348]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0ee      	beq.n	8001afe <HAL_RCC_OscConfig+0x37e>
 8001b20:	e014      	b.n	8001b4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b22:	f7ff f8cf 	bl	8000cc4 <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b28:	e00a      	b.n	8001b40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2a:	f7ff f8cb 	bl	8000cc4 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e095      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b40:	4b4c      	ldr	r3, [pc, #304]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ee      	bne.n	8001b2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b4c:	7dfb      	ldrb	r3, [r7, #23]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d105      	bne.n	8001b5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b52:	4a48      	ldr	r2, [pc, #288]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b54:	4b47      	ldr	r3, [pc, #284]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b56:	69db      	ldr	r3, [r3, #28]
 8001b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8081 	beq.w	8001c6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b68:	4b42      	ldr	r3, [pc, #264]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 030c 	and.w	r3, r3, #12
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d061      	beq.n	8001c38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69db      	ldr	r3, [r3, #28]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d146      	bne.n	8001c0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7c:	4b3f      	ldr	r3, [pc, #252]	; (8001c7c <HAL_RCC_OscConfig+0x4fc>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b82:	f7ff f89f 	bl	8000cc4 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8a:	f7ff f89b 	bl	8000cc4 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e067      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b9c:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1f0      	bne.n	8001b8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb0:	d108      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bb2:	4930      	ldr	r1, [pc, #192]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001bb4:	4b2f      	ldr	r3, [pc, #188]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc4:	482b      	ldr	r0, [pc, #172]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001bc6:	4b2b      	ldr	r3, [pc, #172]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a19      	ldr	r1, [r3, #32]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	430b      	orrs	r3, r1
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bdc:	4b27      	ldr	r3, [pc, #156]	; (8001c7c <HAL_RCC_OscConfig+0x4fc>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be2:	f7ff f86f 	bl	8000cc4 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bea:	f7ff f86b 	bl	8000cc4 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e037      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0x46a>
 8001c08:	e02f      	b.n	8001c6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0a:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <HAL_RCC_OscConfig+0x4fc>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7ff f858 	bl	8000cc4 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c18:	f7ff f854 	bl	8000cc4 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e020      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c2a:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x498>
 8001c36:	e018      	b.n	8001c6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d101      	bne.n	8001c44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e013      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c44:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d106      	bne.n	8001c66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d001      	beq.n	8001c6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40007000 	.word	0x40007000
 8001c7c:	42420060 	.word	0x42420060

08001c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0d0      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c94:	4b6a      	ldr	r3, [pc, #424]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0207 	and.w	r2, r3, #7
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d210      	bcs.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4967      	ldr	r1, [pc, #412]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	4b66      	ldr	r3, [pc, #408]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 0207 	bic.w	r2, r3, #7
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b63      	ldr	r3, [pc, #396]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0207 	and.w	r2, r3, #7
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b8      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cdc:	4a59      	ldr	r2, [pc, #356]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	4b59      	ldr	r3, [pc, #356]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cf4:	4a53      	ldr	r2, [pc, #332]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf6:	4b53      	ldr	r3, [pc, #332]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d00:	4950      	ldr	r1, [pc, #320]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	4b50      	ldr	r3, [pc, #320]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d040      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d26:	4b47      	ldr	r3, [pc, #284]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d115      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e07f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3e:	4b41      	ldr	r3, [pc, #260]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d109      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e073      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e06b      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d5e:	4939      	ldr	r1, [pc, #228]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d60:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f023 0203 	bic.w	r2, r3, #3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d70:	f7fe ffa8 	bl	8000cc4 <HAL_GetTick>
 8001d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d76:	e00a      	b.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7fe ffa4 	bl	8000cc4 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e053      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 020c 	and.w	r2, r3, #12
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d1eb      	bne.n	8001d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da0:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0207 	and.w	r2, r3, #7
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d910      	bls.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4924      	ldr	r1, [pc, #144]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	4b23      	ldr	r3, [pc, #140]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f023 0207 	bic.w	r2, r3, #7
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b20      	ldr	r3, [pc, #128]	; (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0207 	and.w	r2, r3, #7
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e032      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ddc:	4919      	ldr	r1, [pc, #100]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dfa:	4912      	ldr	r1, [pc, #72]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e0e:	f000 f821 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e12:	4601      	mov	r1, r0
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	; (8001e48 <HAL_RCC_ClockConfig+0x1c8>)
 8001e20:	5cd3      	ldrb	r3, [r2, r3]
 8001e22:	fa21 f303 	lsr.w	r3, r1, r3
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_RCC_ClockConfig+0x1cc>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_ClockConfig+0x1d0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fe8e 	bl	8000b50 <HAL_InitTick>

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	080088d0 	.word	0x080088d0
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	b490      	push	{r4, r7}
 8001e56:	b08a      	sub	sp, #40	; 0x28
 8001e58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e5a:	4b2a      	ldr	r3, [pc, #168]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001e5c:	1d3c      	adds	r4, r7, #4
 8001e5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e64:	4b28      	ldr	r3, [pc, #160]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61bb      	str	r3, [r7, #24]
 8001e72:	2300      	movs	r3, #0
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e7e:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d002      	beq.n	8001e94 <HAL_RCC_GetSysClockFreq+0x40>
 8001e8e:	2b08      	cmp	r3, #8
 8001e90:	d003      	beq.n	8001e9a <HAL_RCC_GetSysClockFreq+0x46>
 8001e92:	e02d      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e96:	623b      	str	r3, [r7, #32]
      break;
 8001e98:	e02d      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	0c9b      	lsrs	r3, r3, #18
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001eac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eb8:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	0c5b      	lsrs	r3, r3, #17
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ec6:	4413      	add	r3, r2
 8001ec8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ecc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	4a0f      	ldr	r2, [pc, #60]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ed2:	fb02 f203 	mul.w	r2, r2, r3
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ede:	e004      	b.n	8001eea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	4a0c      	ldr	r2, [pc, #48]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ee4:	fb02 f303 	mul.w	r3, r2, r3
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	623b      	str	r3, [r7, #32]
      break;
 8001eee:	e002      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ef0:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ef2:	623b      	str	r3, [r7, #32]
      break;
 8001ef4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3728      	adds	r7, #40	; 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc90      	pop	{r4, r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	080087fc 	.word	0x080087fc
 8001f08:	0800880c 	.word	0x0800880c
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	007a1200 	.word	0x007a1200
 8001f14:	003d0900 	.word	0x003d0900

08001f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f1c:	4b02      	ldr	r3, [pc, #8]	; (8001f28 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	20000000 	.word	0x20000000

08001f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f30:	f7ff fff2 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f34:	4601      	mov	r1, r0
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	4a03      	ldr	r2, [pc, #12]	; (8001f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f42:	5cd3      	ldrb	r3, [r2, r3]
 8001f44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	080088e0 	.word	0x080088e0

08001f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f58:	f7ff ffde 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f5c:	4601      	mov	r1, r0
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	0adb      	lsrs	r3, r3, #11
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	4a03      	ldr	r2, [pc, #12]	; (8001f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f6a:	5cd3      	ldrb	r3, [r2, r3]
 8001f6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40021000 	.word	0x40021000
 8001f78:	080088e0 	.word	0x080088e0

08001f7c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	220f      	movs	r2, #15
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f8c:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <HAL_RCC_GetClockConfig+0x58>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0203 	and.w	r2, r3, #3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f98:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <HAL_RCC_GetClockConfig+0x58>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <HAL_RCC_GetClockConfig+0x58>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001fb0:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <HAL_RCC_GetClockConfig+0x58>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	08db      	lsrs	r3, r3, #3
 8001fb6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0207 	and.w	r2, r3, #7
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40022000 	.word	0x40022000

08001fdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <RCC_Delay+0x34>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a0a      	ldr	r2, [pc, #40]	; (8002014 <RCC_Delay+0x38>)
 8001fea:	fba2 2303 	umull	r2, r3, r2, r3
 8001fee:	0a5b      	lsrs	r3, r3, #9
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	fb02 f303 	mul.w	r3, r2, r3
 8001ff6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ff8:	bf00      	nop
  }
  while (Delay --);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	1e5a      	subs	r2, r3, #1
 8001ffe:	60fa      	str	r2, [r7, #12]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1f9      	bne.n	8001ff8 <RCC_Delay+0x1c>
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20000000 	.word	0x20000000
 8002014:	10624dd3 	.word	0x10624dd3

08002018 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d07d      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002034:	2300      	movs	r3, #0
 8002036:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002038:	4b4f      	ldr	r3, [pc, #316]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10d      	bne.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002044:	4a4c      	ldr	r2, [pc, #304]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002046:	4b4c      	ldr	r3, [pc, #304]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204e:	61d3      	str	r3, [r2, #28]
 8002050:	4b49      	ldr	r3, [pc, #292]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800205c:	2301      	movs	r3, #1
 800205e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002060:	4b46      	ldr	r3, [pc, #280]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002068:	2b00      	cmp	r3, #0
 800206a:	d118      	bne.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800206c:	4a43      	ldr	r2, [pc, #268]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800206e:	4b43      	ldr	r3, [pc, #268]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002078:	f7fe fe24 	bl	8000cc4 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207e:	e008      	b.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7fe fe20 	bl	8000cc4 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b64      	cmp	r3, #100	; 0x64
 800208c:	d901      	bls.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e06d      	b.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002092:	4b3a      	ldr	r3, [pc, #232]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800209e:	4b36      	ldr	r3, [pc, #216]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d02e      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d027      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020bc:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020c6:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020cc:	4b2c      	ldr	r3, [pc, #176]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020d2:	4a29      	ldr	r2, [pc, #164]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d014      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e2:	f7fe fdef 	bl	8000cc4 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e8:	e00a      	b.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ea:	f7fe fdeb 	bl	8000cc4 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d901      	bls.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e036      	b.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0ee      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800210c:	491a      	ldr	r1, [pc, #104]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210e:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	4313      	orrs	r3, r2
 800211c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800211e:	7dfb      	ldrb	r3, [r7, #23]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d105      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002124:	4a14      	ldr	r2, [pc, #80]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002126:	4b14      	ldr	r3, [pc, #80]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800212e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d008      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800213c:	490e      	ldr	r1, [pc, #56]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213e:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	4313      	orrs	r3, r2
 800214c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0310 	and.w	r3, r3, #16
 8002156:	2b00      	cmp	r3, #0
 8002158:	d008      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800215a:	4907      	ldr	r1, [pc, #28]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	40007000 	.word	0x40007000
 8002180:	42420440 	.word	0x42420440

08002184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e041      	b.n	800221a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d106      	bne.n	80021b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fc22 	bl	80009f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2202      	movs	r2, #2
 80021b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3304      	adds	r3, #4
 80021c0:	4619      	mov	r1, r3
 80021c2:	4610      	mov	r0, r2
 80021c4:	f000 fc62 	bl	8002a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b01      	cmp	r3, #1
 8002236:	d001      	beq.n	800223c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e03a      	b.n	80022b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2202      	movs	r2, #2
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	68d2      	ldr	r2, [r2, #12]
 800224e:	f042 0201 	orr.w	r2, r2, #1
 8002252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a18      	ldr	r2, [pc, #96]	; (80022bc <HAL_TIM_Base_Start_IT+0x98>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d00e      	beq.n	800227c <HAL_TIM_Base_Start_IT+0x58>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002266:	d009      	beq.n	800227c <HAL_TIM_Base_Start_IT+0x58>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a14      	ldr	r2, [pc, #80]	; (80022c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d004      	beq.n	800227c <HAL_TIM_Base_Start_IT+0x58>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a13      	ldr	r2, [pc, #76]	; (80022c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d111      	bne.n	80022a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b06      	cmp	r3, #6
 800228c:	d010      	beq.n	80022b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6812      	ldr	r2, [r2, #0]
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	f042 0201 	orr.w	r2, r2, #1
 800229c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800229e:	e007      	b.n	80022b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	f042 0201 	orr.w	r2, r2, #1
 80022ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	40012c00 	.word	0x40012c00
 80022c0:	40000400 	.word	0x40000400
 80022c4:	40000800 	.word	0x40000800

080022c8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d109      	bne.n	80022ec <HAL_TIM_OC_Start_IT+0x24>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	bf14      	ite	ne
 80022e4:	2301      	movne	r3, #1
 80022e6:	2300      	moveq	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e022      	b.n	8002332 <HAL_TIM_OC_Start_IT+0x6a>
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d109      	bne.n	8002306 <HAL_TIM_OC_Start_IT+0x3e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2300      	moveq	r3, #0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	e015      	b.n	8002332 <HAL_TIM_OC_Start_IT+0x6a>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b08      	cmp	r3, #8
 800230a:	d109      	bne.n	8002320 <HAL_TIM_OC_Start_IT+0x58>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	bf14      	ite	ne
 8002318:	2301      	movne	r3, #1
 800231a:	2300      	moveq	r3, #0
 800231c:	b2db      	uxtb	r3, r3
 800231e:	e008      	b.n	8002332 <HAL_TIM_OC_Start_IT+0x6a>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b01      	cmp	r3, #1
 800232a:	bf14      	ite	ne
 800232c:	2301      	movne	r3, #1
 800232e:	2300      	moveq	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e0a4      	b.n	8002484 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d104      	bne.n	800234a <HAL_TIM_OC_Start_IT+0x82>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002348:	e013      	b.n	8002372 <HAL_TIM_OC_Start_IT+0xaa>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b04      	cmp	r3, #4
 800234e:	d104      	bne.n	800235a <HAL_TIM_OC_Start_IT+0x92>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002358:	e00b      	b.n	8002372 <HAL_TIM_OC_Start_IT+0xaa>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	2b08      	cmp	r3, #8
 800235e:	d104      	bne.n	800236a <HAL_TIM_OC_Start_IT+0xa2>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002368:	e003      	b.n	8002372 <HAL_TIM_OC_Start_IT+0xaa>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2202      	movs	r2, #2
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2b0c      	cmp	r3, #12
 8002376:	d841      	bhi.n	80023fc <HAL_TIM_OC_Start_IT+0x134>
 8002378:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <HAL_TIM_OC_Start_IT+0xb8>)
 800237a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237e:	bf00      	nop
 8002380:	080023b5 	.word	0x080023b5
 8002384:	080023fd 	.word	0x080023fd
 8002388:	080023fd 	.word	0x080023fd
 800238c:	080023fd 	.word	0x080023fd
 8002390:	080023c7 	.word	0x080023c7
 8002394:	080023fd 	.word	0x080023fd
 8002398:	080023fd 	.word	0x080023fd
 800239c:	080023fd 	.word	0x080023fd
 80023a0:	080023d9 	.word	0x080023d9
 80023a4:	080023fd 	.word	0x080023fd
 80023a8:	080023fd 	.word	0x080023fd
 80023ac:	080023fd 	.word	0x080023fd
 80023b0:	080023eb 	.word	0x080023eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	68d2      	ldr	r2, [r2, #12]
 80023be:	f042 0202 	orr.w	r2, r2, #2
 80023c2:	60da      	str	r2, [r3, #12]
      break;
 80023c4:	e01b      	b.n	80023fe <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6812      	ldr	r2, [r2, #0]
 80023ce:	68d2      	ldr	r2, [r2, #12]
 80023d0:	f042 0204 	orr.w	r2, r2, #4
 80023d4:	60da      	str	r2, [r3, #12]
      break;
 80023d6:	e012      	b.n	80023fe <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	68d2      	ldr	r2, [r2, #12]
 80023e2:	f042 0208 	orr.w	r2, r2, #8
 80023e6:	60da      	str	r2, [r3, #12]
      break;
 80023e8:	e009      	b.n	80023fe <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	68d2      	ldr	r2, [r2, #12]
 80023f4:	f042 0210 	orr.w	r2, r2, #16
 80023f8:	60da      	str	r2, [r3, #12]
      break;
 80023fa:	e000      	b.n	80023fe <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 80023fc:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2201      	movs	r2, #1
 8002404:	6839      	ldr	r1, [r7, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fdc0 	bl	8002f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a1e      	ldr	r2, [pc, #120]	; (800248c <HAL_TIM_OC_Start_IT+0x1c4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d107      	bne.n	8002426 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002420:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a18      	ldr	r2, [pc, #96]	; (800248c <HAL_TIM_OC_Start_IT+0x1c4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d00e      	beq.n	800244e <HAL_TIM_OC_Start_IT+0x186>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002438:	d009      	beq.n	800244e <HAL_TIM_OC_Start_IT+0x186>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a14      	ldr	r2, [pc, #80]	; (8002490 <HAL_TIM_OC_Start_IT+0x1c8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d004      	beq.n	800244e <HAL_TIM_OC_Start_IT+0x186>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a12      	ldr	r2, [pc, #72]	; (8002494 <HAL_TIM_OC_Start_IT+0x1cc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d111      	bne.n	8002472 <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2b06      	cmp	r3, #6
 800245e:	d010      	beq.n	8002482 <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	6812      	ldr	r2, [r2, #0]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002470:	e007      	b.n	8002482 <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6812      	ldr	r2, [r2, #0]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	f042 0201 	orr.w	r2, r2, #1
 8002480:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40012c00 	.word	0x40012c00
 8002490:	40000400 	.word	0x40000400
 8002494:	40000800 	.word	0x40000800

08002498 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e041      	b.n	800252e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d106      	bne.n	80024c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f839 	bl	8002536 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3304      	adds	r3, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	4610      	mov	r0, r2
 80024d8:	f000 fad8 	bl	8002a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b02      	cmp	r3, #2
 800255c:	d122      	bne.n	80025a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b02      	cmp	r3, #2
 800256a:	d11b      	bne.n	80025a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0202 	mvn.w	r2, #2
 8002574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa62 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 8002590:	e005      	b.n	800259e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 fa55 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fa64 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d122      	bne.n	80025f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d11b      	bne.n	80025f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f06f 0204 	mvn.w	r2, #4
 80025c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2202      	movs	r2, #2
 80025ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 fa38 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 80025e4:	e005      	b.n	80025f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fa2b 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 fa3a 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b08      	cmp	r3, #8
 8002604:	d122      	bne.n	800264c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b08      	cmp	r3, #8
 8002612:	d11b      	bne.n	800264c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0208 	mvn.w	r2, #8
 800261c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2204      	movs	r2, #4
 8002622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 fa0e 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 8002638:	e005      	b.n	8002646 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fa01 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 fa10 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f003 0310 	and.w	r3, r3, #16
 8002656:	2b10      	cmp	r3, #16
 8002658:	d122      	bne.n	80026a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b10      	cmp	r3, #16
 8002666:	d11b      	bne.n	80026a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f06f 0210 	mvn.w	r2, #16
 8002670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2208      	movs	r2, #8
 8002676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f9e4 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 800268c:	e005      	b.n	800269a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f9d7 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f9e6 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d10e      	bne.n	80026cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d107      	bne.n	80026cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f06f 0201 	mvn.w	r2, #1
 80026c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe f90c 	bl	80008e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d6:	2b80      	cmp	r3, #128	; 0x80
 80026d8:	d10e      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e4:	2b80      	cmp	r3, #128	; 0x80
 80026e6:	d107      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 fcd5 	bl	80030a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002702:	2b40      	cmp	r3, #64	; 0x40
 8002704:	d10e      	bne.n	8002724 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d107      	bne.n	8002724 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800271c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f9aa 	bl	8002a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	f003 0320 	and.w	r3, r3, #32
 800272e:	2b20      	cmp	r3, #32
 8002730:	d10e      	bne.n	8002750 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b20      	cmp	r3, #32
 800273e:	d107      	bne.n	8002750 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0220 	mvn.w	r2, #32
 8002748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fca0 	bl	8003090 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800276e:	2302      	movs	r3, #2
 8002770:	e0ac      	b.n	80028cc <HAL_TIM_PWM_ConfigChannel+0x174>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b0c      	cmp	r3, #12
 800277e:	f200 809f 	bhi.w	80028c0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002782:	a201      	add	r2, pc, #4	; (adr r2, 8002788 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002788:	080027bd 	.word	0x080027bd
 800278c:	080028c1 	.word	0x080028c1
 8002790:	080028c1 	.word	0x080028c1
 8002794:	080028c1 	.word	0x080028c1
 8002798:	080027fd 	.word	0x080027fd
 800279c:	080028c1 	.word	0x080028c1
 80027a0:	080028c1 	.word	0x080028c1
 80027a4:	080028c1 	.word	0x080028c1
 80027a8:	0800283f 	.word	0x0800283f
 80027ac:	080028c1 	.word	0x080028c1
 80027b0:	080028c1 	.word	0x080028c1
 80027b4:	080028c1 	.word	0x080028c1
 80027b8:	0800287f 	.word	0x0800287f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 f9c4 	bl	8002b50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	6992      	ldr	r2, [r2, #24]
 80027d2:	f042 0208 	orr.w	r2, r2, #8
 80027d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	6992      	ldr	r2, [r2, #24]
 80027e2:	f022 0204 	bic.w	r2, r2, #4
 80027e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	6991      	ldr	r1, [r2, #24]
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	6912      	ldr	r2, [r2, #16]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	619a      	str	r2, [r3, #24]
      break;
 80027fa:	e062      	b.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	4618      	mov	r0, r3
 8002804:	f000 fa0a 	bl	8002c1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	6992      	ldr	r2, [r2, #24]
 8002812:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	6992      	ldr	r2, [r2, #24]
 8002822:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	6991      	ldr	r1, [r2, #24]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	6912      	ldr	r2, [r2, #16]
 8002836:	0212      	lsls	r2, r2, #8
 8002838:	430a      	orrs	r2, r1
 800283a:	619a      	str	r2, [r3, #24]
      break;
 800283c:	e041      	b.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68b9      	ldr	r1, [r7, #8]
 8002844:	4618      	mov	r0, r3
 8002846:	f000 fa53 	bl	8002cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	6812      	ldr	r2, [r2, #0]
 8002852:	69d2      	ldr	r2, [r2, #28]
 8002854:	f042 0208 	orr.w	r2, r2, #8
 8002858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	69d2      	ldr	r2, [r2, #28]
 8002864:	f022 0204 	bic.w	r2, r2, #4
 8002868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	6812      	ldr	r2, [r2, #0]
 8002872:	69d1      	ldr	r1, [r2, #28]
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	6912      	ldr	r2, [r2, #16]
 8002878:	430a      	orrs	r2, r1
 800287a:	61da      	str	r2, [r3, #28]
      break;
 800287c:	e021      	b.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	4618      	mov	r0, r3
 8002886:	f000 fa9d 	bl	8002dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	6812      	ldr	r2, [r2, #0]
 8002892:	69d2      	ldr	r2, [r2, #28]
 8002894:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	6812      	ldr	r2, [r2, #0]
 80028a2:	69d2      	ldr	r2, [r2, #28]
 80028a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	6812      	ldr	r2, [r2, #0]
 80028b2:	69d1      	ldr	r1, [r2, #28]
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	6912      	ldr	r2, [r2, #16]
 80028b8:	0212      	lsls	r2, r2, #8
 80028ba:	430a      	orrs	r2, r1
 80028bc:	61da      	str	r2, [r3, #28]
      break;
 80028be:	e000      	b.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80028c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_TIM_ConfigClockSource+0x18>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e0a6      	b.n	8002a3a <HAL_TIM_ConfigClockSource+0x166>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2202      	movs	r2, #2
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800290a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002912:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b40      	cmp	r3, #64	; 0x40
 8002922:	d067      	beq.n	80029f4 <HAL_TIM_ConfigClockSource+0x120>
 8002924:	2b40      	cmp	r3, #64	; 0x40
 8002926:	d80b      	bhi.n	8002940 <HAL_TIM_ConfigClockSource+0x6c>
 8002928:	2b10      	cmp	r3, #16
 800292a:	d073      	beq.n	8002a14 <HAL_TIM_ConfigClockSource+0x140>
 800292c:	2b10      	cmp	r3, #16
 800292e:	d802      	bhi.n	8002936 <HAL_TIM_ConfigClockSource+0x62>
 8002930:	2b00      	cmp	r3, #0
 8002932:	d06f      	beq.n	8002a14 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002934:	e078      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002936:	2b20      	cmp	r3, #32
 8002938:	d06c      	beq.n	8002a14 <HAL_TIM_ConfigClockSource+0x140>
 800293a:	2b30      	cmp	r3, #48	; 0x30
 800293c:	d06a      	beq.n	8002a14 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800293e:	e073      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002940:	2b70      	cmp	r3, #112	; 0x70
 8002942:	d00d      	beq.n	8002960 <HAL_TIM_ConfigClockSource+0x8c>
 8002944:	2b70      	cmp	r3, #112	; 0x70
 8002946:	d804      	bhi.n	8002952 <HAL_TIM_ConfigClockSource+0x7e>
 8002948:	2b50      	cmp	r3, #80	; 0x50
 800294a:	d033      	beq.n	80029b4 <HAL_TIM_ConfigClockSource+0xe0>
 800294c:	2b60      	cmp	r3, #96	; 0x60
 800294e:	d041      	beq.n	80029d4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002950:	e06a      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002956:	d066      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0x152>
 8002958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800295c:	d017      	beq.n	800298e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800295e:	e063      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6818      	ldr	r0, [r3, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	6899      	ldr	r1, [r3, #8]
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f000 faed 	bl	8002f4e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002982:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]
      break;
 800298c:	e04c      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	6899      	ldr	r1, [r3, #8]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f000 fad6 	bl	8002f4e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6812      	ldr	r2, [r2, #0]
 80029aa:	6892      	ldr	r2, [r2, #8]
 80029ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029b0:	609a      	str	r2, [r3, #8]
      break;
 80029b2:	e039      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	461a      	mov	r2, r3
 80029c2:	f000 fa4d 	bl	8002e60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2150      	movs	r1, #80	; 0x50
 80029cc:	4618      	mov	r0, r3
 80029ce:	f000 faa4 	bl	8002f1a <TIM_ITRx_SetConfig>
      break;
 80029d2:	e029      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f000 fa6b 	bl	8002ebc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2160      	movs	r1, #96	; 0x60
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fa94 	bl	8002f1a <TIM_ITRx_SetConfig>
      break;
 80029f2:	e019      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	6859      	ldr	r1, [r3, #4]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	461a      	mov	r2, r3
 8002a02:	f000 fa2d 	bl	8002e60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2140      	movs	r1, #64	; 0x40
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f000 fa84 	bl	8002f1a <TIM_ITRx_SetConfig>
      break;
 8002a12:	e009      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4610      	mov	r0, r2
 8002a20:	f000 fa7b 	bl	8002f1a <TIM_ITRx_SetConfig>
        break;
 8002a24:	e000      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr
	...

08002a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a29      	ldr	r2, [pc, #164]	; (8002b44 <TIM_Base_SetConfig+0xb8>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d00b      	beq.n	8002abc <TIM_Base_SetConfig+0x30>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aaa:	d007      	beq.n	8002abc <TIM_Base_SetConfig+0x30>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a26      	ldr	r2, [pc, #152]	; (8002b48 <TIM_Base_SetConfig+0xbc>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d003      	beq.n	8002abc <TIM_Base_SetConfig+0x30>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a25      	ldr	r2, [pc, #148]	; (8002b4c <TIM_Base_SetConfig+0xc0>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d108      	bne.n	8002ace <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a1c      	ldr	r2, [pc, #112]	; (8002b44 <TIM_Base_SetConfig+0xb8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d00b      	beq.n	8002aee <TIM_Base_SetConfig+0x62>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002adc:	d007      	beq.n	8002aee <TIM_Base_SetConfig+0x62>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <TIM_Base_SetConfig+0xbc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d003      	beq.n	8002aee <TIM_Base_SetConfig+0x62>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a18      	ldr	r2, [pc, #96]	; (8002b4c <TIM_Base_SetConfig+0xc0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d108      	bne.n	8002b00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <TIM_Base_SetConfig+0xb8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d103      	bne.n	8002b34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	691a      	ldr	r2, [r3, #16]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	615a      	str	r2, [r3, #20]
}
 8002b3a:	bf00      	nop
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr
 8002b44:	40012c00 	.word	0x40012c00
 8002b48:	40000400 	.word	0x40000400
 8002b4c:	40000800 	.word	0x40000800

08002b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	f023 0201 	bic.w	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0303 	bic.w	r3, r3, #3
 8002b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f023 0302 	bic.w	r3, r3, #2
 8002b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a1c      	ldr	r2, [pc, #112]	; (8002c18 <TIM_OC1_SetConfig+0xc8>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d10c      	bne.n	8002bc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f023 0308 	bic.w	r3, r3, #8
 8002bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f023 0304 	bic.w	r3, r3, #4
 8002bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a13      	ldr	r2, [pc, #76]	; (8002c18 <TIM_OC1_SetConfig+0xc8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d111      	bne.n	8002bf2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	621a      	str	r2, [r3, #32]
}
 8002c0c:	bf00      	nop
 8002c0e:	371c      	adds	r7, #28
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40012c00 	.word	0x40012c00

08002c1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	f023 0210 	bic.w	r2, r3, #16
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	021b      	lsls	r3, r3, #8
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f023 0320 	bic.w	r3, r3, #32
 8002c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a1d      	ldr	r2, [pc, #116]	; (8002cec <TIM_OC2_SetConfig+0xd0>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d10d      	bne.n	8002c98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a14      	ldr	r2, [pc, #80]	; (8002cec <TIM_OC2_SetConfig+0xd0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d113      	bne.n	8002cc8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ca6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002cae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	621a      	str	r2, [r3, #32]
}
 8002ce2:	bf00      	nop
 8002ce4:	371c      	adds	r7, #28
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr
 8002cec:	40012c00 	.word	0x40012c00

08002cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b087      	sub	sp, #28
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f023 0303 	bic.w	r3, r3, #3
 8002d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	021b      	lsls	r3, r3, #8
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a1d      	ldr	r2, [pc, #116]	; (8002dc0 <TIM_OC3_SetConfig+0xd0>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d10d      	bne.n	8002d6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	021b      	lsls	r3, r3, #8
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a14      	ldr	r2, [pc, #80]	; (8002dc0 <TIM_OC3_SetConfig+0xd0>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d113      	bne.n	8002d9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	621a      	str	r2, [r3, #32]
}
 8002db4:	bf00      	nop
 8002db6:	371c      	adds	r7, #28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40012c00 	.word	0x40012c00

08002dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b087      	sub	sp, #28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	031b      	lsls	r3, r3, #12
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <TIM_OC4_SetConfig+0x98>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d109      	bne.n	8002e38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	019b      	lsls	r3, r3, #6
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	621a      	str	r2, [r3, #32]
}
 8002e52:	bf00      	nop
 8002e54:	371c      	adds	r7, #28
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr
 8002e5c:	40012c00 	.word	0x40012c00

08002e60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	f023 0201 	bic.w	r2, r3, #1
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f023 030a 	bic.w	r3, r3, #10
 8002e9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	621a      	str	r2, [r3, #32]
}
 8002eb2:	bf00      	nop
 8002eb4:	371c      	adds	r7, #28
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f023 0210 	bic.w	r2, r3, #16
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ee6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	031b      	lsls	r3, r3, #12
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ef8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	621a      	str	r2, [r3, #32]
}
 8002f10:	bf00      	nop
 8002f12:	371c      	adds	r7, #28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr

08002f1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b085      	sub	sp, #20
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	f043 0307 	orr.w	r3, r3, #7
 8002f3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	609a      	str	r2, [r3, #8]
}
 8002f44:	bf00      	nop
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr

08002f4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b087      	sub	sp, #28
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	607a      	str	r2, [r7, #4]
 8002f5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	021a      	lsls	r2, r3, #8
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	431a      	orrs	r2, r3
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	609a      	str	r2, [r3, #8]
}
 8002f82:	bf00      	nop
 8002f84:	371c      	adds	r7, #28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b087      	sub	sp, #28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f003 031f 	and.w	r3, r3, #31
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a1a      	ldr	r2, [r3, #32]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	401a      	ands	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a1a      	ldr	r2, [r3, #32]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f003 031f 	and.w	r3, r3, #31
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	621a      	str	r2, [r3, #32]
}
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e046      	b.n	800307a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003012:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a16      	ldr	r2, [pc, #88]	; (8003084 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d00e      	beq.n	800304e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003038:	d009      	beq.n	800304e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a12      	ldr	r2, [pc, #72]	; (8003088 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d004      	beq.n	800304e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a10      	ldr	r2, [pc, #64]	; (800308c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d10c      	bne.n	8003068 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	4313      	orrs	r3, r2
 800305e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	40012c00 	.word	0x40012c00
 8003088:	40000400 	.word	0x40000400
 800308c:	40000800 	.word	0x40000800

08003090 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr

080030a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e03f      	b.n	8003146 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d106      	bne.n	80030e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7fd fce4 	bl	8000aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2224      	movs	r2, #36	; 0x24
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	68d2      	ldr	r2, [r2, #12]
 80030f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fc03 	bl	8003904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6812      	ldr	r2, [r2, #0]
 8003106:	6912      	ldr	r2, [r2, #16]
 8003108:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800310c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	6952      	ldr	r2, [r2, #20]
 8003118:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800311c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6812      	ldr	r2, [r2, #0]
 8003126:	68d2      	ldr	r2, [r2, #12]
 8003128:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800312c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2220      	movs	r2, #32
 8003140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800314e:	b480      	push	{r7}
 8003150:	b085      	sub	sp, #20
 8003152:	af00      	add	r7, sp, #0
 8003154:	60f8      	str	r0, [r7, #12]
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	4613      	mov	r3, r2
 800315a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b20      	cmp	r3, #32
 8003166:	d130      	bne.n	80031ca <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <HAL_UART_Transmit_IT+0x26>
 800316e:	88fb      	ldrh	r3, [r7, #6]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e029      	b.n	80031cc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_UART_Transmit_IT+0x38>
 8003182:	2302      	movs	r3, #2
 8003184:	e022      	b.n	80031cc <HAL_UART_Transmit_IT+0x7e>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	88fa      	ldrh	r2, [r7, #6]
 8003198:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	88fa      	ldrh	r2, [r7, #6]
 800319e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2221      	movs	r2, #33	; 0x21
 80031aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	68d2      	ldr	r2, [r2, #12]
 80031c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80031c4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	e000      	b.n	80031cc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
  }
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bc80      	pop	{r7}
 80031d4:	4770      	bx	lr

080031d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b084      	sub	sp, #16
 80031da:	af00      	add	r7, sp, #0
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	4613      	mov	r3, r2
 80031e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b20      	cmp	r3, #32
 80031ee:	d11d      	bne.n	800322c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <HAL_UART_Receive_IT+0x26>
 80031f6:	88fb      	ldrh	r3, [r7, #6]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e016      	b.n	800322e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003206:	2b01      	cmp	r3, #1
 8003208:	d101      	bne.n	800320e <HAL_UART_Receive_IT+0x38>
 800320a:	2302      	movs	r3, #2
 800320c:	e00f      	b.n	800322e <HAL_UART_Receive_IT+0x58>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	461a      	mov	r2, r3
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f9e5 	bl	80035f2 <UART_Start_Receive_IT>
 8003228:	4603      	mov	r3, r0
 800322a:	e000      	b.n	800322e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08a      	sub	sp, #40	; 0x28
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800325c:	2300      	movs	r3, #0
 800325e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10d      	bne.n	800328a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	f003 0320 	and.w	r3, r3, #32
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <HAL_UART_IRQHandler+0x52>
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	f003 0320 	and.w	r3, r3, #32
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 fa94 	bl	80037b0 <UART_Receive_IT>
      return;
 8003288:	e17c      	b.n	8003584 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80b1 	beq.w	80033f4 <HAL_UART_IRQHandler+0x1bc>
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	d105      	bne.n	80032a8 <HAL_UART_IRQHandler+0x70>
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80a6 	beq.w	80033f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00a      	beq.n	80032c8 <HAL_UART_IRQHandler+0x90>
 80032b2:	6a3b      	ldr	r3, [r7, #32]
 80032b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d005      	beq.n	80032c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_UART_IRQHandler+0xb0>
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	f043 0202 	orr.w	r2, r3, #2
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_UART_IRQHandler+0xd0>
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	f043 0204 	orr.w	r2, r3, #4
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00f      	beq.n	8003332 <HAL_UART_IRQHandler+0xfa>
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	f003 0320 	and.w	r3, r3, #32
 8003318:	2b00      	cmp	r3, #0
 800331a:	d104      	bne.n	8003326 <HAL_UART_IRQHandler+0xee>
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d005      	beq.n	8003332 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f043 0208 	orr.w	r2, r3, #8
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 811f 	beq.w	800357a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d007      	beq.n	8003356 <HAL_UART_IRQHandler+0x11e>
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f003 0320 	and.w	r3, r3, #32
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 fa2d 	bl	80037b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	bf14      	ite	ne
 8003364:	2301      	movne	r3, #1
 8003366:	2300      	moveq	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b00      	cmp	r3, #0
 8003376:	d102      	bne.n	800337e <HAL_UART_IRQHandler+0x146>
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d031      	beq.n	80033e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 f970 	bl	8003664 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d023      	beq.n	80033da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	6952      	ldr	r2, [r2, #20]
 800339c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d013      	beq.n	80033d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ae:	4a77      	ldr	r2, [pc, #476]	; (800358c <HAL_UART_IRQHandler+0x354>)
 80033b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fd ffda 	bl	8001370 <HAL_DMA_Abort_IT>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d016      	beq.n	80033f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033cc:	4610      	mov	r0, r2
 80033ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033d0:	e00e      	b.n	80033f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f8dc 	bl	8003590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033d8:	e00a      	b.n	80033f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f8d8 	bl	8003590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033e0:	e006      	b.n	80033f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 f8d4 	bl	8003590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80033ee:	e0c4      	b.n	800357a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033f0:	bf00      	nop
    return;
 80033f2:	e0c2      	b.n	800357a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	f040 80a1 	bne.w	8003540 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80033fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003400:	f003 0310 	and.w	r3, r3, #16
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 809b 	beq.w	8003540 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 8095 	beq.w	8003540 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003436:	2b00      	cmp	r3, #0
 8003438:	d04e      	beq.n	80034d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8003444:	8a7b      	ldrh	r3, [r7, #18]
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8099 	beq.w	800357e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003450:	8a7a      	ldrh	r2, [r7, #18]
 8003452:	429a      	cmp	r2, r3
 8003454:	f080 8093 	bcs.w	800357e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8a7a      	ldrh	r2, [r7, #18]
 800345c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	2b20      	cmp	r3, #32
 8003466:	d02b      	beq.n	80034c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	68d2      	ldr	r2, [r2, #12]
 8003472:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003476:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	6952      	ldr	r2, [r2, #20]
 8003482:	f022 0201 	bic.w	r2, r2, #1
 8003486:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	6812      	ldr	r2, [r2, #0]
 8003490:	6952      	ldr	r2, [r2, #20]
 8003492:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003496:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	68d2      	ldr	r2, [r2, #12]
 80034b0:	f022 0210 	bic.w	r2, r2, #16
 80034b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd ff1d 	bl	80012fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f866 	bl	80035a2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80034d6:	e052      	b.n	800357e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d048      	beq.n	8003582 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80034f0:	8a3b      	ldrh	r3, [r7, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d045      	beq.n	8003582 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	68d2      	ldr	r2, [r2, #12]
 8003500:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003504:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	6952      	ldr	r2, [r2, #20]
 8003510:	f022 0201 	bic.w	r2, r2, #1
 8003514:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2220      	movs	r2, #32
 800351a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	68d2      	ldr	r2, [r2, #12]
 800352e:	f022 0210 	bic.w	r2, r2, #16
 8003532:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003534:	8a3b      	ldrh	r3, [r7, #16]
 8003536:	4619      	mov	r1, r3
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 f832 	bl	80035a2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800353e:	e020      	b.n	8003582 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <HAL_UART_IRQHandler+0x324>
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f8c5 	bl	80036e4 <UART_Transmit_IT>
    return;
 800355a:	e013      	b.n	8003584 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00e      	beq.n	8003584 <HAL_UART_IRQHandler+0x34c>
 8003566:	6a3b      	ldr	r3, [r7, #32]
 8003568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356c:	2b00      	cmp	r3, #0
 800356e:	d009      	beq.n	8003584 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f905 	bl	8003780 <UART_EndTransmit_IT>
    return;
 8003576:	bf00      	nop
 8003578:	e004      	b.n	8003584 <HAL_UART_IRQHandler+0x34c>
    return;
 800357a:	bf00      	nop
 800357c:	e002      	b.n	8003584 <HAL_UART_IRQHandler+0x34c>
      return;
 800357e:	bf00      	nop
 8003580:	e000      	b.n	8003584 <HAL_UART_IRQHandler+0x34c>
      return;
 8003582:	bf00      	nop
  }
}
 8003584:	3728      	adds	r7, #40	; 0x28
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	080036bd 	.word	0x080036bd

08003590 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	460b      	mov	r3, r1
 80035ac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	2300      	movs	r3, #0
 80035c6:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	4313      	orrs	r3, r2
 80035e6:	b2db      	uxtb	r3, r3
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr

080035f2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b085      	sub	sp, #20
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	4613      	mov	r3, r2
 80035fe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	88fa      	ldrh	r2, [r7, #6]
 800360a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	88fa      	ldrh	r2, [r7, #6]
 8003610:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2222      	movs	r2, #34	; 0x22
 800361c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	68d2      	ldr	r2, [r2, #12]
 8003632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	6952      	ldr	r2, [r2, #20]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	68d2      	ldr	r2, [r2, #12]
 8003652:	f042 0220 	orr.w	r2, r2, #32
 8003656:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr

08003664 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	68d2      	ldr	r2, [r2, #12]
 8003676:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800367a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	6952      	ldr	r2, [r2, #20]
 8003686:	f022 0201 	bic.w	r2, r2, #1
 800368a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	2b01      	cmp	r3, #1
 8003692:	d107      	bne.n	80036a4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	68d2      	ldr	r2, [r2, #12]
 800369e:	f022 0210 	bic.w	r2, r2, #16
 80036a2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7ff ff5a 	bl	8003590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036dc:	bf00      	nop
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b21      	cmp	r3, #33	; 0x21
 80036f6:	d13d      	bne.n	8003774 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d113      	bne.n	800372a <UART_Transmit_IT+0x46>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10f      	bne.n	800372a <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	8812      	ldrh	r2, [r2, #0]
 8003718:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800371c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	1c9a      	adds	r2, r3, #2
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	621a      	str	r2, [r3, #32]
 8003728:	e008      	b.n	800373c <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	1c58      	adds	r0, r3, #1
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	6208      	str	r0, [r1, #32]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003740:	b29b      	uxth	r3, r3
 8003742:	3b01      	subs	r3, #1
 8003744:	b29b      	uxth	r3, r3
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4619      	mov	r1, r3
 800374a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10f      	bne.n	8003770 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	68d2      	ldr	r2, [r2, #12]
 800375a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800375e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	68d2      	ldr	r2, [r2, #12]
 800376a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800376e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	e000      	b.n	8003776 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8003774:	2302      	movs	r3, #2
  }
}
 8003776:	4618      	mov	r0, r3
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	68d2      	ldr	r2, [r2, #12]
 8003792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003796:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f001 fc37 	bl	8005014 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b22      	cmp	r3, #34	; 0x22
 80037c2:	f040 8099 	bne.w	80038f8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037ce:	d117      	bne.n	8003800 <UART_Receive_IT+0x50>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d113      	bne.n	8003800 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	1c9a      	adds	r2, r3, #2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	629a      	str	r2, [r3, #40]	; 0x28
 80037fe:	e026      	b.n	800384e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003806:	2300      	movs	r3, #0
 8003808:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003812:	d007      	beq.n	8003824 <UART_Receive_IT+0x74>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10a      	bne.n	8003832 <UART_Receive_IT+0x82>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d106      	bne.n	8003832 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	b2da      	uxtb	r2, r3
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	701a      	strb	r2, [r3, #0]
 8003830:	e008      	b.n	8003844 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800383e:	b2da      	uxtb	r2, r3
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003848:	1c5a      	adds	r2, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003852:	b29b      	uxth	r3, r3
 8003854:	3b01      	subs	r3, #1
 8003856:	b29b      	uxth	r3, r3
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	4619      	mov	r1, r3
 800385c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800385e:	2b00      	cmp	r3, #0
 8003860:	d148      	bne.n	80038f4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	68d2      	ldr	r2, [r2, #12]
 800386c:	f022 0220 	bic.w	r2, r2, #32
 8003870:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6812      	ldr	r2, [r2, #0]
 800387a:	68d2      	ldr	r2, [r2, #12]
 800387c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003880:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6812      	ldr	r2, [r2, #0]
 800388a:	6952      	ldr	r2, [r2, #20]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d123      	bne.n	80038ea <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	68d2      	ldr	r2, [r2, #12]
 80038b2:	f022 0210 	bic.w	r2, r2, #16
 80038b6:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0310 	and.w	r3, r3, #16
 80038c2:	2b10      	cmp	r3, #16
 80038c4:	d10a      	bne.n	80038dc <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038c6:	2300      	movs	r3, #0
 80038c8:	60fb      	str	r3, [r7, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038e0:	4619      	mov	r1, r3
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7ff fe5d 	bl	80035a2 <HAL_UARTEx_RxEventCallback>
 80038e8:	e002      	b.n	80038f0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f001 fbd0 	bl	8005090 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e002      	b.n	80038fa <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	e000      	b.n	80038fa <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80038f8:	2302      	movs	r3, #2
  }
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
	...

08003904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003904:	b590      	push	{r4, r7, lr}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6812      	ldr	r2, [r2, #0]
 8003914:	6912      	ldr	r2, [r2, #16]
 8003916:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	68d2      	ldr	r2, [r2, #12]
 800391e:	430a      	orrs	r2, r1
 8003920:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	4313      	orrs	r3, r2
 8003932:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003942:	f023 030c 	bic.w	r3, r3, #12
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	430b      	orrs	r3, r1
 800394a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6812      	ldr	r2, [r2, #0]
 8003954:	6952      	ldr	r2, [r2, #20]
 8003956:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6992      	ldr	r2, [r2, #24]
 800395e:	430a      	orrs	r2, r1
 8003960:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a2c      	ldr	r2, [pc, #176]	; (8003a18 <UART_SetConfig+0x114>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d103      	bne.n	8003974 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800396c:	f7fe faf2 	bl	8001f54 <HAL_RCC_GetPCLK2Freq>
 8003970:	60f8      	str	r0, [r7, #12]
 8003972:	e002      	b.n	800397a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003974:	f7fe fada 	bl	8001f2c <HAL_RCC_GetPCLK1Freq>
 8003978:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6819      	ldr	r1, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	009a      	lsls	r2, r3, #2
 8003988:	441a      	add	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fbb2 f3f3 	udiv	r3, r2, r3
 8003994:	4a21      	ldr	r2, [pc, #132]	; (8003a1c <UART_SetConfig+0x118>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	0118      	lsls	r0, r3, #4
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	009a      	lsls	r2, r3, #2
 80039a8:	441a      	add	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80039b4:	4b19      	ldr	r3, [pc, #100]	; (8003a1c <UART_SetConfig+0x118>)
 80039b6:	fba3 4302 	umull	r4, r3, r3, r2
 80039ba:	095b      	lsrs	r3, r3, #5
 80039bc:	2464      	movs	r4, #100	; 0x64
 80039be:	fb04 f303 	mul.w	r3, r4, r3
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	3332      	adds	r3, #50	; 0x32
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <UART_SetConfig+0x118>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	095b      	lsrs	r3, r3, #5
 80039d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d4:	4418      	add	r0, r3
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	009a      	lsls	r2, r3, #2
 80039e0:	441a      	add	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <UART_SetConfig+0x118>)
 80039ee:	fba3 4302 	umull	r4, r3, r3, r2
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	2464      	movs	r4, #100	; 0x64
 80039f6:	fb04 f303 	mul.w	r3, r4, r3
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	3332      	adds	r3, #50	; 0x32
 8003a00:	4a06      	ldr	r2, [pc, #24]	; (8003a1c <UART_SetConfig+0x118>)
 8003a02:	fba2 2303 	umull	r2, r3, r2, r3
 8003a06:	095b      	lsrs	r3, r3, #5
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	4403      	add	r3, r0
 8003a0e:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd90      	pop	{r4, r7, pc}
 8003a18:	40013800 	.word	0x40013800
 8003a1c:	51eb851f 	.word	0x51eb851f

08003a20 <RingAdd>:




void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003a32:	4619      	mov	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	78fa      	ldrb	r2, [r7, #3]
 8003a38:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003a40:	3301      	adds	r3, #1
 8003a42:	425a      	negs	r2, r3
 8003a44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a4c:	bf58      	it	pl
 8003a4e:	4253      	negpl	r3, r2
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003a5e:	2b80      	cmp	r3, #128	; 0x80
 8003a60:	d10f      	bne.n	8003a82 <RingAdd+0x62>
	{
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003a68:	3301      	adds	r3, #1
 8003a6a:	425a      	negs	r2, r3
 8003a6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a74:	bf58      	it	pl
 8003a76:	4253      	negpl	r3, r2
 8003a78:	b2da      	uxtb	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	else
	{
		xRingBuffer->u8available++;
	}

}
 8003a80:	e007      	b.n	8003a92 <RingAdd+0x72>
		xRingBuffer->u8available++;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003a88:	3301      	adds	r3, #1
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr

08003a9c <RingGetAllBytes>:

uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003aac:	461a      	mov	r2, r3
 8003aae:	6839      	ldr	r1, [r7, #0]
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f805 	bl	8003ac0 <RingGetNBytes>
 8003ab6:	4603      	mov	r3, r0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <RingGetNBytes>:

uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b087      	sub	sp, #28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	4613      	mov	r3, r2
 8003acc:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <RingGetNBytes+0x1e>
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <RingGetNBytes+0x22>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e037      	b.n	8003b52 <RingGetNBytes+0x92>
	if(uNumber > MAX_BUFFER) return 0;
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	2b80      	cmp	r3, #128	; 0x80
 8003ae6:	d901      	bls.n	8003aec <RingGetNBytes+0x2c>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	e032      	b.n	8003b52 <RingGetNBytes+0x92>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8003aec:	2300      	movs	r3, #0
 8003aee:	75fb      	strb	r3, [r7, #23]
 8003af0:	e01b      	b.n	8003b2a <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	4413      	add	r3, r2
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	f892 2080 	ldrb.w	r2, [r2, #128]	; 0x80
 8003afe:	4611      	mov	r1, r2
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	5c52      	ldrb	r2, [r2, r1]
 8003b04:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	425a      	negs	r2, r3
 8003b10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b14:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b18:	bf58      	it	pl
 8003b1a:	4253      	negpl	r3, r2
 8003b1c:	b2da      	uxtb	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8003b24:	7dfb      	ldrb	r3, [r7, #23]
 8003b26:	3301      	adds	r3, #1
 8003b28:	75fb      	strb	r3, [r7, #23]
 8003b2a:	7dfa      	ldrb	r2, [r7, #23]
 8003b2c:	79fb      	ldrb	r3, [r7, #7]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d205      	bcs.n	8003b3e <RingGetNBytes+0x7e>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8003b38:	7dfa      	ldrb	r2, [r7, #23]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d3d9      	bcc.n	8003af2 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8003b44:	7dfb      	ldrb	r3, [r7, #23]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82

	return uCounter;
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bc80      	pop	{r7}
 8003b5a:	4770      	bx	lr

08003b5c <RingCountBytes>:

uint8_t RingCountBytes(modbusRingBuffer_t *xRingBuffer)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
return xRingBuffer->u8available;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bc80      	pop	{r7}
 8003b72:	4770      	bx	lr

08003b74 <RingClear>:

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr
	...

08003ba0 <ModbusInit>:
 * @param EN_Port_v port for txen RS-485
 * @param EN_Pin_v pin for txen RS-485 (NULL means RS232C mode)
 * @ingroup setup
 */
void ModbusInit(modbusHandler_t * modH)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 8003ba8:	4b43      	ldr	r3, [pc, #268]	; (8003cb8 <ModbusInit+0x118>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d87f      	bhi.n	8003cb0 <ModbusInit+0x110>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	33c8      	adds	r3, #200	; 0xc8
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ffdd 	bl	8003b74 <RingClear>

	  if(modH->uiModbusType == SLAVE_RTU)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d109      	bne.n	8003bd6 <ModbusInit+0x36>
	  {
		  //Create Modbus task slave
	  	  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8003bc2:	4a3e      	ldr	r2, [pc, #248]	; (8003cbc <ModbusInit+0x11c>)
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	483e      	ldr	r0, [pc, #248]	; (8003cc0 <ModbusInit+0x120>)
 8003bc8:	f001 fb28 	bl	800521c <osThreadNew>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8003bd4:	e034      	b.n	8003c40 <ModbusInit+0xa0>
	  }
	  else if (modH->uiModbusType == MASTER_RTU)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d12f      	bne.n	8003c3e <ModbusInit+0x9e>
	  {
		  //Create Modbus task Master  and Queue for telegrams
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8003bde:	4a39      	ldr	r2, [pc, #228]	; (8003cc4 <ModbusInit+0x124>)
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	4839      	ldr	r0, [pc, #228]	; (8003cc8 <ModbusInit+0x128>)
 8003be4:	f001 fb1a 	bl	800521c <osThreadNew>
 8003be8:	4602      	mov	r2, r0
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003bf6:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003bfe:	4b33      	ldr	r3, [pc, #204]	; (8003ccc <ModbusInit+0x12c>)
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	4613      	mov	r3, r2
 8003c04:	2200      	movs	r2, #0
 8003c06:	4832      	ldr	r0, [pc, #200]	; (8003cd0 <ModbusInit+0x130>)
 8003c08:	f004 fa6e 	bl	80080e8 <xTimerCreate>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d100      	bne.n	8003c20 <ModbusInit+0x80>
		  {
			  while(1); //error creating timer, check heap and stack size
 8003c1e:	e7fe      	b.n	8003c1e <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003c20:	4a2c      	ldr	r2, [pc, #176]	; (8003cd4 <ModbusInit+0x134>)
 8003c22:	2110      	movs	r1, #16
 8003c24:	2002      	movs	r0, #2
 8003c26:	f001 fc6f 	bl	8005508 <osMessageQueueNew>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

		  if(modH->QueueTelegramHandle == NULL)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <ModbusInit+0xa0>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 8003c3c:	e7fe      	b.n	8003c3c <ModbusInit+0x9c>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 8003c3e:	e7fe      	b.n	8003c3e <ModbusInit+0x9e>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d100      	bne.n	8003c4c <ModbusInit+0xac>
	  {
		  while(1); //Error creating modbus task, check heap and stack size
 8003c4a:	e7fe      	b.n	8003c4a <ModbusInit+0xaa>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	5 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8003c52:	4b21      	ldr	r3, [pc, #132]	; (8003cd8 <ModbusInit+0x138>)
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	4613      	mov	r3, r2
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2105      	movs	r1, #5
 8003c5c:	481f      	ldr	r0, [pc, #124]	; (8003cdc <ModbusInit+0x13c>)
 8003c5e:	f004 fa43 	bl	80080e8 <xTimerCreate>
 8003c62:	4602      	mov	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d100      	bne.n	8003c76 <ModbusInit+0xd6>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8003c74:	e7fe      	b.n	8003c74 <ModbusInit+0xd4>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8003c76:	4a1a      	ldr	r2, [pc, #104]	; (8003ce0 <ModbusInit+0x140>)
 8003c78:	2101      	movs	r1, #1
 8003c7a:	2001      	movs	r0, #1
 8003c7c:	f001 fba6 	bl	80053cc <osSemaphoreNew>
 8003c80:	4602      	mov	r2, r0
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	  if(modH->ModBusSphrHandle == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d100      	bne.n	8003c94 <ModbusInit+0xf4>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 8003c92:	e7fe      	b.n	8003c92 <ModbusInit+0xf2>
	  }

	  mHandlers[numberHandlers] = modH;
 8003c94:	4b08      	ldr	r3, [pc, #32]	; (8003cb8 <ModbusInit+0x118>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4a12      	ldr	r2, [pc, #72]	; (8003ce4 <ModbusInit+0x144>)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 8003ca2:	4b05      	ldr	r3, [pc, #20]	; (8003cb8 <ModbusInit+0x118>)
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	4b03      	ldr	r3, [pc, #12]	; (8003cb8 <ModbusInit+0x118>)
 8003cac:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 8003cae:	e000      	b.n	8003cb2 <ModbusInit+0x112>
	  while(1); //error no more Modbus handlers supported
 8003cb0:	e7fe      	b.n	8003cb0 <ModbusInit+0x110>
}
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	2000002c 	.word	0x2000002c
 8003cbc:	08008900 	.word	0x08008900
 8003cc0:	08003e5d 	.word	0x08003e5d
 8003cc4:	08008924 	.word	0x08008924
 8003cc8:	080042d1 	.word	0x080042d1
 8003ccc:	08003e05 	.word	0x08003e05
 8003cd0:	08008854 	.word	0x08008854
 8003cd4:	080088e8 	.word	0x080088e8
 8003cd8:	08003d85 	.word	0x08003d85
 8003cdc:	08008864 	.word	0x08008864
 8003ce0:	08008948 	.word	0x08008948
 8003ce4:	20001938 	.word	0x20001938

08003ce8 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]

	if (modH->EN_Port != NULL )
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <ModbusStart+0x20>
    {
        // return RS485 transceiver to transmit mode
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68d8      	ldr	r0, [r3, #12]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	8a1b      	ldrh	r3, [r3, #16]
 8003d00:	2200      	movs	r2, #0
 8003d02:	4619      	mov	r1, r3
 8003d04:	f7fd fd0a 	bl	800171c <HAL_GPIO_WritePin>
    }

    if (modH->uiModbusType == SLAVE_RTU &&  modH->au16regs == NULL )
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b03      	cmp	r3, #3
 8003d0e:	d105      	bne.n	8003d1c <ModbusStart+0x34>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d100      	bne.n	8003d1c <ModbusStart+0x34>
    {
    	while(1); //ERROR define the DATA pointer shared through Modbus
 8003d1a:	e7fe      	b.n	8003d1a <ModbusStart+0x32>
    }

    //check that port is initialized
    while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8003d1c:	bf00      	nop
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff fc48 	bl	80035b8 <HAL_UART_GetState>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	d1f7      	bne.n	8003d1e <ModbusStart+0x36>
    {
    }
    // Receive data from serial port for Modbus using interrupt
    if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6858      	ldr	r0, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	33b2      	adds	r3, #178	; 0xb2
 8003d36:	2201      	movs	r2, #1
 8003d38:	4619      	mov	r1, r3
 8003d3a:	f7ff fa4c 	bl	80031d6 <HAL_UART_Receive_IT>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d000      	beq.n	8003d46 <ModbusStart+0x5e>
    {
        while(1)
 8003d44:	e7fe      	b.n	8003d44 <ModbusStart+0x5c>
        {
        }
    }

    modH->u8lastRec = modH->u8BufferSize = 0;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8b3 209e 	ldrh.w	r2, [r3, #158]	; 0x9e
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
#if ENABLE_USB_CDC ==1
    modH->u8TypeHW = USART_HW;
#endif
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af02      	add	r7, sp, #8
 8003d8a:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	e02a      	b.n	8003de8 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 8003d92:	4a1a      	ldr	r2, [pc, #104]	; (8003dfc <vTimerCallbackT35+0x78>)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9a:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d11e      	bne.n	8003de2 <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uiModbusType == MASTER_RTU)
 8003da4:	4a15      	ldr	r2, [pc, #84]	; (8003dfc <vTimerCallbackT35+0x78>)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	2b04      	cmp	r3, #4
 8003db0:	d10c      	bne.n	8003dcc <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 8003db2:	4a12      	ldr	r2, [pc, #72]	; (8003dfc <vTimerCallbackT35+0x78>)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dba:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	2103      	movs	r1, #3
 8003dc8:	f004 f9e0 	bl	800818c <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8003dcc:	4a0b      	ldr	r2, [pc, #44]	; (8003dfc <vTimerCallbackT35+0x78>)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd4:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8003dd8:	2300      	movs	r3, #0
 8003dda:	2203      	movs	r2, #3
 8003ddc:	2100      	movs	r1, #0
 8003dde:	f003 ff7d 	bl	8007cdc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3301      	adds	r3, #1
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <vTimerCallbackT35+0x7c>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	dcce      	bgt.n	8003d92 <vTimerCallbackT35+0xe>
		}

	}
}
 8003df4:	bf00      	nop
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	20001938 	.word	0x20001938
 8003e00:	2000002c 	.word	0x2000002c

08003e04 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	e016      	b.n	8003e40 <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 8003e12:	4a10      	ldr	r2, [pc, #64]	; (8003e54 <vTimerCallbackTimeout+0x50>)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d10a      	bne.n	8003e3a <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
 8003e24:	4a0b      	ldr	r2, [pc, #44]	; (8003e54 <vTimerCallbackTimeout+0x50>)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2c:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8003e30:	2300      	movs	r3, #0
 8003e32:	2203      	movs	r2, #3
 8003e34:	21ff      	movs	r1, #255	; 0xff
 8003e36:	f003 ff51 	bl	8007cdc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	4b05      	ldr	r3, [pc, #20]	; (8003e58 <vTimerCallbackTimeout+0x54>)
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	461a      	mov	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	dce2      	bgt.n	8003e12 <vTimerCallbackTimeout+0xe>
		}

	}

}
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20001938 	.word	0x20001938
 8003e58:	2000002c 	.word	0x2000002c

08003e5c <StartTaskModbusSlave>:


void StartTaskModbusSlave(void *argument)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	60fb      	str	r3, [r7, #12]
  int8_t i8state;

  for(;;)
  {
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block indefinitely until a Modbus Frame arrives */
 8003e68:	f04f 31ff 	mov.w	r1, #4294967295
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	f003 feed 	bl	8007c4c <ulTaskNotifyTake>

	  modH->i8lastError = 0;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	749a      	strb	r2, [r3, #18]
	  }


#else

	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	33c8      	adds	r3, #200	; 0xc8
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff fe6d 	bl	8003b5c <RingCountBytes>
 8003e82:	4603      	mov	r3, r0
 8003e84:	461a      	mov	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	  if (modH->EN_Port != NULL )
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <StartTaskModbusSlave+0x48>
	  {
	   	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET); // is this required?
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	68d8      	ldr	r0, [r3, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8a1b      	ldrh	r3, [r3, #16]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	f7fd fc3c 	bl	800171c <HAL_GPIO_WritePin>
	  }
 	  i8state = getRxBuffer(modH);
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 fbdd 	bl	8004664 <getRxBuffer>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	72fb      	strb	r3, [r7, #11]

#endif


	  if (i8state < 7){
 8003eae:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003eb2:	2b06      	cmp	r3, #6
 8003eb4:	dc0b      	bgt.n	8003ece <StartTaskModbusSlave+0x72>
		  //The size of the frame is invalid
		  modH->i8lastError = ERR_BAD_SIZE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	22fa      	movs	r2, #250	; 0xfa
 8003eba:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  //RingClear(modH->xBufferRX); //this is not necessary the ring buffer is cleaned by the read operation
		  continue;
 8003ecc:	e093      	b.n	8003ff6 <StartTaskModbusSlave+0x19a>
	  }


		// check slave id
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	7cda      	ldrb	r2, [r3, #19]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	7a1b      	ldrb	r3, [r3, #8]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	f040 808c 	bne.w	8003ff4 <StartTaskModbusSlave+0x198>

	  // validate message: CRC, FCT, address and size
	  uint8_t u8exception = validateRequest(modH);
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fc05 	bl	80046ec <validateRequest>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	72bb      	strb	r3, [r7, #10]
	  if (u8exception > 0)
 8003ee6:	7abb      	ldrb	r3, [r7, #10]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00f      	beq.n	8003f0c <StartTaskModbusSlave+0xb0>
	  {
		  if (u8exception != NO_REPLY)
 8003eec:	7abb      	ldrb	r3, [r7, #10]
 8003eee:	2bff      	cmp	r3, #255	; 0xff
 8003ef0:	d007      	beq.n	8003f02 <StartTaskModbusSlave+0xa6>
		  {
			  buildException( u8exception, modH);
 8003ef2:	7abb      	ldrb	r3, [r7, #10]
 8003ef4:	68f9      	ldr	r1, [r7, #12]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 fd48 	bl	800498c <buildException>
			  sendTxBuffer(modH);
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 fd63 	bl	80049c8 <sendTxBuffer>
		  }
		  modH->i8lastError = u8exception;
 8003f02:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	749a      	strb	r2, [r3, #18]
		  //return u8exception
		  continue;
 8003f0a:	e074      	b.n	8003ff6 <StartTaskModbusSlave+0x19a>
	  }

	  //u32timeOut = millis(); TODO is this really need?
	  modH->i8lastError = 0;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	749a      	strb	r2, [r3, #18]


	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003f18:	f04f 31ff 	mov.w	r1, #4294967295
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f002 fc17 	bl	8006750 <xQueueSemaphoreTake>

	  // process message
	    switch(modH->au8Buffer[ FUNC ] )
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	7d1b      	ldrb	r3, [r3, #20]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	2b0f      	cmp	r3, #15
 8003f2a:	d859      	bhi.n	8003fe0 <StartTaskModbusSlave+0x184>
 8003f2c:	a201      	add	r2, pc, #4	; (adr r2, 8003f34 <StartTaskModbusSlave+0xd8>)
 8003f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f32:	bf00      	nop
 8003f34:	08003f75 	.word	0x08003f75
 8003f38:	08003f75 	.word	0x08003f75
 8003f3c:	08003f87 	.word	0x08003f87
 8003f40:	08003f87 	.word	0x08003f87
 8003f44:	08003f99 	.word	0x08003f99
 8003f48:	08003fab 	.word	0x08003fab
 8003f4c:	08003fe1 	.word	0x08003fe1
 8003f50:	08003fe1 	.word	0x08003fe1
 8003f54:	08003fe1 	.word	0x08003fe1
 8003f58:	08003fe1 	.word	0x08003fe1
 8003f5c:	08003fe1 	.word	0x08003fe1
 8003f60:	08003fe1 	.word	0x08003fe1
 8003f64:	08003fe1 	.word	0x08003fe1
 8003f68:	08003fe1 	.word	0x08003fe1
 8003f6c:	08003fbd 	.word	0x08003fbd
 8003f70:	08003fcf 	.word	0x08003fcf
	    {
			case MB_FC_READ_COILS:
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH);
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 fdb9 	bl	8004aec <process_FC1>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003f84:	e02d      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			case MB_FC_READ_INPUT_REGISTER:
			case MB_FC_READ_REGISTERS :
				modH->i8state = process_FC3(modH);
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 fe68 	bl	8004c5c <process_FC3>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003f96:	e024      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 feca 	bl	8004d32 <process_FC5>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003fa8:	e01b      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 ff1b 	bl	8004de6 <process_FC6>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003fba:	e012      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 ff44 	bl	8004e4a <process_FC15>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003fcc:	e009      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 ffca 	bl	8004f68 <process_FC16>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8003fde:	e000      	b.n	8003fe2 <StartTaskModbusSlave+0x186>
			default:
				break;
 8003fe0:	bf00      	nop
	    }

	    xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8003fe8:	2300      	movs	r3, #0
 8003fea:	2200      	movs	r2, #0
 8003fec:	2100      	movs	r1, #0
 8003fee:	f002 f945 	bl	800627c <xQueueGenericSend>
	    //return i8state;
	    continue;
 8003ff2:	e000      	b.n	8003ff6 <StartTaskModbusSlave+0x19a>
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8003ff4:	bf00      	nop
  {
 8003ff6:	e737      	b.n	8003e68 <StartTaskModbusSlave+0xc>

08003ff8 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8003ff8:	b084      	sub	sp, #16
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	f107 001c 	add.w	r0, r7, #28
 8004006:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004014:	f04f 31ff 	mov.w	r1, #4294967295
 8004018:	4618      	mov	r0, r3
 800401a:	f002 fb99 	bl	8006750 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	7a1b      	ldrb	r3, [r3, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <SendQuery+0x32>
 8004026:	23ff      	movs	r3, #255	; 0xff
 8004028:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f993 30b3 	ldrsb.w	r3, [r3, #179]	; 0xb3
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <SendQuery+0x40>
 8004034:	23fe      	movs	r3, #254	; 0xfe
 8004036:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8004038:	7f3b      	ldrb	r3, [r7, #28]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <SendQuery+0x4c>
 800403e:	7f3b      	ldrb	r3, [r7, #28]
 8004040:	2bf7      	cmp	r3, #247	; 0xf7
 8004042:	d901      	bls.n	8004048 <SendQuery+0x50>
 8004044:	23f7      	movs	r3, #247	; 0xf7
 8004046:	73bb      	strb	r3, [r7, #14]

	if(error)
 8004048:	7bbb      	ldrb	r3, [r7, #14]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00e      	beq.n	800406c <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 800404e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800405c:	2300      	movs	r3, #0
 800405e:	2200      	movs	r2, #0
 8004060:	2100      	movs	r1, #0
 8004062:	f002 f90b 	bl	800627c <xQueueGenericSend>
		 return error;
 8004066:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800406a:	e129      	b.n	80042c0 <SendQuery+0x2c8>
	}


	modH->au16regs = telegram.au16reg;
 800406c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	// telegram header
	modH->au8Buffer[ ID ]         = telegram.u8id;
 8004074:	7f3a      	ldrb	r2, [r7, #28]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	74da      	strb	r2, [r3, #19]
	modH->au8Buffer[ FUNC ]       = telegram.u8fct;
 800407a:	7f7a      	ldrb	r2, [r7, #29]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	751a      	strb	r2, [r3, #20]
	modH->au8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8004080:	8bfb      	ldrh	r3, [r7, #30]
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	b29b      	uxth	r3, r3
 8004086:	b2da      	uxtb	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	755a      	strb	r2, [r3, #21]
	modH->au8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 800408c:	8bfb      	ldrh	r3, [r7, #30]
 800408e:	b2da      	uxtb	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8004094:	7f7b      	ldrb	r3, [r7, #29]
 8004096:	3b01      	subs	r3, #1
 8004098:	2b0f      	cmp	r3, #15
 800409a:	f200 80fe 	bhi.w	800429a <SendQuery+0x2a2>
 800409e:	a201      	add	r2, pc, #4	; (adr r2, 80040a4 <SendQuery+0xac>)
 80040a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a4:	080040e5 	.word	0x080040e5
 80040a8:	080040e5 	.word	0x080040e5
 80040ac:	080040e5 	.word	0x080040e5
 80040b0:	080040e5 	.word	0x080040e5
 80040b4:	08004103 	.word	0x08004103
 80040b8:	08004125 	.word	0x08004125
 80040bc:	0800429b 	.word	0x0800429b
 80040c0:	0800429b 	.word	0x0800429b
 80040c4:	0800429b 	.word	0x0800429b
 80040c8:	0800429b 	.word	0x0800429b
 80040cc:	0800429b 	.word	0x0800429b
 80040d0:	0800429b 	.word	0x0800429b
 80040d4:	0800429b 	.word	0x0800429b
 80040d8:	0800429b 	.word	0x0800429b
 80040dc:	08004147 	.word	0x08004147
 80040e0:	08004205 	.word	0x08004205
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80040e4:	8c3b      	ldrh	r3, [r7, #32]
 80040e6:	0a1b      	lsrs	r3, r3, #8
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80040f0:	8c3b      	ldrh	r3, [r7, #32]
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2206      	movs	r2, #6
 80040fc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004100:	e0cb      	b.n	800429a <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->au8Buffer[ NB_HI ]      = (( telegram.au16reg[0]> 0) ? 0xff : 0);
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <SendQuery+0x116>
 800410a:	22ff      	movs	r2, #255	; 0xff
 800410c:	e000      	b.n	8004110 <SendQuery+0x118>
 800410e:	2200      	movs	r2, #0
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = 0;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2206      	movs	r2, #6
 800411e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004122:	e0ba      	b.n	800429a <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->au8Buffer[ NB_HI ]      = highByte( telegram.au16reg[0]);
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	0a1b      	lsrs	r3, r3, #8
 800412a:	b29b      	uxth	r3, r3
 800412c:	b2da      	uxtb	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	881b      	ldrh	r3, [r3, #0]
 8004136:	b2da      	uxtb	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2206      	movs	r2, #6
 8004140:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004144:	e0a9      	b.n	800429a <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8004146:	8c3b      	ldrh	r3, [r7, #32]
 8004148:	091b      	lsrs	r3, r3, #4
 800414a:	b29b      	uxth	r3, r3
 800414c:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 800414e:	7a7b      	ldrb	r3, [r7, #9]
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8004154:	8c3b      	ldrh	r3, [r7, #32]
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	b29b      	uxth	r3, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	d005      	beq.n	800416c <SendQuery+0x174>
	    {
	        u8bytesno++;
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	3301      	adds	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8004166:	7a7b      	ldrb	r3, [r7, #9]
 8004168:	3301      	adds	r3, #1
 800416a:	727b      	strb	r3, [r7, #9]
	    }

	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800416c:	8c3b      	ldrh	r3, [r7, #32]
 800416e:	0a1b      	lsrs	r3, r3, #8
 8004170:	b29b      	uxth	r3, r3
 8004172:	b2da      	uxtb	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004178:	8c3b      	ldrh	r3, [r7, #32]
 800417a:	b2da      	uxtb	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	761a      	strb	r2, [r3, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = u8bytesno;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	7bfa      	ldrb	r2, [r7, #15]
 8004184:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2207      	movs	r2, #7
 800418a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 800418e:	2300      	movs	r3, #0
 8004190:	81bb      	strh	r3, [r7, #12]
 8004192:	e031      	b.n	80041f8 <SendQuery+0x200>
	    {
	        if(i%2)
 8004194:	89bb      	ldrh	r3, [r7, #12]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	b29b      	uxth	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00f      	beq.n	80041c0 <SendQuery+0x1c8>
	        {
	        	modH->au8Buffer[ modH->u8BufferSize ] = lowByte( telegram.au16reg[ i/2 ] );
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80041a6:	4619      	mov	r1, r3
 80041a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041aa:	89bb      	ldrh	r3, [r7, #12]
 80041ac:	085b      	lsrs	r3, r3, #1
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	4413      	add	r3, r2
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	440b      	add	r3, r1
 80041bc:	74da      	strb	r2, [r3, #19]
 80041be:	e010      	b.n	80041e2 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80041c6:	4619      	mov	r1, r3
 80041c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ca:	89bb      	ldrh	r3, [r7, #12]
 80041cc:	085b      	lsrs	r3, r3, #1
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	4413      	add	r3, r2
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	0a1b      	lsrs	r3, r3, #8
 80041d8:	b29b      	uxth	r3, r3
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	440b      	add	r3, r1
 80041e0:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80041e8:	3301      	adds	r3, #1
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 80041f2:	89bb      	ldrh	r3, [r7, #12]
 80041f4:	3301      	adds	r3, #1
 80041f6:	81bb      	strh	r3, [r7, #12]
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	89ba      	ldrh	r2, [r7, #12]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d3c8      	bcc.n	8004194 <SendQuery+0x19c>
	    }
	    break;
 8004202:	e04a      	b.n	800429a <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004204:	8c3b      	ldrh	r3, [r7, #32]
 8004206:	0a1b      	lsrs	r3, r3, #8
 8004208:	b29b      	uxth	r3, r3
 800420a:	b2da      	uxtb	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004210:	8c3b      	ldrh	r3, [r7, #32]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	761a      	strb	r2, [r3, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8004218:	8c3b      	ldrh	r3, [r7, #32]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	b2da      	uxtb	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2207      	movs	r2, #7
 8004228:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800422c:	2300      	movs	r3, #0
 800422e:	817b      	strh	r3, [r7, #10]
 8004230:	e02e      	b.n	8004290 <SendQuery+0x298>
	    {

	        modH->au8Buffer[  modH->u8BufferSize ] = highByte(  telegram.au16reg[ i ] );
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004238:	4619      	mov	r1, r3
 800423a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800423c:	897b      	ldrh	r3, [r7, #10]
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	4413      	add	r3, r2
 8004242:	881b      	ldrh	r3, [r3, #0]
 8004244:	0a1b      	lsrs	r3, r3, #8
 8004246:	b29b      	uxth	r3, r3
 8004248:	b2da      	uxtb	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	440b      	add	r3, r1
 800424e:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004256:	3301      	adds	r3, #1
 8004258:	b2da      	uxtb	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004266:	4619      	mov	r1, r3
 8004268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800426a:	897b      	ldrh	r3, [r7, #10]
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	4413      	add	r3, r2
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	b2da      	uxtb	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	440b      	add	r3, r1
 8004278:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004280:	3301      	adds	r3, #1
 8004282:	b2da      	uxtb	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800428a:	897b      	ldrh	r3, [r7, #10]
 800428c:	3301      	adds	r3, #1
 800428e:	817b      	strh	r3, [r7, #10]
 8004290:	8c3b      	ldrh	r3, [r7, #32]
 8004292:	897a      	ldrh	r2, [r7, #10]
 8004294:	429a      	cmp	r2, r3
 8004296:	d3cc      	bcc.n	8004232 <SendQuery+0x23a>
	    }
	    break;
 8004298:	bf00      	nop
	}

	xSemaphoreGive(modH->ModBusSphrHandle);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 80042a0:	2300      	movs	r3, #0
 80042a2:	2200      	movs	r2, #0
 80042a4:	2100      	movs	r1, #0
 80042a6:	f001 ffe9 	bl	800627c <xQueueGenericSend>

	sendTxBuffer(modH);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fb8c 	bl	80049c8 <sendTxBuffer>
	modH->i8state = COM_WAITING;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
	modH->i8lastError = 0;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	749a      	strb	r2, [r3, #18]
	return 0;
 80042be:	2300      	movs	r3, #0


}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042ca:	b004      	add	sp, #16
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop

080042d0 <StartTaskModbusMaster>:




void StartTaskModbusMaster(void *argument)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08c      	sub	sp, #48	; 0x30
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	627b      	str	r3, [r7, #36]	; 0x24
  int8_t i8state;

  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80042e2:	f107 010c 	add.w	r1, r7, #12
 80042e6:	f04f 32ff 	mov.w	r2, #4294967295
 80042ea:	4618      	mov	r0, r3
 80042ec:	f002 f954 	bl	8006598 <xQueueReceive>

	  /*Format and Send query */
	  SendQuery(modH, telegram);
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	f107 030c 	add.w	r3, r7, #12
 80042f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042fc:	f7ff fe7c 	bl	8003ff8 <SendQuery>

	  /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
	  ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8004300:	f04f 31ff 	mov.w	r1, #4294967295
 8004304:	2001      	movs	r0, #1
 8004306:	f003 fca1 	bl	8007c4c <ulTaskNotifyTake>
 800430a:	6238      	str	r0, [r7, #32]
	  modH->i8lastError = 0;
 800430c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430e:	2200      	movs	r2, #0
 8004310:	749a      	strb	r2, [r3, #18]

      if(ulNotificationValue == NO_REPLY)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	2bff      	cmp	r3, #255	; 0xff
 8004316:	d118      	bne.n	800434a <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 8004318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431a:	2200      	movs	r2, #0
 800431c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
    	  modH->i8lastError = NO_REPLY;
 8004320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004322:	22ff      	movs	r2, #255	; 0xff
 8004324:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800432c:	3301      	adds	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004332:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004336:	69b8      	ldr	r0, [r7, #24]
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800433e:	4619      	mov	r1, r3
 8004340:	2300      	movs	r3, #0
 8004342:	2203      	movs	r2, #3
 8004344:	f003 fcca 	bl	8007cdc <xTaskGenericNotify>
    	  continue;
 8004348:	e097      	b.n	800447a <StartTaskModbusMaster+0x1aa>
      {
    	  i8state = getRxBuffer(modH);
      }

#else
      i8state = getRxBuffer(modH);
 800434a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800434c:	f000 f98a 	bl	8004664 <getRxBuffer>
 8004350:	4603      	mov	r3, r0
 8004352:	77fb      	strb	r3, [r7, #31]
#endif

	  //modH->u8lastError = i8state;

	  if (i8state < 6){
 8004354:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004358:	2b05      	cmp	r3, #5
 800435a:	dc18      	bgt.n	800438e <StartTaskModbusMaster+0xbe>

		  modH->i8state = COM_IDLE;
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435e:	2200      	movs	r2, #0
 8004360:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
		  modH->i8lastError = ERR_BAD_SIZE;
 8004364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004366:	22fa      	movs	r2, #250	; 0xfa
 8004368:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 800436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8004370:	3301      	adds	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800437a:	69b8      	ldr	r0, [r7, #24]
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8004382:	4619      	mov	r1, r3
 8004384:	2300      	movs	r3, #0
 8004386:	2203      	movs	r2, #3
 8004388:	f003 fca8 	bl	8007cdc <xTaskGenericNotify>
		  continue;
 800438c:	e075      	b.n	800447a <StartTaskModbusMaster+0x1aa>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8004394:	2300      	movs	r3, #0
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	2300      	movs	r3, #0
 800439a:	2200      	movs	r2, #0
 800439c:	2103      	movs	r1, #3
 800439e:	f003 fef5 	bl	800818c <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 80043a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80043a4:	f000 f8f0 	bl	8004588 <validateAnswer>
 80043a8:	4603      	mov	r3, r0
 80043aa:	77bb      	strb	r3, [r7, #30]
	  if (u8exception != 0)
 80043ac:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d010      	beq.n	80043d6 <StartTaskModbusMaster+0x106>
	  {
		 modH->i8state = COM_IDLE;
 80043b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
         modH->i8lastError = u8exception;
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	7fba      	ldrb	r2, [r7, #30]
 80043c0:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80043c2:	69b8      	ldr	r0, [r7, #24]
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	f993 3012 	ldrsb.w	r3, [r3, #18]
 80043ca:	4619      	mov	r1, r3
 80043cc:	2300      	movs	r3, #0
 80043ce:	2203      	movs	r2, #3
 80043d0:	f003 fc84 	bl	8007cdc <xTaskGenericNotify>
	     continue;
 80043d4:	e051      	b.n	800447a <StartTaskModbusMaster+0x1aa>
	  }



	  modH->i8lastError = u8exception;
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	7fba      	ldrb	r2, [r7, #30]
 80043da:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 80043dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80043e2:	f04f 31ff 	mov.w	r1, #4294967295
 80043e6:	4618      	mov	r0, r3
 80043e8:	f002 f9b2 	bl	8006750 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->au8Buffer[ FUNC ] )
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	7d1b      	ldrb	r3, [r3, #20]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	2b0f      	cmp	r3, #15
 80043f4:	d82a      	bhi.n	800444c <StartTaskModbusMaster+0x17c>
 80043f6:	a201      	add	r2, pc, #4	; (adr r2, 80043fc <StartTaskModbusMaster+0x12c>)
 80043f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fc:	0800443d 	.word	0x0800443d
 8004400:	0800443d 	.word	0x0800443d
 8004404:	08004445 	.word	0x08004445
 8004408:	08004445 	.word	0x08004445
 800440c:	0800444d 	.word	0x0800444d
 8004410:	0800444d 	.word	0x0800444d
 8004414:	0800444d 	.word	0x0800444d
 8004418:	0800444d 	.word	0x0800444d
 800441c:	0800444d 	.word	0x0800444d
 8004420:	0800444d 	.word	0x0800444d
 8004424:	0800444d 	.word	0x0800444d
 8004428:	0800444d 	.word	0x0800444d
 800442c:	0800444d 	.word	0x0800444d
 8004430:	0800444d 	.word	0x0800444d
 8004434:	0800444d 	.word	0x0800444d
 8004438:	0800444d 	.word	0x0800444d
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to au16regs buffer
	      get_FC1(modH);
 800443c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800443e:	f000 f81d 	bl	800447c <get_FC1>
	      break;
 8004442:	e004      	b.n	800444e <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to au16regs buffer
	      get_FC3(modH);
 8004444:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004446:	f000 f871 	bl	800452c <get_FC3>
	      break;
 800444a:	e000      	b.n	800444e <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 800444c:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	2200      	movs	r2, #0
 8004452:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3

	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8004456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004458:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 800445c:	2300      	movs	r3, #0
 800445e:	2200      	movs	r2, #0
 8004460:	2100      	movs	r1, #0
 8004462:	f001 ff0b 	bl	800627c <xQueueGenericSend>
	  //return i8state;
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004466:	69b8      	ldr	r0, [r7, #24]
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800446e:	4619      	mov	r1, r3
 8004470:	2300      	movs	r3, #0
 8004472:	2203      	movs	r2, #3
 8004474:	f003 fc32 	bl	8007cdc <xTaskGenericNotify>
	  continue;
 8004478:	bf00      	nop
  {
 800447a:	e72f      	b.n	80042dc <StartTaskModbusMaster+0xc>

0800447c <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 800447c:	b590      	push	{r4, r7, lr}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8004484:	2303      	movs	r3, #3
 8004486:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 8004488:	2300      	movs	r3, #0
 800448a:	73fb      	strb	r3, [r7, #15]
 800448c:	e045      	b.n	800451a <get_FC1+0x9e>

        if(i%2)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d01d      	beq.n	80044d6 <get_FC1+0x5a>
        {
        	modH->au16regs[i/2]= word(modH->au8Buffer[i+u8byte], lowByte(modH->au16regs[i/2]));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	085b      	lsrs	r3, r3, #1
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	18d4      	adds	r4, r2, r3
 80044aa:	7bfa      	ldrb	r2, [r7, #15]
 80044ac:	7bbb      	ldrb	r3, [r7, #14]
 80044ae:	4413      	add	r3, r2
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	4413      	add	r3, r2
 80044b4:	7cd8      	ldrb	r0, [r3, #19]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
 80044be:	085b      	lsrs	r3, r3, #1
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	4619      	mov	r1, r3
 80044cc:	f000 fa06 	bl	80048dc <word>
 80044d0:	4603      	mov	r3, r0
 80044d2:	8023      	strh	r3, [r4, #0]
 80044d4:	e01e      	b.n	8004514 <get_FC1+0x98>
        }
        else
        {

        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	18d4      	adds	r4, r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	085b      	lsrs	r3, r3, #1
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	4413      	add	r3, r2
 80044f6:	881b      	ldrh	r3, [r3, #0]
 80044f8:	0a1b      	lsrs	r3, r3, #8
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	b2d8      	uxtb	r0, r3
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	7bbb      	ldrb	r3, [r7, #14]
 8004502:	4413      	add	r3, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	4413      	add	r3, r2
 8004508:	7cdb      	ldrb	r3, [r3, #19]
 800450a:	4619      	mov	r1, r3
 800450c:	f000 f9e6 	bl	80048dc <word>
 8004510:	4603      	mov	r3, r0
 8004512:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	3301      	adds	r3, #1
 8004518:	73fb      	strb	r3, [r7, #15]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	7d5b      	ldrb	r3, [r3, #21]
 800451e:	7bfa      	ldrb	r2, [r7, #15]
 8004520:	429a      	cmp	r2, r3
 8004522:	d3b4      	bcc.n	800448e <get_FC1+0x12>
        }

     }
}
 8004524:	bf00      	nop
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	bd90      	pop	{r4, r7, pc}

0800452c <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 800452c:	b590      	push	{r4, r7, lr}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8004534:	2303      	movs	r3, #3
 8004536:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 8004538:	2300      	movs	r3, #0
 800453a:	73bb      	strb	r3, [r7, #14]
 800453c:	e019      	b.n	8004572 <get_FC3+0x46>
    {
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004544:	7bbb      	ldrb	r3, [r7, #14]
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	18d4      	adds	r4, r2, r3
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	4413      	add	r3, r2
 8004550:	7cd8      	ldrb	r0, [r3, #19]
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	3301      	adds	r3, #1
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	4413      	add	r3, r2
 800455a:	7cdb      	ldrb	r3, [r3, #19]
 800455c:	4619      	mov	r1, r3
 800455e:	f000 f9bd 	bl	80048dc <word>
 8004562:	4603      	mov	r3, r0
 8004564:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	3302      	adds	r3, #2
 800456a:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 800456c:	7bbb      	ldrb	r3, [r7, #14]
 800456e:	3301      	adds	r3, #1
 8004570:	73bb      	strb	r3, [r7, #14]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	7d5b      	ldrb	r3, [r3, #21]
 8004576:	085b      	lsrs	r3, r3, #1
 8004578:	b2db      	uxtb	r3, r3
 800457a:	7bba      	ldrb	r2, [r7, #14]
 800457c:	429a      	cmp	r2, r3
 800457e:	d3de      	bcc.n	800453e <get_FC3+0x12>
    }
}
 8004580:	bf00      	nop
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	bd90      	pop	{r4, r7, pc}

08004588 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
    // check message crc vs calculated crc
    uint16_t u16MsgCRC =
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004596:	3b02      	subs	r3, #2
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	4413      	add	r3, r2
 800459c:	7cdb      	ldrb	r3, [r3, #19]
 800459e:	021b      	lsls	r3, r3, #8
         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 80045a0:	b21a      	sxth	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80045a8:	3b01      	subs	r3, #1
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	440b      	add	r3, r1
 80045ae:	7cdb      	ldrb	r3, [r3, #19]
 80045b0:	b21b      	sxth	r3, r3
 80045b2:	4313      	orrs	r3, r2
 80045b4:	b21b      	sxth	r3, r3
    uint16_t u16MsgCRC =
 80045b6:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f103 0213 	add.w	r2, r3, #19
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80045c4:	3b02      	subs	r3, #2
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	4619      	mov	r1, r3
 80045ca:	4610      	mov	r0, r2
 80045cc:	f000 f998 	bl	8004900 <calcCRC>
 80045d0:	4603      	mov	r3, r0
 80045d2:	461a      	mov	r2, r3
 80045d4:	89bb      	ldrh	r3, [r7, #12]
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d009      	beq.n	80045ee <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80045e0:	3301      	adds	r3, #1
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BAD_CRC;
 80045ea:	23fc      	movs	r3, #252	; 0xfc
 80045ec:	e034      	b.n	8004658 <validateAnswer+0xd0>
    }

    // check exception
    if ((modH->au8Buffer[ FUNC ] & 0x80) != 0)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	7d1b      	ldrb	r3, [r3, #20]
 80045f2:	b25b      	sxtb	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	da09      	bge.n	800460c <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80045fe:	3301      	adds	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_EXCEPTION;
 8004608:	23fb      	movs	r3, #251	; 0xfb
 800460a:	e025      	b.n	8004658 <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 800460c:	2300      	movs	r3, #0
 800460e:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8004610:	2300      	movs	r3, #0
 8004612:	73bb      	strb	r3, [r7, #14]
 8004614:	e00c      	b.n	8004630 <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8004616:	7bbb      	ldrb	r3, [r7, #14]
 8004618:	4a11      	ldr	r2, [pc, #68]	; (8004660 <validateAnswer+0xd8>)
 800461a:	5cd2      	ldrb	r2, [r2, r3]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	7d1b      	ldrb	r3, [r3, #20]
 8004620:	429a      	cmp	r2, r3
 8004622:	d102      	bne.n	800462a <validateAnswer+0xa2>
        {
            isSupported = 1;
 8004624:	2301      	movs	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]
            break;
 8004628:	e005      	b.n	8004636 <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800462a:	7bbb      	ldrb	r3, [r7, #14]
 800462c:	3301      	adds	r3, #1
 800462e:	73bb      	strb	r3, [r7, #14]
 8004630:	7bbb      	ldrb	r3, [r7, #14]
 8004632:	2b07      	cmp	r3, #7
 8004634:	d9ef      	bls.n	8004616 <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 8004636:	7bfb      	ldrb	r3, [r7, #15]
 8004638:	f083 0301 	eor.w	r3, r3, #1
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d009      	beq.n	8004656 <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8004648:	3301      	adds	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return EXC_FUNC_CODE;
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	08008958 	.word	0x08008958

08004664 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int8_t getRxBuffer(modbusHandler_t *modH)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
    bool bBuffOverflow = false;
 800466c:	2300      	movs	r3, #0
 800466e:	73fb      	strb	r3, [r7, #15]

    if (modH->EN_Port)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d007      	beq.n	8004688 <getRxBuffer+0x24>
    {
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68d8      	ldr	r0, [r3, #12]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	8a1b      	ldrh	r3, [r3, #16]
 8004680:	2200      	movs	r2, #0
 8004682:	4619      	mov	r1, r3
 8004684:	f7fd f84a 	bl	800171c <HAL_GPIO_WritePin>
    }

    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	33c8      	adds	r3, #200	; 0xc8
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff fa65 	bl	8003b5c <RingCountBytes>
 8004692:	4603      	mov	r3, r0
 8004694:	461a      	mov	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    RingGetAllBytes(&modH->xBufferRX, modH->au8Buffer);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3313      	adds	r3, #19
 80046a6:	4619      	mov	r1, r3
 80046a8:	4610      	mov	r0, r2
 80046aa:	f7ff f9f7 	bl	8003a9c <RingGetAllBytes>

    modH->u16InCnt++;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 80046b4:	3301      	adds	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c


    if (bBuffOverflow)
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00a      	beq.n	80046da <getRxBuffer+0x76>
    {
    	modH->u16errCnt++;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80046ca:	3301      	adds	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BUFF_OVERFLOW;  //using queues this will not happen
 80046d4:	f06f 0302 	mvn.w	r3, #2
 80046d8:	e003      	b.n	80046e2 <getRxBuffer+0x7e>
    }
    return modH->u8BufferSize;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80046e0:	b25b      	sxtb	r3, r3
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
	// check message crc vs calculated crc
	    uint16_t u16MsgCRC =
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80046fa:	3b02      	subs	r3, #2
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	4413      	add	r3, r2
 8004700:	7cdb      	ldrb	r3, [r3, #19]
 8004702:	021b      	lsls	r3, r3, #8
	         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8004704:	b21a      	sxth	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800470c:	3b01      	subs	r3, #1
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	440b      	add	r3, r1
 8004712:	7cdb      	ldrb	r3, [r3, #19]
 8004714:	b21b      	sxth	r3, r3
 8004716:	4313      	orrs	r3, r2
 8004718:	b21b      	sxth	r3, r3
	    uint16_t u16MsgCRC =
 800471a:	81bb      	strh	r3, [r7, #12]
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f103 0213 	add.w	r2, r3, #19
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004728:	3b02      	subs	r3, #2
 800472a:	b2db      	uxtb	r3, r3
 800472c:	4619      	mov	r1, r3
 800472e:	4610      	mov	r0, r2
 8004730:	f000 f8e6 	bl	8004900 <calcCRC>
 8004734:	4603      	mov	r3, r0
 8004736:	461a      	mov	r2, r3
 8004738:	89bb      	ldrh	r3, [r7, #12]
 800473a:	4293      	cmp	r3, r2
 800473c:	d009      	beq.n	8004752 <validateRequest+0x66>
	    {
	    	modH->u16errCnt ++;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8004744:	3301      	adds	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return NO_REPLY;
 800474e:	23ff      	movs	r3, #255	; 0xff
 8004750:	e0be      	b.n	80048d0 <validateRequest+0x1e4>
	    }

	    // check fct code
	    bool isSupported = false;
 8004752:	2300      	movs	r3, #0
 8004754:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8004756:	2300      	movs	r3, #0
 8004758:	73bb      	strb	r3, [r7, #14]
 800475a:	e00c      	b.n	8004776 <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->au8Buffer[FUNC])
 800475c:	7bbb      	ldrb	r3, [r7, #14]
 800475e:	4a5e      	ldr	r2, [pc, #376]	; (80048d8 <validateRequest+0x1ec>)
 8004760:	5cd2      	ldrb	r2, [r2, r3]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	7d1b      	ldrb	r3, [r3, #20]
 8004766:	429a      	cmp	r2, r3
 8004768:	d102      	bne.n	8004770 <validateRequest+0x84>
	        {
	            isSupported = 1;
 800476a:	2301      	movs	r3, #1
 800476c:	73fb      	strb	r3, [r7, #15]
	            break;
 800476e:	e005      	b.n	800477c <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8004770:	7bbb      	ldrb	r3, [r7, #14]
 8004772:	3301      	adds	r3, #1
 8004774:	73bb      	strb	r3, [r7, #14]
 8004776:	7bbb      	ldrb	r3, [r7, #14]
 8004778:	2b07      	cmp	r3, #7
 800477a:	d9ef      	bls.n	800475c <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	f083 0301 	eor.w	r3, r3, #1
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d009      	beq.n	800479c <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800478e:	3301      	adds	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return EXC_FUNC_CODE;
 8004798:	2301      	movs	r3, #1
 800479a:	e099      	b.n	80048d0 <validateRequest+0x1e4>
	    }

	    // check start address & nb range
	    uint16_t u16regs = 0;
 800479c:	2300      	movs	r3, #0
 800479e:	817b      	strh	r3, [r7, #10]
	    //uint8_t u8regs;
	    switch ( modH->au8Buffer[ FUNC ] )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	7d1b      	ldrb	r3, [r3, #20]
 80047a4:	3b01      	subs	r3, #1
 80047a6:	2b0f      	cmp	r3, #15
 80047a8:	f200 8091 	bhi.w	80048ce <validateRequest+0x1e2>
 80047ac:	a201      	add	r2, pc, #4	; (adr r2, 80047b4 <validateRequest+0xc8>)
 80047ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b2:	bf00      	nop
 80047b4:	080047f5 	.word	0x080047f5
 80047b8:	080047f5 	.word	0x080047f5
 80047bc:	08004883 	.word	0x08004883
 80047c0:	08004883 	.word	0x08004883
 80047c4:	08004839 	.word	0x08004839
 80047c8:	0800485f 	.word	0x0800485f
 80047cc:	080048cf 	.word	0x080048cf
 80047d0:	080048cf 	.word	0x080048cf
 80047d4:	080048cf 	.word	0x080048cf
 80047d8:	080048cf 	.word	0x080048cf
 80047dc:	080048cf 	.word	0x080048cf
 80047e0:	080048cf 	.word	0x080048cf
 80047e4:	080048cf 	.word	0x080048cf
 80047e8:	080048cf 	.word	0x080048cf
 80047ec:	080047f5 	.word	0x080047f5
 80047f0:	08004883 	.word	0x08004883
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	7d5a      	ldrb	r2, [r3, #21]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	7d9b      	ldrb	r3, [r3, #22]
 80047fc:	4619      	mov	r1, r3
 80047fe:	4610      	mov	r0, r2
 8004800:	f000 f86c 	bl	80048dc <word>
 8004804:	4603      	mov	r3, r0
 8004806:	091b      	lsrs	r3, r3, #4
 8004808:	817b      	strh	r3, [r7, #10]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	7dda      	ldrb	r2, [r3, #23]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	7e1b      	ldrb	r3, [r3, #24]
 8004812:	4619      	mov	r1, r3
 8004814:	4610      	mov	r0, r2
 8004816:	f000 f861 	bl	80048dc <word>
 800481a:	4603      	mov	r3, r0
 800481c:	091b      	lsrs	r3, r3, #4
 800481e:	b29b      	uxth	r3, r3
 8004820:	b29a      	uxth	r2, r3
 8004822:	897b      	ldrh	r3, [r7, #10]
 8004824:	4413      	add	r3, r2
 8004826:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800482e:	897a      	ldrh	r2, [r7, #10]
 8004830:	429a      	cmp	r2, r3
 8004832:	d945      	bls.n	80048c0 <validateRequest+0x1d4>
 8004834:	2302      	movs	r3, #2
 8004836:	e04b      	b.n	80048d0 <validateRequest+0x1e4>
	        break;
	    case MB_FC_WRITE_COIL:
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	7d5a      	ldrb	r2, [r3, #21]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	7d9b      	ldrb	r3, [r3, #22]
 8004840:	4619      	mov	r1, r3
 8004842:	4610      	mov	r0, r2
 8004844:	f000 f84a 	bl	80048dc <word>
 8004848:	4603      	mov	r3, r0
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8004854:	897a      	ldrh	r2, [r7, #10]
 8004856:	429a      	cmp	r2, r3
 8004858:	d934      	bls.n	80048c4 <validateRequest+0x1d8>
 800485a:	2302      	movs	r3, #2
 800485c:	e038      	b.n	80048d0 <validateRequest+0x1e4>
	        break;
	    case MB_FC_WRITE_REGISTER :
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	7d5a      	ldrb	r2, [r3, #21]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	7d9b      	ldrb	r3, [r3, #22]
 8004866:	4619      	mov	r1, r3
 8004868:	4610      	mov	r0, r2
 800486a:	f000 f837 	bl	80048dc <word>
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8004878:	897a      	ldrh	r2, [r7, #10]
 800487a:	429a      	cmp	r2, r3
 800487c:	d924      	bls.n	80048c8 <validateRequest+0x1dc>
 800487e:	2302      	movs	r3, #2
 8004880:	e026      	b.n	80048d0 <validateRequest+0x1e4>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	7d5a      	ldrb	r2, [r3, #21]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	7d9b      	ldrb	r3, [r3, #22]
 800488a:	4619      	mov	r1, r3
 800488c:	4610      	mov	r0, r2
 800488e:	f000 f825 	bl	80048dc <word>
 8004892:	4603      	mov	r3, r0
 8004894:	817b      	strh	r3, [r7, #10]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	7dda      	ldrb	r2, [r3, #23]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	7e1b      	ldrb	r3, [r3, #24]
 800489e:	4619      	mov	r1, r3
 80048a0:	4610      	mov	r0, r2
 80048a2:	f000 f81b 	bl	80048dc <word>
 80048a6:	4603      	mov	r3, r0
 80048a8:	461a      	mov	r2, r3
 80048aa:	897b      	ldrh	r3, [r7, #10]
 80048ac:	4413      	add	r3, r2
 80048ae:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 80048b6:	897a      	ldrh	r2, [r7, #10]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d907      	bls.n	80048cc <validateRequest+0x1e0>
 80048bc:	2302      	movs	r3, #2
 80048be:	e007      	b.n	80048d0 <validateRequest+0x1e4>
	        break;
 80048c0:	bf00      	nop
 80048c2:	e004      	b.n	80048ce <validateRequest+0x1e2>
	        break;
 80048c4:	bf00      	nop
 80048c6:	e002      	b.n	80048ce <validateRequest+0x1e2>
	        break;
 80048c8:	bf00      	nop
 80048ca:	e000      	b.n	80048ce <validateRequest+0x1e2>
	        break;
 80048cc:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 80048ce:	2300      	movs	r3, #0

}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	08008958 	.word	0x08008958

080048dc <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	460a      	mov	r2, r1
 80048e6:	71fb      	strb	r3, [r7, #7]
 80048e8:	4613      	mov	r3, r2
 80048ea:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 80048ec:	79bb      	ldrb	r3, [r7, #6]
 80048ee:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 80048f4:	89bb      	ldrh	r3, [r7, #12]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr

08004900 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 8004900:	b480      	push	{r7}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 800490c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004910:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 8004912:	2300      	movs	r3, #0
 8004914:	74fb      	strb	r3, [r7, #19]
 8004916:	e023      	b.n	8004960 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 8004918:	7cfb      	ldrb	r3, [r7, #19]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	4413      	add	r3, r2
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	461a      	mov	r2, r3
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	4053      	eors	r3, r2
 8004926:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 8004928:	2301      	movs	r3, #1
 800492a:	74bb      	strb	r3, [r7, #18]
 800492c:	e012      	b.n	8004954 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	60fb      	str	r3, [r7, #12]
            temp >>=1;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	085b      	lsrs	r3, r3, #1
 800493a:	617b      	str	r3, [r7, #20]
            if (flag)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d005      	beq.n	800494e <calcCRC+0x4e>
                temp ^= 0xA001;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 8004948:	f083 0301 	eor.w	r3, r3, #1
 800494c:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800494e:	7cbb      	ldrb	r3, [r7, #18]
 8004950:	3301      	adds	r3, #1
 8004952:	74bb      	strb	r3, [r7, #18]
 8004954:	7cbb      	ldrb	r3, [r7, #18]
 8004956:	2b08      	cmp	r3, #8
 8004958:	d9e9      	bls.n	800492e <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800495a:	7cfb      	ldrb	r3, [r7, #19]
 800495c:	3301      	adds	r3, #1
 800495e:	74fb      	strb	r3, [r7, #19]
 8004960:	7cfa      	ldrb	r2, [r7, #19]
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	429a      	cmp	r2, r3
 8004966:	d3d7      	bcc.n	8004918 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	0a1b      	lsrs	r3, r3, #8
 800496c:	60bb      	str	r3, [r7, #8]
    temp = (temp << 8) | temp2;
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	021a      	lsls	r2, r3, #8
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	4313      	orrs	r3, r2
 8004976:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	b29b      	uxth	r3, r3
 800497c:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	b29b      	uxth	r3, r3

}
 8004982:	4618      	mov	r0, r3
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr

0800498c <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	4603      	mov	r3, r0
 8004994:	6039      	str	r1, [r7, #0]
 8004996:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->au8Buffer[ FUNC ];  // get the original FUNC code
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	7d1b      	ldrb	r3, [r3, #20]
 800499c:	73fb      	strb	r3, [r7, #15]

    modH->au8Buffer[ ID ]      = modH->u8id;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	7a1a      	ldrb	r2, [r3, #8]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	74da      	strb	r2, [r3, #19]
    modH->au8Buffer[ FUNC ]    = u8func + 0x80;
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
 80049a8:	3b80      	subs	r3, #128	; 0x80
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	751a      	strb	r2, [r3, #20]
    modH->au8Buffer[ 2 ]       = u8exception;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	79fa      	ldrb	r2, [r7, #7]
 80049b4:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2203      	movs	r2, #3
 80049ba:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 80049be:	bf00      	nop
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr

080049c8 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
void sendTxBuffer(modbusHandler_t *modH)
{
 80049c8:	b590      	push	{r4, r7, lr}
 80049ca:	b087      	sub	sp, #28
 80049cc:	af02      	add	r7, sp, #8
 80049ce:	6078      	str	r0, [r7, #4]
    // append CRC to message
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f103 0213 	add.w	r2, r3, #19
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80049dc:	4619      	mov	r1, r3
 80049de:	4610      	mov	r0, r2
 80049e0:	f7ff ff8e 	bl	8004900 <calcCRC>
 80049e4:	4603      	mov	r3, r0
 80049e6:	81fb      	strh	r3, [r7, #14]
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80049ee:	4619      	mov	r1, r3
 80049f0:	89fb      	ldrh	r3, [r7, #14]
 80049f2:	0a1b      	lsrs	r3, r3, #8
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	440b      	add	r3, r1
 80049fc:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004a04:	3301      	adds	r3, #1
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004a14:	4619      	mov	r1, r3
 8004a16:	89fb      	ldrh	r3, [r7, #14]
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	440b      	add	r3, r1
 8004a1e:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004a26:	3301      	adds	r3, #1
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
#if ENABLE_USB_CDC ==1
    if(modH->u8TypeHW == USART_HW)
    {
#endif
    	if (modH->EN_Port != NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <sendTxBuffer+0x80>
        {
            // set RS485 transceiver to transmit mode
        	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68d8      	ldr	r0, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	8a1b      	ldrh	r3, [r3, #16]
 8004a40:	2201      	movs	r2, #1
 8004a42:	4619      	mov	r1, r3
 8004a44:	f7fc fe6a 	bl	800171c <HAL_GPIO_WritePin>
        }

        // transfer buffer to serial line
        HAL_UART_Transmit_IT(modH->port, modH->au8Buffer,  modH->u8BufferSize);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6858      	ldr	r0, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f103 0113 	add.w	r1, r3, #19
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f7fe fb77 	bl	800314e <HAL_UART_Transmit_IT>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait notification from TXE interrupt
 8004a60:	f04f 31ff 	mov.w	r1, #4294967295
 8004a64:	2001      	movs	r0, #1
 8004a66:	f003 f8f1 	bl	8007c4c <ulTaskNotifyTake>


         if (modH->EN_Port != NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d018      	beq.n	8004aa4 <sendTxBuffer+0xdc>
             //return RS485 transceiver to receive mode

        	 #if defined(STM32H745xx) || defined(STM32H743xx)  || defined(STM32F303xE)
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
             #else
        	 while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8004a72:	e007      	b.n	8004a84 <sendTxBuffer+0xbc>
	    	 #endif
        	 {
        		taskYIELD();
 8004a74:	4b1c      	ldr	r3, [pc, #112]	; (8004ae8 <sendTxBuffer+0x120>)
 8004a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	f3bf 8f6f 	isb	sy
        	 while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d0ef      	beq.n	8004a74 <sendTxBuffer+0xac>
        	 }
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68d8      	ldr	r0, [r3, #12]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	8a1b      	ldrh	r3, [r3, #16]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	f7fc fe3c 	bl	800171c <HAL_GPIO_WritePin>
         }


         // set timeout for master query
         if(modH->uiModbusType == MASTER_RTU )
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d10c      	bne.n	8004ac6 <sendTxBuffer+0xfe>
         {
 	    	xTimerReset(modH->xTimerTimeout,0);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f8d3 40c0 	ldr.w	r4, [r3, #192]	; 0xc0
 8004ab2:	f002 fbf9 	bl	80072a8 <xTaskGetTickCount>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	2300      	movs	r3, #0
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	2300      	movs	r3, #0
 8004abe:	2102      	movs	r1, #2
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f003 fb63 	bl	800818c <xTimerGenericCommand>

	}
#endif


     modH->u8BufferSize = 0;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e

}
 8004ade:	bf00      	nop
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd90      	pop	{r4, r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
    uint8_t u8currentRegister, u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	7d5a      	ldrb	r2, [r3, #21]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	7d9b      	ldrb	r3, [r3, #22]
 8004afc:	4619      	mov	r1, r3
 8004afe:	4610      	mov	r0, r2
 8004b00:	f7ff feec 	bl	80048dc <word>
 8004b04:	4603      	mov	r3, r0
 8004b06:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	7dda      	ldrb	r2, [r3, #23]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	7e1b      	ldrb	r3, [r3, #24]
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f7ff fee2 	bl	80048dc <word>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8004b1c:	8a3b      	ldrh	r3, [r7, #16]
 8004b1e:	08db      	lsrs	r3, r3, #3
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8004b24:	8a3b      	ldrh	r3, [r7, #16]
 8004b26:	f003 0307 	and.w	r3, r3, #7
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d002      	beq.n	8004b36 <process_FC1+0x4a>
 8004b30:	7dfb      	ldrb	r3, [r7, #23]
 8004b32:	3301      	adds	r3, #1
 8004b34:	75fb      	strb	r3, [r7, #23]
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	7dfa      	ldrb	r2, [r7, #23]
 8004b3a:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2203      	movs	r2, #3
 8004b40:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->au8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	7dfb      	ldrb	r3, [r7, #23]
 8004b4e:	4413      	add	r3, r2
 8004b50:	3b01      	subs	r3, #1
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	4413      	add	r3, r2
 8004b56:	2200      	movs	r2, #0
 8004b58:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8004b5e:	2300      	movs	r3, #0
 8004b60:	82bb      	strh	r3, [r7, #20]
 8004b62:	e05b      	b.n	8004c1c <process_FC1+0x130>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8004b64:	8a7a      	ldrh	r2, [r7, #18]
 8004b66:	8abb      	ldrh	r3, [r7, #20]
 8004b68:	4413      	add	r3, r2
 8004b6a:	81fb      	strh	r3, [r7, #14]
        u8currentRegister = (uint8_t) (u16coil / 16);
 8004b6c:	89fb      	ldrh	r3, [r7, #14]
 8004b6e:	091b      	lsrs	r3, r3, #4
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	737b      	strb	r3, [r7, #13]
        u8currentBit = (uint8_t) (u16coil % 16);
 8004b74:	89fb      	ldrh	r3, [r7, #14]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	733b      	strb	r3, [r7, #12]

        bitWrite(
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004b84:	7b7b      	ldrb	r3, [r7, #13]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	4413      	add	r3, r2
 8004b8a:	881b      	ldrh	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	7b3b      	ldrb	r3, [r7, #12]
 8004b90:	fa42 f303 	asr.w	r3, r2, r3
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d015      	beq.n	8004bc8 <process_FC1+0xdc>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004baa:	461a      	mov	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4413      	add	r3, r2
 8004bb0:	7cda      	ldrb	r2, [r3, #19]
 8004bb2:	7dbb      	ldrb	r3, [r7, #22]
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4403      	add	r3, r0
 8004bc4:	74da      	strb	r2, [r3, #19]
 8004bc6:	e016      	b.n	8004bf6 <process_FC1+0x10a>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004bce:	4618      	mov	r0, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4413      	add	r3, r2
 8004bdc:	7cda      	ldrb	r2, [r3, #19]
 8004bde:	7dbb      	ldrb	r3, [r7, #22]
 8004be0:	2101      	movs	r1, #1
 8004be2:	fa01 f303 	lsl.w	r3, r1, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	43db      	mvns	r3, r3
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	4013      	ands	r3, r2
 8004bee:	b2da      	uxtb	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4403      	add	r3, r0
 8004bf4:	74da      	strb	r2, [r3, #19]
        	modH->au8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->au16regs[ u8currentRegister ], u8currentBit ) );
        u8bitsno ++;
 8004bf6:	7dbb      	ldrb	r3, [r7, #22]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8004bfc:	7dbb      	ldrb	r3, [r7, #22]
 8004bfe:	2b07      	cmp	r3, #7
 8004c00:	d909      	bls.n	8004c16 <process_FC1+0x12a>
        {
            u8bitsno = 0;
 8004c02:	2300      	movs	r3, #0
 8004c04:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8004c16:	8abb      	ldrh	r3, [r7, #20]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	82bb      	strh	r3, [r7, #20]
 8004c1c:	8aba      	ldrh	r2, [r7, #20]
 8004c1e:	8a3b      	ldrh	r3, [r7, #16]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d39f      	bcc.n	8004b64 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8004c24:	8a3b      	ldrh	r3, [r7, #16]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d007      	beq.n	8004c40 <process_FC1+0x154>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004c36:	3301      	adds	r3, #1
 8004c38:	b2da      	uxtb	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004c46:	3302      	adds	r3, #2
 8004c48:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff febc 	bl	80049c8 <sendTxBuffer>
    return u8CopyBufferSize;
 8004c50:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]

    uint8_t u8StartAdd = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	7d5a      	ldrb	r2, [r3, #21]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	7d9b      	ldrb	r3, [r3, #22]
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	f7ff fe34 	bl	80048dc <word>
 8004c74:	4603      	mov	r3, r0
 8004c76:	73bb      	strb	r3, [r7, #14]
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	7dda      	ldrb	r2, [r3, #23]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	7e1b      	ldrb	r3, [r3, #24]
 8004c80:	4619      	mov	r1, r3
 8004c82:	4610      	mov	r0, r2
 8004c84:	f7ff fe2a 	bl	80048dc <word>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint8_t i;

    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8004c8c:	7b7b      	ldrb	r3, [r7, #13]
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2203      	movs	r2, #3
 8004c9a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8004c9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ca0:	73fb      	strb	r3, [r7, #15]
 8004ca2:	e032      	b.n	8004d0a <process_FC3+0xae>
    {
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004caa:	4619      	mov	r1, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	4413      	add	r3, r2
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	0a1b      	lsrs	r3, r3, #8
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	b2da      	uxtb	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	440b      	add	r3, r1
 8004cc4:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004ccc:	3301      	adds	r3, #1
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->au8Buffer[ modH->u8BufferSize ] = lowByte(modH->au16regs[i]);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004cdc:	4619      	mov	r1, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	4413      	add	r3, r2
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	440b      	add	r3, r1
 8004cf2:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
 8004d06:	3301      	adds	r3, #1
 8004d08:	73fb      	strb	r3, [r7, #15]
 8004d0a:	7bfa      	ldrb	r2, [r7, #15]
 8004d0c:	7bb9      	ldrb	r1, [r7, #14]
 8004d0e:	7b7b      	ldrb	r3, [r7, #13]
 8004d10:	440b      	add	r3, r1
 8004d12:	429a      	cmp	r2, r3
 8004d14:	dbc6      	blt.n	8004ca4 <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004d1c:	3302      	adds	r3, #2
 8004d1e:	733b      	strb	r3, [r7, #12]
    sendTxBuffer(modH);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f7ff fe51 	bl	80049c8 <sendTxBuffer>

    return u8CopyBufferSize;
 8004d26:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b084      	sub	sp, #16
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
    uint8_t u8currentRegister, u8currentBit;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	7d5a      	ldrb	r2, [r3, #21]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	7d9b      	ldrb	r3, [r3, #22]
 8004d42:	4619      	mov	r1, r3
 8004d44:	4610      	mov	r0, r2
 8004d46:	f7ff fdc9 	bl	80048dc <word>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u8currentRegister = (uint8_t) (u16coil / 16);
 8004d4e:	89fb      	ldrh	r3, [r7, #14]
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	737b      	strb	r3, [r7, #13]
    u8currentBit = (uint8_t) (u16coil % 16);
 8004d56:	89fb      	ldrh	r3, [r7, #14]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	f003 030f 	and.w	r3, r3, #15
 8004d5e:	733b      	strb	r3, [r7, #12]

    // write to coil
    bitWrite(
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	7ddb      	ldrb	r3, [r3, #23]
 8004d64:	2bff      	cmp	r3, #255	; 0xff
 8004d66:	d115      	bne.n	8004d94 <process_FC5+0x62>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004d6e:	7b7b      	ldrb	r3, [r7, #13]
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	4413      	add	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8004d7a:	7b7a      	ldrb	r2, [r7, #13]
 8004d7c:	0052      	lsls	r2, r2, #1
 8004d7e:	440a      	add	r2, r1
 8004d80:	8811      	ldrh	r1, [r2, #0]
 8004d82:	7b3a      	ldrb	r2, [r7, #12]
 8004d84:	2001      	movs	r0, #1
 8004d86:	fa00 f202 	lsl.w	r2, r0, r2
 8004d8a:	b292      	uxth	r2, r2
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	b292      	uxth	r2, r2
 8004d90:	801a      	strh	r2, [r3, #0]
 8004d92:	e016      	b.n	8004dc2 <process_FC5+0x90>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004d9a:	7b7b      	ldrb	r3, [r7, #13]
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	4413      	add	r3, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8004da6:	7b7a      	ldrb	r2, [r7, #13]
 8004da8:	0052      	lsls	r2, r2, #1
 8004daa:	440a      	add	r2, r1
 8004dac:	8811      	ldrh	r1, [r2, #0]
 8004dae:	7b3a      	ldrb	r2, [r7, #12]
 8004db0:	2001      	movs	r0, #1
 8004db2:	fa00 f202 	lsl.w	r2, r0, r2
 8004db6:	b292      	uxth	r2, r2
 8004db8:	43d2      	mvns	r2, r2
 8004dba:	b292      	uxth	r2, r2
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	b292      	uxth	r2, r2
 8004dc0:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->au8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2206      	movs	r2, #6
 8004dc6:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff fdf7 	bl	80049c8 <sendTxBuffer>

    return u8CopyBufferSize;
 8004dda:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b084      	sub	sp, #16
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]

    uint8_t u8add = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	7d5a      	ldrb	r2, [r3, #21]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	7d9b      	ldrb	r3, [r3, #22]
 8004df6:	4619      	mov	r1, r3
 8004df8:	4610      	mov	r0, r2
 8004dfa:	f7ff fd6f 	bl	80048dc <word>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	73fb      	strb	r3, [r7, #15]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7dda      	ldrb	r2, [r3, #23]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	7e1b      	ldrb	r3, [r3, #24]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f7ff fd65 	bl	80048dc <word>
 8004e12:	4603      	mov	r3, r0
 8004e14:	81bb      	strh	r3, [r7, #12]

    modH->au16regs[ u8add ] = u16val;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	4413      	add	r3, r2
 8004e22:	89ba      	ldrh	r2, [r7, #12]
 8004e24:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2206      	movs	r2, #6
 8004e2a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize +2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004e34:	3302      	adds	r3, #2
 8004e36:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f7ff fdc5 	bl	80049c8 <sendTxBuffer>

    return u8CopyBufferSize;
 8004e3e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b086      	sub	sp, #24
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	7d5a      	ldrb	r2, [r3, #21]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	7d9b      	ldrb	r3, [r3, #22]
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4610      	mov	r0, r2
 8004e5e:	f7ff fd3d 	bl	80048dc <word>
 8004e62:	4603      	mov	r3, r0
 8004e64:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	7dda      	ldrb	r2, [r3, #23]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	7e1b      	ldrb	r3, [r3, #24]
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4610      	mov	r0, r2
 8004e72:	f7ff fd33 	bl	80048dc <word>
 8004e76:	4603      	mov	r3, r0
 8004e78:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8004e7e:	2307      	movs	r3, #7
 8004e80:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8004e82:	2300      	movs	r3, #0
 8004e84:	82bb      	strh	r3, [r7, #20]
 8004e86:	e059      	b.n	8004f3c <process_FC15+0xf2>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8004e88:	8a7a      	ldrh	r2, [r7, #18]
 8004e8a:	8abb      	ldrh	r3, [r7, #20]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	81fb      	strh	r3, [r7, #14]
        u8currentRegister = (uint8_t) (u16coil / 16);
 8004e90:	89fb      	ldrh	r3, [r7, #14]
 8004e92:	091b      	lsrs	r3, r3, #4
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	737b      	strb	r3, [r7, #13]
        u8currentBit = (uint8_t) (u16coil % 16);
 8004e98:	89fb      	ldrh	r3, [r7, #14]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	f003 030f 	and.w	r3, r3, #15
 8004ea0:	733b      	strb	r3, [r7, #12]

        bTemp = bitRead(
 8004ea2:	7dfb      	ldrb	r3, [r7, #23]
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	7cdb      	ldrb	r3, [r3, #19]
 8004eaa:	461a      	mov	r2, r3
 8004eac:	7dbb      	ldrb	r3, [r7, #22]
 8004eae:	fa42 f303 	asr.w	r3, r2, r3
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	bf14      	ite	ne
 8004eba:	2301      	movne	r3, #1
 8004ebc:	2300      	moveq	r3, #0
 8004ebe:	72fb      	strb	r3, [r7, #11]
        			modH->au8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8004ec0:	7afb      	ldrb	r3, [r7, #11]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d015      	beq.n	8004ef2 <process_FC15+0xa8>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ecc:	7b7b      	ldrb	r3, [r7, #13]
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	4413      	add	r3, r2
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8004ed8:	7b7a      	ldrb	r2, [r7, #13]
 8004eda:	0052      	lsls	r2, r2, #1
 8004edc:	440a      	add	r2, r1
 8004ede:	8811      	ldrh	r1, [r2, #0]
 8004ee0:	7b3a      	ldrb	r2, [r7, #12]
 8004ee2:	2001      	movs	r0, #1
 8004ee4:	fa00 f202 	lsl.w	r2, r0, r2
 8004ee8:	b292      	uxth	r2, r2
 8004eea:	430a      	orrs	r2, r1
 8004eec:	b292      	uxth	r2, r2
 8004eee:	801a      	strh	r2, [r3, #0]
 8004ef0:	e016      	b.n	8004f20 <process_FC15+0xd6>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ef8:	7b7b      	ldrb	r3, [r7, #13]
 8004efa:	005b      	lsls	r3, r3, #1
 8004efc:	4413      	add	r3, r2
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8004f04:	7b7a      	ldrb	r2, [r7, #13]
 8004f06:	0052      	lsls	r2, r2, #1
 8004f08:	440a      	add	r2, r1
 8004f0a:	8811      	ldrh	r1, [r2, #0]
 8004f0c:	7b3a      	ldrb	r2, [r7, #12]
 8004f0e:	2001      	movs	r0, #1
 8004f10:	fa00 f202 	lsl.w	r2, r0, r2
 8004f14:	b292      	uxth	r2, r2
 8004f16:	43d2      	mvns	r2, r2
 8004f18:	b292      	uxth	r2, r2
 8004f1a:	400a      	ands	r2, r1
 8004f1c:	b292      	uxth	r2, r2
 8004f1e:	801a      	strh	r2, [r3, #0]
            modH->au16regs[ u8currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8004f20:	7dbb      	ldrb	r3, [r7, #22]
 8004f22:	3301      	adds	r3, #1
 8004f24:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8004f26:	7dbb      	ldrb	r3, [r7, #22]
 8004f28:	2b07      	cmp	r3, #7
 8004f2a:	d904      	bls.n	8004f36 <process_FC15+0xec>
        {
            u8bitsno = 0;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8004f30:	7dfb      	ldrb	r3, [r7, #23]
 8004f32:	3301      	adds	r3, #1
 8004f34:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8004f36:	8abb      	ldrh	r3, [r7, #20]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	82bb      	strh	r3, [r7, #20]
 8004f3c:	8aba      	ldrh	r2, [r7, #20]
 8004f3e:	8a3b      	ldrh	r3, [r7, #16]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d3a1      	bcc.n	8004e88 <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2206      	movs	r2, #6
 8004f48:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004f52:	3302      	adds	r3, #2
 8004f54:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7ff fd36 	bl	80049c8 <sendTxBuffer>
    return u8CopyBufferSize;
 8004f5c:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
    uint8_t u8StartAdd = modH->au8Buffer[ ADD_HI ] << 8 | modH->au8Buffer[ ADD_LO ];
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	7d5b      	ldrb	r3, [r3, #21]
 8004f74:	021b      	lsls	r3, r3, #8
 8004f76:	b25a      	sxtb	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	7d9b      	ldrb	r3, [r3, #22]
 8004f7c:	b25b      	sxtb	r3, r3
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	b25b      	sxtb	r3, r3
 8004f82:	73bb      	strb	r3, [r7, #14]
    uint8_t u8regsno = modH->au8Buffer[ NB_HI ] << 8 | modH->au8Buffer[ NB_LO ];
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	7ddb      	ldrb	r3, [r3, #23]
 8004f88:	021b      	lsls	r3, r3, #8
 8004f8a:	b25a      	sxtb	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	7e1b      	ldrb	r3, [r3, #24]
 8004f90:	b25b      	sxtb	r3, r3
 8004f92:	4313      	orrs	r3, r2
 8004f94:	b25b      	sxtb	r3, r3
 8004f96:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint8_t i;
    uint16_t temp;

    // build header
    modH->au8Buffer[ NB_HI ]   = 0;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	75da      	strb	r2, [r3, #23]
    modH->au8Buffer[ NB_LO ]   = u8regsno;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7b7a      	ldrb	r2, [r7, #13]
 8004fa2:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2206      	movs	r2, #6
 8004fa8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u8regsno; i++)
 8004fac:	2300      	movs	r3, #0
 8004fae:	73fb      	strb	r3, [r7, #15]
 8004fb0:	e01d      	b.n	8004fee <process_FC16+0x86>
    {
        temp = word(
        		modH->au8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	3307      	adds	r3, #7
        temp = word(
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4413      	add	r3, r2
 8004fbc:	7cd8      	ldrb	r0, [r3, #19]
				modH->au8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	005b      	lsls	r3, r3, #1
        temp = word(
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	7cdb      	ldrb	r3, [r3, #19]
 8004fca:	4619      	mov	r1, r3
 8004fcc:	f7ff fc86 	bl	80048dc <word>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	817b      	strh	r3, [r7, #10]

        modH->au16regs[ u8StartAdd + i ] = temp;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004fda:	7bb9      	ldrb	r1, [r7, #14]
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	440b      	add	r3, r1
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	4413      	add	r3, r2
 8004fe4:	897a      	ldrh	r2, [r7, #10]
 8004fe6:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u8regsno; i++)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	3301      	adds	r3, #1
 8004fec:	73fb      	strb	r3, [r7, #15]
 8004fee:	7bfa      	ldrb	r2, [r7, #15]
 8004ff0:	7b7b      	ldrb	r3, [r7, #13]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d3dd      	bcc.n	8004fb2 <process_FC16+0x4a>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004ffc:	3302      	adds	r3, #2
 8004ffe:	727b      	strb	r3, [r7, #9]
    sendTxBuffer(modH);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7ff fce1 	bl	80049c8 <sendTxBuffer>

    return u8CopyBufferSize;
 8005006:	f997 3009 	ldrsb.w	r3, [r7, #9]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af02      	add	r7, sp, #8
 800501a:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800501c:	2300      	movs	r3, #0
 800501e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	e019      	b.n	800505a <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart )
 8005026:	4a17      	ldr	r2, [pc, #92]	; (8005084 <HAL_UART_TxCpltCallback+0x70>)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d10e      	bne.n	8005054 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8005036:	4a13      	ldr	r2, [pc, #76]	; (8005084 <HAL_UART_TxCpltCallback+0x70>)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800503e:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8005042:	f107 0308 	add.w	r3, r7, #8
 8005046:	9300      	str	r3, [sp, #0]
 8005048:	2300      	movs	r3, #0
 800504a:	2200      	movs	r2, #0
 800504c:	2100      	movs	r1, #0
 800504e:	f002 fee7 	bl	8007e20 <xTaskGenericNotifyFromISR>

	   		break;
 8005052:	e008      	b.n	8005066 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3301      	adds	r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	4b0b      	ldr	r3, [pc, #44]	; (8005088 <HAL_UART_TxCpltCallback+0x74>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	461a      	mov	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	429a      	cmp	r2, r3
 8005064:	dcdf      	bgt.n	8005026 <HAL_UART_TxCpltCallback+0x12>

	   	}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d007      	beq.n	800507c <HAL_UART_TxCpltCallback+0x68>
 800506c:	4b07      	ldr	r3, [pc, #28]	; (800508c <HAL_UART_TxCpltCallback+0x78>)
 800506e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 800507c:	bf00      	nop
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	20001938 	.word	0x20001938
 8005088:	2000002c 	.word	0x2000002c
 800508c:	e000ed04 	.word	0xe000ed04

08005090 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005090:	b590      	push	{r4, r7, lr}
 8005092:	b087      	sub	sp, #28
 8005094:	af02      	add	r7, sp, #8
 8005096:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005098:	2300      	movs	r3, #0
 800509a:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 800509c:	2300      	movs	r3, #0
 800509e:	60fb      	str	r3, [r7, #12]
 80050a0:	e03b      	b.n	800511a <HAL_UART_RxCpltCallback+0x8a>
    {
    	if (mHandlers[i]->port == UartHandle  )
 80050a2:	4a28      	ldr	r2, [pc, #160]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d130      	bne.n	8005114 <HAL_UART_RxCpltCallback+0x84>
    	{
    		RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 80050b2:	4a24      	ldr	r2, [pc, #144]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ba:	f103 00c8 	add.w	r0, r3, #200	; 0xc8
 80050be:	4a21      	ldr	r2, [pc, #132]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c6:	f893 30b2 	ldrb.w	r3, [r3, #178]	; 0xb2
 80050ca:	4619      	mov	r1, r3
 80050cc:	f7fe fca8 	bl	8003a20 <RingAdd>
    		HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 80050d0:	4a1c      	ldr	r2, [pc, #112]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d8:	6858      	ldr	r0, [r3, #4]
 80050da:	4a1a      	ldr	r2, [pc, #104]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050e2:	33b2      	adds	r3, #178	; 0xb2
 80050e4:	2201      	movs	r2, #1
 80050e6:	4619      	mov	r1, r3
 80050e8:	f7fe f875 	bl	80031d6 <HAL_UART_Receive_IT>
    		xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 80050ec:	4a15      	ldr	r2, [pc, #84]	; (8005144 <HAL_UART_RxCpltCallback+0xb4>)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050f4:	f8d3 40bc 	ldr.w	r4, [r3, #188]	; 0xbc
 80050f8:	f002 f8e4 	bl	80072c4 <xTaskGetTickCountFromISR>
 80050fc:	4601      	mov	r1, r0
 80050fe:	f107 0208 	add.w	r2, r7, #8
 8005102:	2300      	movs	r3, #0
 8005104:	9300      	str	r3, [sp, #0]
 8005106:	4613      	mov	r3, r2
 8005108:	460a      	mov	r2, r1
 800510a:	2107      	movs	r1, #7
 800510c:	4620      	mov	r0, r4
 800510e:	f003 f83d 	bl	800818c <xTimerGenericCommand>
    		break;
 8005112:	e008      	b.n	8005126 <HAL_UART_RxCpltCallback+0x96>
    for (i = 0; i < numberHandlers; i++ )
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	3301      	adds	r3, #1
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <HAL_UART_RxCpltCallback+0xb8>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	461a      	mov	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	429a      	cmp	r2, r3
 8005124:	dcbd      	bgt.n	80050a2 <HAL_UART_RxCpltCallback+0x12>
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d007      	beq.n	800513c <HAL_UART_RxCpltCallback+0xac>
 800512c:	4b07      	ldr	r3, [pc, #28]	; (800514c <HAL_UART_RxCpltCallback+0xbc>)
 800512e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 800513c:	bf00      	nop
 800513e:	3714      	adds	r7, #20
 8005140:	46bd      	mov	sp, r7
 8005142:	bd90      	pop	{r4, r7, pc}
 8005144:	20001938 	.word	0x20001938
 8005148:	2000002c 	.word	0x2000002c
 800514c:	e000ed04 	.word	0xe000ed04

08005150 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005156:	f3ef 8305 	mrs	r3, IPSR
 800515a:	60bb      	str	r3, [r7, #8]
  return(result);
 800515c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10f      	bne.n	8005182 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005162:	f3ef 8310 	mrs	r3, PRIMASK
 8005166:	607b      	str	r3, [r7, #4]
  return(result);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <osKernelInitialize+0x32>
 800516e:	4b10      	ldr	r3, [pc, #64]	; (80051b0 <osKernelInitialize+0x60>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d109      	bne.n	800518a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005176:	f3ef 8311 	mrs	r3, BASEPRI
 800517a:	603b      	str	r3, [r7, #0]
  return(result);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d003      	beq.n	800518a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005182:	f06f 0305 	mvn.w	r3, #5
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e00c      	b.n	80051a4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800518a:	4b09      	ldr	r3, [pc, #36]	; (80051b0 <osKernelInitialize+0x60>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d105      	bne.n	800519e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005192:	4b07      	ldr	r3, [pc, #28]	; (80051b0 <osKernelInitialize+0x60>)
 8005194:	2201      	movs	r2, #1
 8005196:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005198:	2300      	movs	r3, #0
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	e002      	b.n	80051a4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800519e:	f04f 33ff 	mov.w	r3, #4294967295
 80051a2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80051a4:	68fb      	ldr	r3, [r7, #12]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr
 80051b0:	20000030 	.word	0x20000030

080051b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051ba:	f3ef 8305 	mrs	r3, IPSR
 80051be:	60bb      	str	r3, [r7, #8]
  return(result);
 80051c0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10f      	bne.n	80051e6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051c6:	f3ef 8310 	mrs	r3, PRIMASK
 80051ca:	607b      	str	r3, [r7, #4]
  return(result);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d109      	bne.n	80051e6 <osKernelStart+0x32>
 80051d2:	4b11      	ldr	r3, [pc, #68]	; (8005218 <osKernelStart+0x64>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d109      	bne.n	80051ee <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80051da:	f3ef 8311 	mrs	r3, BASEPRI
 80051de:	603b      	str	r3, [r7, #0]
  return(result);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d003      	beq.n	80051ee <osKernelStart+0x3a>
    stat = osErrorISR;
 80051e6:	f06f 0305 	mvn.w	r3, #5
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	e00e      	b.n	800520c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80051ee:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <osKernelStart+0x64>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d107      	bne.n	8005206 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80051f6:	4b08      	ldr	r3, [pc, #32]	; (8005218 <osKernelStart+0x64>)
 80051f8:	2202      	movs	r2, #2
 80051fa:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80051fc:	f001 ff46 	bl	800708c <vTaskStartScheduler>
      stat = osOK;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	e002      	b.n	800520c <osKernelStart+0x58>
    } else {
      stat = osError;
 8005206:	f04f 33ff 	mov.w	r3, #4294967295
 800520a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800520c:	68fb      	ldr	r3, [r7, #12]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20000030 	.word	0x20000030

0800521c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800521c:	b580      	push	{r7, lr}
 800521e:	b092      	sub	sp, #72	; 0x48
 8005220:	af04      	add	r7, sp, #16
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800522c:	f3ef 8305 	mrs	r3, IPSR
 8005230:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005232:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005234:	2b00      	cmp	r3, #0
 8005236:	f040 8094 	bne.w	8005362 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523a:	f3ef 8310 	mrs	r3, PRIMASK
 800523e:	623b      	str	r3, [r7, #32]
  return(result);
 8005240:	6a3b      	ldr	r3, [r7, #32]
 8005242:	2b00      	cmp	r3, #0
 8005244:	f040 808d 	bne.w	8005362 <osThreadNew+0x146>
 8005248:	4b48      	ldr	r3, [pc, #288]	; (800536c <osThreadNew+0x150>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b02      	cmp	r3, #2
 800524e:	d106      	bne.n	800525e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005250:	f3ef 8311 	mrs	r3, BASEPRI
 8005254:	61fb      	str	r3, [r7, #28]
  return(result);
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	2b00      	cmp	r3, #0
 800525a:	f040 8082 	bne.w	8005362 <osThreadNew+0x146>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d07e      	beq.n	8005362 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005264:	2380      	movs	r3, #128	; 0x80
 8005266:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005268:	2318      	movs	r3, #24
 800526a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800526c:	2300      	movs	r3, #0
 800526e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005270:	f107 031b 	add.w	r3, r7, #27
 8005274:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005276:	f04f 33ff 	mov.w	r3, #4294967295
 800527a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d045      	beq.n	800530e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <osThreadNew+0x74>
        name = attr->name;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d002      	beq.n	800529e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800529e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d008      	beq.n	80052b6 <osThreadNew+0x9a>
 80052a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a6:	2b38      	cmp	r3, #56	; 0x38
 80052a8:	d805      	bhi.n	80052b6 <osThreadNew+0x9a>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <osThreadNew+0x9e>
        return (NULL);
 80052b6:	2300      	movs	r3, #0
 80052b8:	e054      	b.n	8005364 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	089b      	lsrs	r3, r3, #2
 80052c8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00e      	beq.n	80052f0 <osThreadNew+0xd4>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	2b5b      	cmp	r3, #91	; 0x5b
 80052d8:	d90a      	bls.n	80052f0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d006      	beq.n	80052f0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <osThreadNew+0xd4>
        mem = 1;
 80052ea:	2301      	movs	r3, #1
 80052ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80052ee:	e010      	b.n	8005312 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10c      	bne.n	8005312 <osThreadNew+0xf6>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d108      	bne.n	8005312 <osThreadNew+0xf6>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	691b      	ldr	r3, [r3, #16]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <osThreadNew+0xf6>
          mem = 0;
 8005308:	2300      	movs	r3, #0
 800530a:	62bb      	str	r3, [r7, #40]	; 0x28
 800530c:	e001      	b.n	8005312 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800530e:	2300      	movs	r3, #0
 8005310:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	2b01      	cmp	r3, #1
 8005316:	d110      	bne.n	800533a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005320:	9202      	str	r2, [sp, #8]
 8005322:	9301      	str	r3, [sp, #4]
 8005324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800532c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f001 fce4 	bl	8006cfc <xTaskCreateStatic>
 8005334:	4603      	mov	r3, r0
 8005336:	617b      	str	r3, [r7, #20]
 8005338:	e013      	b.n	8005362 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800533a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	d110      	bne.n	8005362 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005342:	b29a      	uxth	r2, r3
 8005344:	f107 0314 	add.w	r3, r7, #20
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f001 fd2b 	bl	8006dae <xTaskCreate>
 8005358:	4603      	mov	r3, r0
 800535a:	2b01      	cmp	r3, #1
 800535c:	d001      	beq.n	8005362 <osThreadNew+0x146>
          hTask = NULL;
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005362:	697b      	ldr	r3, [r7, #20]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3738      	adds	r7, #56	; 0x38
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20000030 	.word	0x20000030

08005370 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005378:	f3ef 8305 	mrs	r3, IPSR
 800537c:	613b      	str	r3, [r7, #16]
  return(result);
 800537e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10f      	bne.n	80053a4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005384:	f3ef 8310 	mrs	r3, PRIMASK
 8005388:	60fb      	str	r3, [r7, #12]
  return(result);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d109      	bne.n	80053a4 <osDelay+0x34>
 8005390:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <osDelay+0x58>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b02      	cmp	r3, #2
 8005396:	d109      	bne.n	80053ac <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005398:	f3ef 8311 	mrs	r3, BASEPRI
 800539c:	60bb      	str	r3, [r7, #8]
  return(result);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <osDelay+0x3c>
    stat = osErrorISR;
 80053a4:	f06f 0305 	mvn.w	r3, #5
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	e007      	b.n	80053bc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d002      	beq.n	80053bc <osDelay+0x4c>
      vTaskDelay(ticks);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f001 fe34 	bl	8007024 <vTaskDelay>
    }
  }

  return (stat);
 80053bc:	697b      	ldr	r3, [r7, #20]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	20000030 	.word	0x20000030

080053cc <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b08c      	sub	sp, #48	; 0x30
 80053d0:	af02      	add	r7, sp, #8
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80053d8:	2300      	movs	r3, #0
 80053da:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053dc:	f3ef 8305 	mrs	r3, IPSR
 80053e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80053e2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f040 8088 	bne.w	80054fa <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ea:	f3ef 8310 	mrs	r3, PRIMASK
 80053ee:	617b      	str	r3, [r7, #20]
  return(result);
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f040 8081 	bne.w	80054fa <osSemaphoreNew+0x12e>
 80053f8:	4b42      	ldr	r3, [pc, #264]	; (8005504 <osSemaphoreNew+0x138>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d105      	bne.n	800540c <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005400:	f3ef 8311 	mrs	r3, BASEPRI
 8005404:	613b      	str	r3, [r7, #16]
  return(result);
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d176      	bne.n	80054fa <osSemaphoreNew+0x12e>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d073      	beq.n	80054fa <osSemaphoreNew+0x12e>
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	429a      	cmp	r2, r3
 8005418:	d86f      	bhi.n	80054fa <osSemaphoreNew+0x12e>
    mem = -1;
 800541a:	f04f 33ff 	mov.w	r3, #4294967295
 800541e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d015      	beq.n	8005452 <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d006      	beq.n	800543c <osSemaphoreNew+0x70>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	2b4f      	cmp	r3, #79	; 0x4f
 8005434:	d902      	bls.n	800543c <osSemaphoreNew+0x70>
        mem = 1;
 8005436:	2301      	movs	r3, #1
 8005438:	623b      	str	r3, [r7, #32]
 800543a:	e00c      	b.n	8005456 <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d108      	bne.n	8005456 <osSemaphoreNew+0x8a>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d104      	bne.n	8005456 <osSemaphoreNew+0x8a>
          mem = 0;
 800544c:	2300      	movs	r3, #0
 800544e:	623b      	str	r3, [r7, #32]
 8005450:	e001      	b.n	8005456 <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8005452:	2300      	movs	r3, #0
 8005454:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545c:	d04d      	beq.n	80054fa <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d129      	bne.n	80054b8 <osSemaphoreNew+0xec>
        if (mem == 1) {
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d10b      	bne.n	8005482 <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	2303      	movs	r3, #3
 8005470:	9300      	str	r3, [sp, #0]
 8005472:	4613      	mov	r3, r2
 8005474:	2200      	movs	r2, #0
 8005476:	2100      	movs	r1, #0
 8005478:	2001      	movs	r0, #1
 800547a:	f000 fdc7 	bl	800600c <xQueueGenericCreateStatic>
 800547e:	6278      	str	r0, [r7, #36]	; 0x24
 8005480:	e005      	b.n	800548e <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8005482:	2203      	movs	r2, #3
 8005484:	2100      	movs	r1, #0
 8005486:	2001      	movs	r0, #1
 8005488:	f000 fe32 	bl	80060f0 <xQueueGenericCreate>
 800548c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	2b00      	cmp	r3, #0
 8005492:	d022      	beq.n	80054da <osSemaphoreNew+0x10e>
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d01f      	beq.n	80054da <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800549a:	2300      	movs	r3, #0
 800549c:	2200      	movs	r2, #0
 800549e:	2100      	movs	r1, #0
 80054a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054a2:	f000 feeb 	bl	800627c <xQueueGenericSend>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d016      	beq.n	80054da <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 80054ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054ae:	f001 fa57 	bl	8006960 <vQueueDelete>
            hSemaphore = NULL;
 80054b2:	2300      	movs	r3, #0
 80054b4:	627b      	str	r3, [r7, #36]	; 0x24
 80054b6:	e010      	b.n	80054da <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 80054b8:	6a3b      	ldr	r3, [r7, #32]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d108      	bne.n	80054d0 <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	461a      	mov	r2, r3
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f000 fe72 	bl	80061b0 <xQueueCreateCountingSemaphoreStatic>
 80054cc:	6278      	str	r0, [r7, #36]	; 0x24
 80054ce:	e004      	b.n	80054da <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 fea1 	bl	800621a <xQueueCreateCountingSemaphore>
 80054d8:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00c      	beq.n	80054fa <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <osSemaphoreNew+0x122>
          name = attr->name;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	61fb      	str	r3, [r7, #28]
 80054ec:	e001      	b.n	80054f2 <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80054f2:	69f9      	ldr	r1, [r7, #28]
 80054f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054f6:	f001 fb7d 	bl	8006bf4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3728      	adds	r7, #40	; 0x28
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000030 	.word	0x20000030

08005508 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005508:	b580      	push	{r7, lr}
 800550a:	b08c      	sub	sp, #48	; 0x30
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005514:	2300      	movs	r3, #0
 8005516:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005518:	f3ef 8305 	mrs	r3, IPSR
 800551c:	61bb      	str	r3, [r7, #24]
  return(result);
 800551e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005520:	2b00      	cmp	r3, #0
 8005522:	d170      	bne.n	8005606 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005524:	f3ef 8310 	mrs	r3, PRIMASK
 8005528:	617b      	str	r3, [r7, #20]
  return(result);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d16a      	bne.n	8005606 <osMessageQueueNew+0xfe>
 8005530:	4b37      	ldr	r3, [pc, #220]	; (8005610 <osMessageQueueNew+0x108>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b02      	cmp	r3, #2
 8005536:	d105      	bne.n	8005544 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005538:	f3ef 8311 	mrs	r3, BASEPRI
 800553c:	613b      	str	r3, [r7, #16]
  return(result);
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d160      	bne.n	8005606 <osMessageQueueNew+0xfe>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d05d      	beq.n	8005606 <osMessageQueueNew+0xfe>
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d05a      	beq.n	8005606 <osMessageQueueNew+0xfe>
    mem = -1;
 8005550:	f04f 33ff 	mov.w	r3, #4294967295
 8005554:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d029      	beq.n	80055b0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d012      	beq.n	800558a <osMessageQueueNew+0x82>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	2b4f      	cmp	r3, #79	; 0x4f
 800556a:	d90e      	bls.n	800558a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	695a      	ldr	r2, [r3, #20]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	fb01 f303 	mul.w	r3, r1, r3
 8005580:	429a      	cmp	r2, r3
 8005582:	d302      	bcc.n	800558a <osMessageQueueNew+0x82>
        mem = 1;
 8005584:	2301      	movs	r3, #1
 8005586:	623b      	str	r3, [r7, #32]
 8005588:	e014      	b.n	80055b4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d110      	bne.n	80055b4 <osMessageQueueNew+0xac>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10c      	bne.n	80055b4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d108      	bne.n	80055b4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d104      	bne.n	80055b4 <osMessageQueueNew+0xac>
          mem = 0;
 80055aa:	2300      	movs	r3, #0
 80055ac:	623b      	str	r3, [r7, #32]
 80055ae:	e001      	b.n	80055b4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80055b0:	2300      	movs	r3, #0
 80055b2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d10c      	bne.n	80055d4 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	691a      	ldr	r2, [r3, #16]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6899      	ldr	r1, [r3, #8]
 80055c2:	2300      	movs	r3, #0
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	460b      	mov	r3, r1
 80055c8:	68b9      	ldr	r1, [r7, #8]
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fd1e 	bl	800600c <xQueueGenericCreateStatic>
 80055d0:	6278      	str	r0, [r7, #36]	; 0x24
 80055d2:	e008      	b.n	80055e6 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80055d4:	6a3b      	ldr	r3, [r7, #32]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d105      	bne.n	80055e6 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80055da:	2200      	movs	r2, #0
 80055dc:	68b9      	ldr	r1, [r7, #8]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 fd86 	bl	80060f0 <xQueueGenericCreate>
 80055e4:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00c      	beq.n	8005606 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <osMessageQueueNew+0xf2>
        name = attr->name;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	61fb      	str	r3, [r7, #28]
 80055f8:	e001      	b.n	80055fe <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80055fe:	69f9      	ldr	r1, [r7, #28]
 8005600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005602:	f001 faf7 	bl	8006bf4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005608:	4618      	mov	r0, r3
 800560a:	3728      	adds	r7, #40	; 0x28
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	20000030 	.word	0x20000030

08005614 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4a06      	ldr	r2, [pc, #24]	; (800563c <vApplicationGetIdleTaskMemory+0x28>)
 8005624:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	4a05      	ldr	r2, [pc, #20]	; (8005640 <vApplicationGetIdleTaskMemory+0x2c>)
 800562a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2280      	movs	r2, #128	; 0x80
 8005630:	601a      	str	r2, [r3, #0]
}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr
 800563c:	20000034 	.word	0x20000034
 8005640:	20000090 	.word	0x20000090

08005644 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4a07      	ldr	r2, [pc, #28]	; (8005670 <vApplicationGetTimerTaskMemory+0x2c>)
 8005654:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	4a06      	ldr	r2, [pc, #24]	; (8005674 <vApplicationGetTimerTaskMemory+0x30>)
 800565a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005662:	601a      	str	r2, [r3, #0]
}
 8005664:	bf00      	nop
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	bc80      	pop	{r7}
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	20000290 	.word	0x20000290
 8005674:	200002ec 	.word	0x200002ec

08005678 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f103 0208 	add.w	r2, r3, #8
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f04f 32ff 	mov.w	r2, #4294967295
 8005690:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f103 0208 	add.w	r2, r3, #8
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f103 0208 	add.w	r2, r3, #8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bc80      	pop	{r7}
 80056b4:	4770      	bx	lr

080056b6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80056b6:	b480      	push	{r7}
 80056b8:	b083      	sub	sp, #12
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bc80      	pop	{r7}
 80056cc:	4770      	bx	lr

080056ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056ce:	b480      	push	{r7}
 80056d0:	b085      	sub	sp, #20
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
 80056d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	1c5a      	adds	r2, r3, #1
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	601a      	str	r2, [r3, #0]
}
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr

08005714 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572a:	d103      	bne.n	8005734 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	60fb      	str	r3, [r7, #12]
 8005732:	e00c      	b.n	800574e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3308      	adds	r3, #8
 8005738:	60fb      	str	r3, [r7, #12]
 800573a:	e002      	b.n	8005742 <vListInsert+0x2e>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	429a      	cmp	r2, r3
 800574c:	d9f6      	bls.n	800573c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	601a      	str	r2, [r3, #0]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr

08005784 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6892      	ldr	r2, [r2, #8]
 800579a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6852      	ldr	r2, [r2, #4]
 80057a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d103      	bne.n	80057b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689a      	ldr	r2, [r3, #8]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	1e5a      	subs	r2, r3, #1
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr
	...

080057d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	3b04      	subs	r3, #4
 80057e8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	3b04      	subs	r3, #4
 80057f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f023 0201 	bic.w	r2, r3, #1
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	3b04      	subs	r3, #4
 8005806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005808:	4a08      	ldr	r2, [pc, #32]	; (800582c <pxPortInitialiseStack+0x54>)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	3b14      	subs	r3, #20
 8005812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b20      	subs	r3, #32
 800581e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005820:	68fb      	ldr	r3, [r7, #12]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr
 800582c:	08005831 	.word	0x08005831

08005830 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005836:	2300      	movs	r3, #0
 8005838:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800583a:	4b10      	ldr	r3, [pc, #64]	; (800587c <prvTaskExitError+0x4c>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005842:	d009      	beq.n	8005858 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005848:	f383 8811 	msr	BASEPRI, r3
 800584c:	f3bf 8f6f 	isb	sy
 8005850:	f3bf 8f4f 	dsb	sy
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e7fe      	b.n	8005856 <prvTaskExitError+0x26>
 8005858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585c:	f383 8811 	msr	BASEPRI, r3
 8005860:	f3bf 8f6f 	isb	sy
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800586a:	bf00      	nop
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0fc      	beq.n	800586c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005872:	bf00      	nop
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	bc80      	pop	{r7}
 800587a:	4770      	bx	lr
 800587c:	2000000c 	.word	0x2000000c

08005880 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005880:	4b07      	ldr	r3, [pc, #28]	; (80058a0 <pxCurrentTCBConst2>)
 8005882:	6819      	ldr	r1, [r3, #0]
 8005884:	6808      	ldr	r0, [r1, #0]
 8005886:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800588a:	f380 8809 	msr	PSP, r0
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	f04f 0000 	mov.w	r0, #0
 8005896:	f380 8811 	msr	BASEPRI, r0
 800589a:	f04e 0e0d 	orr.w	lr, lr, #13
 800589e:	4770      	bx	lr

080058a0 <pxCurrentTCBConst2>:
 80058a0:	2000130c 	.word	0x2000130c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop

080058a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80058a8:	4806      	ldr	r0, [pc, #24]	; (80058c4 <prvPortStartFirstTask+0x1c>)
 80058aa:	6800      	ldr	r0, [r0, #0]
 80058ac:	6800      	ldr	r0, [r0, #0]
 80058ae:	f380 8808 	msr	MSP, r0
 80058b2:	b662      	cpsie	i
 80058b4:	b661      	cpsie	f
 80058b6:	f3bf 8f4f 	dsb	sy
 80058ba:	f3bf 8f6f 	isb	sy
 80058be:	df00      	svc	0
 80058c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80058c2:	bf00      	nop
 80058c4:	e000ed08 	.word	0xe000ed08

080058c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80058ce:	4b31      	ldr	r3, [pc, #196]	; (8005994 <xPortStartScheduler+0xcc>)
 80058d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	22ff      	movs	r2, #255	; 0xff
 80058de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80058e8:	78fb      	ldrb	r3, [r7, #3]
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	4b29      	ldr	r3, [pc, #164]	; (8005998 <xPortStartScheduler+0xd0>)
 80058f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80058f6:	4b29      	ldr	r3, [pc, #164]	; (800599c <xPortStartScheduler+0xd4>)
 80058f8:	2207      	movs	r2, #7
 80058fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058fc:	e009      	b.n	8005912 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80058fe:	4b27      	ldr	r3, [pc, #156]	; (800599c <xPortStartScheduler+0xd4>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3b01      	subs	r3, #1
 8005904:	4a25      	ldr	r2, [pc, #148]	; (800599c <xPortStartScheduler+0xd4>)
 8005906:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	b2db      	uxtb	r3, r3
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	b2db      	uxtb	r3, r3
 8005910:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	b2db      	uxtb	r3, r3
 8005916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591a:	2b80      	cmp	r3, #128	; 0x80
 800591c:	d0ef      	beq.n	80058fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800591e:	4b1f      	ldr	r3, [pc, #124]	; (800599c <xPortStartScheduler+0xd4>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f1c3 0307 	rsb	r3, r3, #7
 8005926:	2b04      	cmp	r3, #4
 8005928:	d009      	beq.n	800593e <xPortStartScheduler+0x76>
 800592a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592e:	f383 8811 	msr	BASEPRI, r3
 8005932:	f3bf 8f6f 	isb	sy
 8005936:	f3bf 8f4f 	dsb	sy
 800593a:	60bb      	str	r3, [r7, #8]
 800593c:	e7fe      	b.n	800593c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800593e:	4b17      	ldr	r3, [pc, #92]	; (800599c <xPortStartScheduler+0xd4>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	021b      	lsls	r3, r3, #8
 8005944:	4a15      	ldr	r2, [pc, #84]	; (800599c <xPortStartScheduler+0xd4>)
 8005946:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005948:	4b14      	ldr	r3, [pc, #80]	; (800599c <xPortStartScheduler+0xd4>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005950:	4a12      	ldr	r2, [pc, #72]	; (800599c <xPortStartScheduler+0xd4>)
 8005952:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	b2da      	uxtb	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800595c:	4a10      	ldr	r2, [pc, #64]	; (80059a0 <xPortStartScheduler+0xd8>)
 800595e:	4b10      	ldr	r3, [pc, #64]	; (80059a0 <xPortStartScheduler+0xd8>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005966:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005968:	4a0d      	ldr	r2, [pc, #52]	; (80059a0 <xPortStartScheduler+0xd8>)
 800596a:	4b0d      	ldr	r3, [pc, #52]	; (80059a0 <xPortStartScheduler+0xd8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005972:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005974:	f000 f8b0 	bl	8005ad8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005978:	4b0a      	ldr	r3, [pc, #40]	; (80059a4 <xPortStartScheduler+0xdc>)
 800597a:	2200      	movs	r2, #0
 800597c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800597e:	f7ff ff93 	bl	80058a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005982:	f001 fd6f 	bl	8007464 <vTaskSwitchContext>
	prvTaskExitError();
 8005986:	f7ff ff53 	bl	8005830 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	e000e400 	.word	0xe000e400
 8005998:	200006ec 	.word	0x200006ec
 800599c:	200006f0 	.word	0x200006f0
 80059a0:	e000ed20 	.word	0xe000ed20
 80059a4:	2000000c 	.word	0x2000000c

080059a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80059c0:	4b0e      	ldr	r3, [pc, #56]	; (80059fc <vPortEnterCritical+0x54>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3301      	adds	r3, #1
 80059c6:	4a0d      	ldr	r2, [pc, #52]	; (80059fc <vPortEnterCritical+0x54>)
 80059c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80059ca:	4b0c      	ldr	r3, [pc, #48]	; (80059fc <vPortEnterCritical+0x54>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d10e      	bne.n	80059f0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80059d2:	4b0b      	ldr	r3, [pc, #44]	; (8005a00 <vPortEnterCritical+0x58>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d009      	beq.n	80059f0 <vPortEnterCritical+0x48>
 80059dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e0:	f383 8811 	msr	BASEPRI, r3
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	f3bf 8f4f 	dsb	sy
 80059ec:	603b      	str	r3, [r7, #0]
 80059ee:	e7fe      	b.n	80059ee <vPortEnterCritical+0x46>
	}
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bc80      	pop	{r7}
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	2000000c 	.word	0x2000000c
 8005a00:	e000ed04 	.word	0xe000ed04

08005a04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a0a:	4b10      	ldr	r3, [pc, #64]	; (8005a4c <vPortExitCritical+0x48>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <vPortExitCritical+0x22>
 8005a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	607b      	str	r3, [r7, #4]
 8005a24:	e7fe      	b.n	8005a24 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005a26:	4b09      	ldr	r3, [pc, #36]	; (8005a4c <vPortExitCritical+0x48>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	4a07      	ldr	r2, [pc, #28]	; (8005a4c <vPortExitCritical+0x48>)
 8005a2e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a30:	4b06      	ldr	r3, [pc, #24]	; (8005a4c <vPortExitCritical+0x48>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d104      	bne.n	8005a42 <vPortExitCritical+0x3e>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005a42:	bf00      	nop
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bc80      	pop	{r7}
 8005a4a:	4770      	bx	lr
 8005a4c:	2000000c 	.word	0x2000000c

08005a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a50:	f3ef 8009 	mrs	r0, PSP
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	4b0d      	ldr	r3, [pc, #52]	; (8005a90 <pxCurrentTCBConst>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a60:	6010      	str	r0, [r2, #0]
 8005a62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005a66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005a6a:	f380 8811 	msr	BASEPRI, r0
 8005a6e:	f001 fcf9 	bl	8007464 <vTaskSwitchContext>
 8005a72:	f04f 0000 	mov.w	r0, #0
 8005a76:	f380 8811 	msr	BASEPRI, r0
 8005a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005a7e:	6819      	ldr	r1, [r3, #0]
 8005a80:	6808      	ldr	r0, [r1, #0]
 8005a82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a86:	f380 8809 	msr	PSP, r0
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	4770      	bx	lr

08005a90 <pxCurrentTCBConst>:
 8005a90:	2000130c 	.word	0x2000130c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop

08005a98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ab0:	f001 fc1a 	bl	80072e8 <xTaskIncrementTick>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005aba:	4b06      	ldr	r3, [pc, #24]	; (8005ad4 <SysTick_Handler+0x3c>)
 8005abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005acc:	bf00      	nop
 8005ace:	3708      	adds	r7, #8
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	e000ed04 	.word	0xe000ed04

08005ad8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005adc:	4b0a      	ldr	r3, [pc, #40]	; (8005b08 <vPortSetupTimerInterrupt+0x30>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <vPortSetupTimerInterrupt+0x34>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005ae8:	4a09      	ldr	r2, [pc, #36]	; (8005b10 <vPortSetupTimerInterrupt+0x38>)
 8005aea:	4b0a      	ldr	r3, [pc, #40]	; (8005b14 <vPortSetupTimerInterrupt+0x3c>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	490a      	ldr	r1, [pc, #40]	; (8005b18 <vPortSetupTimerInterrupt+0x40>)
 8005af0:	fba1 1303 	umull	r1, r3, r1, r3
 8005af4:	099b      	lsrs	r3, r3, #6
 8005af6:	3b01      	subs	r3, #1
 8005af8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005afa:	4b03      	ldr	r3, [pc, #12]	; (8005b08 <vPortSetupTimerInterrupt+0x30>)
 8005afc:	2207      	movs	r2, #7
 8005afe:	601a      	str	r2, [r3, #0]
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr
 8005b08:	e000e010 	.word	0xe000e010
 8005b0c:	e000e018 	.word	0xe000e018
 8005b10:	e000e014 	.word	0xe000e014
 8005b14:	20000000 	.word	0x20000000
 8005b18:	10624dd3 	.word	0x10624dd3

08005b1c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b22:	f3ef 8305 	mrs	r3, IPSR
 8005b26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2b0f      	cmp	r3, #15
 8005b2c:	d913      	bls.n	8005b56 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005b2e:	4a15      	ldr	r2, [pc, #84]	; (8005b84 <vPortValidateInterruptPriority+0x68>)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	4413      	add	r3, r2
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005b38:	4b13      	ldr	r3, [pc, #76]	; (8005b88 <vPortValidateInterruptPriority+0x6c>)
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	7afa      	ldrb	r2, [r7, #11]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d209      	bcs.n	8005b56 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b46:	f383 8811 	msr	BASEPRI, r3
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	607b      	str	r3, [r7, #4]
 8005b54:	e7fe      	b.n	8005b54 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b56:	4b0d      	ldr	r3, [pc, #52]	; (8005b8c <vPortValidateInterruptPriority+0x70>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005b5e:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <vPortValidateInterruptPriority+0x74>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d909      	bls.n	8005b7a <vPortValidateInterruptPriority+0x5e>
 8005b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6a:	f383 8811 	msr	BASEPRI, r3
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	e7fe      	b.n	8005b78 <vPortValidateInterruptPriority+0x5c>
	}
 8005b7a:	bf00      	nop
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr
 8005b84:	e000e3f0 	.word	0xe000e3f0
 8005b88:	200006ec 	.word	0x200006ec
 8005b8c:	e000ed0c 	.word	0xe000ed0c
 8005b90:	200006f0 	.word	0x200006f0

08005b94 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08a      	sub	sp, #40	; 0x28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005ba0:	f001 fad8 	bl	8007154 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005ba4:	4b57      	ldr	r3, [pc, #348]	; (8005d04 <pvPortMalloc+0x170>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005bac:	f000 f90c 	bl	8005dc8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005bb0:	4b55      	ldr	r3, [pc, #340]	; (8005d08 <pvPortMalloc+0x174>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f040 808c 	bne.w	8005cd6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01c      	beq.n	8005bfe <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005bc4:	2208      	movs	r2, #8
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4413      	add	r3, r2
 8005bca:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f003 0307 	and.w	r3, r3, #7
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d013      	beq.n	8005bfe <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f023 0307 	bic.w	r3, r3, #7
 8005bdc:	3308      	adds	r3, #8
 8005bde:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f003 0307 	and.w	r3, r3, #7
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d009      	beq.n	8005bfe <pvPortMalloc+0x6a>
 8005bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bee:	f383 8811 	msr	BASEPRI, r3
 8005bf2:	f3bf 8f6f 	isb	sy
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	e7fe      	b.n	8005bfc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d068      	beq.n	8005cd6 <pvPortMalloc+0x142>
 8005c04:	4b41      	ldr	r3, [pc, #260]	; (8005d0c <pvPortMalloc+0x178>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d863      	bhi.n	8005cd6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c0e:	4b40      	ldr	r3, [pc, #256]	; (8005d10 <pvPortMalloc+0x17c>)
 8005c10:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c12:	4b3f      	ldr	r3, [pc, #252]	; (8005d10 <pvPortMalloc+0x17c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c18:	e004      	b.n	8005c24 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d203      	bcs.n	8005c36 <pvPortMalloc+0xa2>
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1f1      	bne.n	8005c1a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c36:	4b33      	ldr	r3, [pc, #204]	; (8005d04 <pvPortMalloc+0x170>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d04a      	beq.n	8005cd6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2208      	movs	r2, #8
 8005c46:	4413      	add	r3, r2
 8005c48:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	1ad2      	subs	r2, r2, r3
 8005c5a:	2308      	movs	r3, #8
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d91e      	bls.n	8005ca0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4413      	add	r3, r2
 8005c68:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <pvPortMalloc+0xf4>
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	613b      	str	r3, [r7, #16]
 8005c86:	e7fe      	b.n	8005c86 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	1ad2      	subs	r2, r2, r3
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005c9a:	69b8      	ldr	r0, [r7, #24]
 8005c9c:	f000 f8f6 	bl	8005e8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ca0:	4b1a      	ldr	r3, [pc, #104]	; (8005d0c <pvPortMalloc+0x178>)
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	4a18      	ldr	r2, [pc, #96]	; (8005d0c <pvPortMalloc+0x178>)
 8005cac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005cae:	4b17      	ldr	r3, [pc, #92]	; (8005d0c <pvPortMalloc+0x178>)
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	4b18      	ldr	r3, [pc, #96]	; (8005d14 <pvPortMalloc+0x180>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d203      	bcs.n	8005cc2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cba:	4b14      	ldr	r3, [pc, #80]	; (8005d0c <pvPortMalloc+0x178>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a15      	ldr	r2, [pc, #84]	; (8005d14 <pvPortMalloc+0x180>)
 8005cc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	4b10      	ldr	r3, [pc, #64]	; (8005d08 <pvPortMalloc+0x174>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005cd6:	f001 fa4b 	bl	8007170 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	f003 0307 	and.w	r3, r3, #7
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d009      	beq.n	8005cf8 <pvPortMalloc+0x164>
 8005ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce8:	f383 8811 	msr	BASEPRI, r3
 8005cec:	f3bf 8f6f 	isb	sy
 8005cf0:	f3bf 8f4f 	dsb	sy
 8005cf4:	60fb      	str	r3, [r7, #12]
 8005cf6:	e7fe      	b.n	8005cf6 <pvPortMalloc+0x162>
	return pvReturn;
 8005cf8:	69fb      	ldr	r3, [r7, #28]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3728      	adds	r7, #40	; 0x28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	200012fc 	.word	0x200012fc
 8005d08:	20001308 	.word	0x20001308
 8005d0c:	20001300 	.word	0x20001300
 8005d10:	200012f4 	.word	0x200012f4
 8005d14:	20001304 	.word	0x20001304

08005d18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d046      	beq.n	8005db8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d2a:	2308      	movs	r3, #8
 8005d2c:	425b      	negs	r3, r3
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	4413      	add	r3, r2
 8005d32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	4b20      	ldr	r3, [pc, #128]	; (8005dc0 <vPortFree+0xa8>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4013      	ands	r3, r2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d109      	bne.n	8005d5a <vPortFree+0x42>
 8005d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	e7fe      	b.n	8005d58 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d009      	beq.n	8005d76 <vPortFree+0x5e>
 8005d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	60bb      	str	r3, [r7, #8]
 8005d74:	e7fe      	b.n	8005d74 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	4b11      	ldr	r3, [pc, #68]	; (8005dc0 <vPortFree+0xa8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4013      	ands	r3, r2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d019      	beq.n	8005db8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d115      	bne.n	8005db8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	4b0b      	ldr	r3, [pc, #44]	; (8005dc0 <vPortFree+0xa8>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	43db      	mvns	r3, r3
 8005d96:	401a      	ands	r2, r3
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005d9c:	f001 f9da 	bl	8007154 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	4b07      	ldr	r3, [pc, #28]	; (8005dc4 <vPortFree+0xac>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4413      	add	r3, r2
 8005daa:	4a06      	ldr	r2, [pc, #24]	; (8005dc4 <vPortFree+0xac>)
 8005dac:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005dae:	6938      	ldr	r0, [r7, #16]
 8005db0:	f000 f86c 	bl	8005e8c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005db4:	f001 f9dc 	bl	8007170 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005db8:	bf00      	nop
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20001308 	.word	0x20001308
 8005dc4:	20001300 	.word	0x20001300

08005dc8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005dce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005dd2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005dd4:	4b27      	ldr	r3, [pc, #156]	; (8005e74 <prvHeapInit+0xac>)
 8005dd6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00c      	beq.n	8005dfc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	3307      	adds	r3, #7
 8005de6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f023 0307 	bic.w	r3, r3, #7
 8005dee:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	4a1f      	ldr	r2, [pc, #124]	; (8005e74 <prvHeapInit+0xac>)
 8005df8:	4413      	add	r3, r2
 8005dfa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e00:	4a1d      	ldr	r2, [pc, #116]	; (8005e78 <prvHeapInit+0xb0>)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e06:	4b1c      	ldr	r3, [pc, #112]	; (8005e78 <prvHeapInit+0xb0>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	4413      	add	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e14:	2208      	movs	r2, #8
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	1a9b      	subs	r3, r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 0307 	bic.w	r3, r3, #7
 8005e22:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	4a15      	ldr	r2, [pc, #84]	; (8005e7c <prvHeapInit+0xb4>)
 8005e28:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e2a:	4b14      	ldr	r3, [pc, #80]	; (8005e7c <prvHeapInit+0xb4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e32:	4b12      	ldr	r3, [pc, #72]	; (8005e7c <prvHeapInit+0xb4>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2200      	movs	r2, #0
 8005e38:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	1ad2      	subs	r2, r2, r3
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005e48:	4b0c      	ldr	r3, [pc, #48]	; (8005e7c <prvHeapInit+0xb4>)
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4a0a      	ldr	r2, [pc, #40]	; (8005e80 <prvHeapInit+0xb8>)
 8005e56:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	4a09      	ldr	r2, [pc, #36]	; (8005e84 <prvHeapInit+0xbc>)
 8005e5e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005e60:	4b09      	ldr	r3, [pc, #36]	; (8005e88 <prvHeapInit+0xc0>)
 8005e62:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005e66:	601a      	str	r2, [r3, #0]
}
 8005e68:	bf00      	nop
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	200006f4 	.word	0x200006f4
 8005e78:	200012f4 	.word	0x200012f4
 8005e7c:	200012fc 	.word	0x200012fc
 8005e80:	20001304 	.word	0x20001304
 8005e84:	20001300 	.word	0x20001300
 8005e88:	20001308 	.word	0x20001308

08005e8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005e94:	4b27      	ldr	r3, [pc, #156]	; (8005f34 <prvInsertBlockIntoFreeList+0xa8>)
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	e002      	b.n	8005ea0 <prvInsertBlockIntoFreeList+0x14>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d3f7      	bcc.n	8005e9a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	441a      	add	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d108      	bne.n	8005ece <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	441a      	add	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	441a      	add	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d118      	bne.n	8005f14 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	4b14      	ldr	r3, [pc, #80]	; (8005f38 <prvInsertBlockIntoFreeList+0xac>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d00d      	beq.n	8005f0a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	441a      	add	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	e008      	b.n	8005f1c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <prvInsertBlockIntoFreeList+0xac>)
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	e003      	b.n	8005f1c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d002      	beq.n	8005f2a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f2a:	bf00      	nop
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bc80      	pop	{r7}
 8005f32:	4770      	bx	lr
 8005f34:	200012f4 	.word	0x200012f4
 8005f38:	200012fc 	.word	0x200012fc

08005f3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d109      	bne.n	8005f64 <xQueueGenericReset+0x28>
 8005f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	60bb      	str	r3, [r7, #8]
 8005f62:	e7fe      	b.n	8005f62 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005f64:	f7ff fd20 	bl	80059a8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f70:	68f9      	ldr	r1, [r7, #12]
 8005f72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f74:	fb01 f303 	mul.w	r3, r1, r3
 8005f78:	441a      	add	r2, r3
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f94:	3b01      	subs	r3, #1
 8005f96:	68f9      	ldr	r1, [r7, #12]
 8005f98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f9a:	fb01 f303 	mul.w	r3, r1, r3
 8005f9e:	441a      	add	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	22ff      	movs	r2, #255	; 0xff
 8005fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	22ff      	movs	r2, #255	; 0xff
 8005fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d114      	bne.n	8005fe4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d01a      	beq.n	8005ff8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	3310      	adds	r3, #16
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f001 faf6 	bl	80075b8 <xTaskRemoveFromEventList>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d012      	beq.n	8005ff8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005fd2:	4b0d      	ldr	r3, [pc, #52]	; (8006008 <xQueueGenericReset+0xcc>)
 8005fd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	e009      	b.n	8005ff8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	3310      	adds	r3, #16
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff fb45 	bl	8005678 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3324      	adds	r3, #36	; 0x24
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7ff fb40 	bl	8005678 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ff8:	f7ff fd04 	bl	8005a04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ffc:	2301      	movs	r3, #1
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800600c:	b580      	push	{r7, lr}
 800600e:	b08e      	sub	sp, #56	; 0x38
 8006010:	af02      	add	r7, sp, #8
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d109      	bne.n	8006034 <xQueueGenericCreateStatic+0x28>
 8006020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	62bb      	str	r3, [r7, #40]	; 0x28
 8006032:	e7fe      	b.n	8006032 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d109      	bne.n	800604e <xQueueGenericCreateStatic+0x42>
 800603a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
 800604c:	e7fe      	b.n	800604c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d002      	beq.n	800605a <xQueueGenericCreateStatic+0x4e>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <xQueueGenericCreateStatic+0x52>
 800605a:	2301      	movs	r3, #1
 800605c:	e000      	b.n	8006060 <xQueueGenericCreateStatic+0x54>
 800605e:	2300      	movs	r3, #0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d109      	bne.n	8006078 <xQueueGenericCreateStatic+0x6c>
 8006064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006068:	f383 8811 	msr	BASEPRI, r3
 800606c:	f3bf 8f6f 	isb	sy
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	623b      	str	r3, [r7, #32]
 8006076:	e7fe      	b.n	8006076 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d102      	bne.n	8006084 <xQueueGenericCreateStatic+0x78>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <xQueueGenericCreateStatic+0x7c>
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <xQueueGenericCreateStatic+0x7e>
 8006088:	2300      	movs	r3, #0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d109      	bne.n	80060a2 <xQueueGenericCreateStatic+0x96>
 800608e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	61fb      	str	r3, [r7, #28]
 80060a0:	e7fe      	b.n	80060a0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060a2:	2350      	movs	r3, #80	; 0x50
 80060a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	2b50      	cmp	r3, #80	; 0x50
 80060aa:	d009      	beq.n	80060c0 <xQueueGenericCreateStatic+0xb4>
 80060ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	61bb      	str	r3, [r7, #24]
 80060be:	e7fe      	b.n	80060be <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80060c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00d      	beq.n	80060e6 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80060d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	4613      	mov	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f000 f842 	bl	800616a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3730      	adds	r7, #48	; 0x30
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b08a      	sub	sp, #40	; 0x28
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <xQueueGenericCreate+0x28>
 8006104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	613b      	str	r3, [r7, #16]
 8006116:	e7fe      	b.n	8006116 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d102      	bne.n	8006124 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800611e:	2300      	movs	r3, #0
 8006120:	61fb      	str	r3, [r7, #28]
 8006122:	e004      	b.n	800612e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	68ba      	ldr	r2, [r7, #8]
 8006128:	fb02 f303 	mul.w	r3, r2, r3
 800612c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	3350      	adds	r3, #80	; 0x50
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff fd2e 	bl	8005b94 <pvPortMalloc>
 8006138:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00f      	beq.n	8006160 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	3350      	adds	r3, #80	; 0x50
 8006144:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800614e:	79fa      	ldrb	r2, [r7, #7]
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	4613      	mov	r3, r2
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	68b9      	ldr	r1, [r7, #8]
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 f805 	bl	800616a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006160:	69bb      	ldr	r3, [r7, #24]
	}
 8006162:	4618      	mov	r0, r3
 8006164:	3720      	adds	r7, #32
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b084      	sub	sp, #16
 800616e:	af00      	add	r7, sp, #0
 8006170:	60f8      	str	r0, [r7, #12]
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	607a      	str	r2, [r7, #4]
 8006176:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d103      	bne.n	8006186 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	e002      	b.n	800618c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006198:	2101      	movs	r1, #1
 800619a:	69b8      	ldr	r0, [r7, #24]
 800619c:	f7ff fece 	bl	8005f3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	78fa      	ldrb	r2, [r7, #3]
 80061a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061a8:	bf00      	nop
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b08a      	sub	sp, #40	; 0x28
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d109      	bne.n	80061d6 <xQueueCreateCountingSemaphoreStatic+0x26>
 80061c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c6:	f383 8811 	msr	BASEPRI, r3
 80061ca:	f3bf 8f6f 	isb	sy
 80061ce:	f3bf 8f4f 	dsb	sy
 80061d2:	61bb      	str	r3, [r7, #24]
 80061d4:	e7fe      	b.n	80061d4 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d909      	bls.n	80061f2 <xQueueCreateCountingSemaphoreStatic+0x42>
 80061de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	e7fe      	b.n	80061f0 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80061f2:	2302      	movs	r3, #2
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	2100      	movs	r1, #0
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f7ff ff05 	bl	800600c <xQueueGenericCreateStatic>
 8006202:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006210:	69fb      	ldr	r3, [r7, #28]
	}
 8006212:	4618      	mov	r0, r3
 8006214:	3720      	adds	r7, #32
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800621a:	b580      	push	{r7, lr}
 800621c:	b086      	sub	sp, #24
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d109      	bne.n	800623e <xQueueCreateCountingSemaphore+0x24>
 800622a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	613b      	str	r3, [r7, #16]
 800623c:	e7fe      	b.n	800623c <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	429a      	cmp	r2, r3
 8006244:	d909      	bls.n	800625a <xQueueCreateCountingSemaphore+0x40>
 8006246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e7fe      	b.n	8006258 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800625a:	2202      	movs	r2, #2
 800625c:	2100      	movs	r1, #0
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7ff ff46 	bl	80060f0 <xQueueGenericCreate>
 8006264:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d002      	beq.n	8006272 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006272:	697b      	ldr	r3, [r7, #20]
	}
 8006274:	4618      	mov	r0, r3
 8006276:	3718      	adds	r7, #24
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b08e      	sub	sp, #56	; 0x38
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	607a      	str	r2, [r7, #4]
 8006288:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800628a:	2300      	movs	r3, #0
 800628c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006294:	2b00      	cmp	r3, #0
 8006296:	d109      	bne.n	80062ac <xQueueGenericSend+0x30>
 8006298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80062aa:	e7fe      	b.n	80062aa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d103      	bne.n	80062ba <xQueueGenericSend+0x3e>
 80062b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <xQueueGenericSend+0x42>
 80062ba:	2301      	movs	r3, #1
 80062bc:	e000      	b.n	80062c0 <xQueueGenericSend+0x44>
 80062be:	2300      	movs	r3, #0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d109      	bne.n	80062d8 <xQueueGenericSend+0x5c>
 80062c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c8:	f383 8811 	msr	BASEPRI, r3
 80062cc:	f3bf 8f6f 	isb	sy
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	627b      	str	r3, [r7, #36]	; 0x24
 80062d6:	e7fe      	b.n	80062d6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d103      	bne.n	80062e6 <xQueueGenericSend+0x6a>
 80062de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d101      	bne.n	80062ea <xQueueGenericSend+0x6e>
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <xQueueGenericSend+0x70>
 80062ea:	2300      	movs	r3, #0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d109      	bne.n	8006304 <xQueueGenericSend+0x88>
 80062f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	623b      	str	r3, [r7, #32]
 8006302:	e7fe      	b.n	8006302 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006304:	f001 fb12 	bl	800792c <xTaskGetSchedulerState>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d102      	bne.n	8006314 <xQueueGenericSend+0x98>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <xQueueGenericSend+0x9c>
 8006314:	2301      	movs	r3, #1
 8006316:	e000      	b.n	800631a <xQueueGenericSend+0x9e>
 8006318:	2300      	movs	r3, #0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <xQueueGenericSend+0xb6>
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	61fb      	str	r3, [r7, #28]
 8006330:	e7fe      	b.n	8006330 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006332:	f7ff fb39 	bl	80059a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800633a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800633e:	429a      	cmp	r2, r3
 8006340:	d302      	bcc.n	8006348 <xQueueGenericSend+0xcc>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	2b02      	cmp	r3, #2
 8006346:	d129      	bne.n	800639c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800634e:	f000 fb40 	bl	80069d2 <prvCopyDataToQueue>
 8006352:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006358:	2b00      	cmp	r3, #0
 800635a:	d010      	beq.n	800637e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800635c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635e:	3324      	adds	r3, #36	; 0x24
 8006360:	4618      	mov	r0, r3
 8006362:	f001 f929 	bl	80075b8 <xTaskRemoveFromEventList>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d013      	beq.n	8006394 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800636c:	4b3f      	ldr	r3, [pc, #252]	; (800646c <xQueueGenericSend+0x1f0>)
 800636e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	f3bf 8f6f 	isb	sy
 800637c:	e00a      	b.n	8006394 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800637e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006380:	2b00      	cmp	r3, #0
 8006382:	d007      	beq.n	8006394 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006384:	4b39      	ldr	r3, [pc, #228]	; (800646c <xQueueGenericSend+0x1f0>)
 8006386:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	f3bf 8f4f 	dsb	sy
 8006390:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006394:	f7ff fb36 	bl	8005a04 <vPortExitCritical>
				return pdPASS;
 8006398:	2301      	movs	r3, #1
 800639a:	e063      	b.n	8006464 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d103      	bne.n	80063aa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80063a2:	f7ff fb2f 	bl	8005a04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80063a6:	2300      	movs	r3, #0
 80063a8:	e05c      	b.n	8006464 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d106      	bne.n	80063be <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063b0:	f107 0314 	add.w	r3, r7, #20
 80063b4:	4618      	mov	r0, r3
 80063b6:	f001 f961 	bl	800767c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063ba:	2301      	movs	r3, #1
 80063bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063be:	f7ff fb21 	bl	8005a04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063c2:	f000 fec7 	bl	8007154 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063c6:	f7ff faef 	bl	80059a8 <vPortEnterCritical>
 80063ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063d0:	b25b      	sxtb	r3, r3
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d6:	d103      	bne.n	80063e0 <xQueueGenericSend+0x164>
 80063d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063e6:	b25b      	sxtb	r3, r3
 80063e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ec:	d103      	bne.n	80063f6 <xQueueGenericSend+0x17a>
 80063ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063f6:	f7ff fb05 	bl	8005a04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063fa:	1d3a      	adds	r2, r7, #4
 80063fc:	f107 0314 	add.w	r3, r7, #20
 8006400:	4611      	mov	r1, r2
 8006402:	4618      	mov	r0, r3
 8006404:	f001 f950 	bl	80076a8 <xTaskCheckForTimeOut>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d124      	bne.n	8006458 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800640e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006410:	f000 fbd7 	bl	8006bc2 <prvIsQueueFull>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d018      	beq.n	800644c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800641a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641c:	3310      	adds	r3, #16
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	4611      	mov	r1, r2
 8006422:	4618      	mov	r0, r3
 8006424:	f001 f87a 	bl	800751c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006428:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800642a:	f000 fb62 	bl	8006af2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800642e:	f000 fe9f 	bl	8007170 <xTaskResumeAll>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	f47f af7c 	bne.w	8006332 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800643a:	4b0c      	ldr	r3, [pc, #48]	; (800646c <xQueueGenericSend+0x1f0>)
 800643c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006440:	601a      	str	r2, [r3, #0]
 8006442:	f3bf 8f4f 	dsb	sy
 8006446:	f3bf 8f6f 	isb	sy
 800644a:	e772      	b.n	8006332 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800644c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800644e:	f000 fb50 	bl	8006af2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006452:	f000 fe8d 	bl	8007170 <xTaskResumeAll>
 8006456:	e76c      	b.n	8006332 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006458:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800645a:	f000 fb4a 	bl	8006af2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800645e:	f000 fe87 	bl	8007170 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006462:	2300      	movs	r3, #0
		}
	}
}
 8006464:	4618      	mov	r0, r3
 8006466:	3738      	adds	r7, #56	; 0x38
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	e000ed04 	.word	0xe000ed04

08006470 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b08e      	sub	sp, #56	; 0x38
 8006474:	af00      	add	r7, sp, #0
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	607a      	str	r2, [r7, #4]
 800647c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	2b00      	cmp	r3, #0
 8006486:	d109      	bne.n	800649c <xQueueGenericSendFromISR+0x2c>
 8006488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	627b      	str	r3, [r7, #36]	; 0x24
 800649a:	e7fe      	b.n	800649a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d103      	bne.n	80064aa <xQueueGenericSendFromISR+0x3a>
 80064a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <xQueueGenericSendFromISR+0x3e>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <xQueueGenericSendFromISR+0x40>
 80064ae:	2300      	movs	r3, #0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d109      	bne.n	80064c8 <xQueueGenericSendFromISR+0x58>
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	623b      	str	r3, [r7, #32]
 80064c6:	e7fe      	b.n	80064c6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d103      	bne.n	80064d6 <xQueueGenericSendFromISR+0x66>
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <xQueueGenericSendFromISR+0x6a>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <xQueueGenericSendFromISR+0x6c>
 80064da:	2300      	movs	r3, #0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d109      	bne.n	80064f4 <xQueueGenericSendFromISR+0x84>
 80064e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	61fb      	str	r3, [r7, #28]
 80064f2:	e7fe      	b.n	80064f2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064f4:	f7ff fb12 	bl	8005b1c <vPortValidateInterruptPriority>
	__asm volatile
 80064f8:	f3ef 8211 	mrs	r2, BASEPRI
 80064fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006500:	f383 8811 	msr	BASEPRI, r3
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	f3bf 8f4f 	dsb	sy
 800650c:	61ba      	str	r2, [r7, #24]
 800650e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006510:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800651c:	429a      	cmp	r2, r3
 800651e:	d302      	bcc.n	8006526 <xQueueGenericSendFromISR+0xb6>
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2b02      	cmp	r3, #2
 8006524:	d12c      	bne.n	8006580 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006528:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800652c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006536:	f000 fa4c 	bl	80069d2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800653a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800653e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006542:	d112      	bne.n	800656a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006548:	2b00      	cmp	r3, #0
 800654a:	d016      	beq.n	800657a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800654c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654e:	3324      	adds	r3, #36	; 0x24
 8006550:	4618      	mov	r0, r3
 8006552:	f001 f831 	bl	80075b8 <xTaskRemoveFromEventList>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00e      	beq.n	800657a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00b      	beq.n	800657a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	601a      	str	r2, [r3, #0]
 8006568:	e007      	b.n	800657a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800656a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800656e:	3301      	adds	r3, #1
 8006570:	b2db      	uxtb	r3, r3
 8006572:	b25a      	sxtb	r2, r3
 8006574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800657a:	2301      	movs	r3, #1
 800657c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800657e:	e001      	b.n	8006584 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006580:	2300      	movs	r3, #0
 8006582:	637b      	str	r3, [r7, #52]	; 0x34
 8006584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006586:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800658e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006590:	4618      	mov	r0, r3
 8006592:	3738      	adds	r7, #56	; 0x38
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b08c      	sub	sp, #48	; 0x30
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80065a4:	2300      	movs	r3, #0
 80065a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80065ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d109      	bne.n	80065c6 <xQueueReceive+0x2e>
	__asm volatile
 80065b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b6:	f383 8811 	msr	BASEPRI, r3
 80065ba:	f3bf 8f6f 	isb	sy
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	623b      	str	r3, [r7, #32]
 80065c4:	e7fe      	b.n	80065c4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d103      	bne.n	80065d4 <xQueueReceive+0x3c>
 80065cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <xQueueReceive+0x40>
 80065d4:	2301      	movs	r3, #1
 80065d6:	e000      	b.n	80065da <xQueueReceive+0x42>
 80065d8:	2300      	movs	r3, #0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d109      	bne.n	80065f2 <xQueueReceive+0x5a>
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	61fb      	str	r3, [r7, #28]
 80065f0:	e7fe      	b.n	80065f0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065f2:	f001 f99b 	bl	800792c <xTaskGetSchedulerState>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d102      	bne.n	8006602 <xQueueReceive+0x6a>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <xQueueReceive+0x6e>
 8006602:	2301      	movs	r3, #1
 8006604:	e000      	b.n	8006608 <xQueueReceive+0x70>
 8006606:	2300      	movs	r3, #0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d109      	bne.n	8006620 <xQueueReceive+0x88>
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	61bb      	str	r3, [r7, #24]
 800661e:	e7fe      	b.n	800661e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006620:	f7ff f9c2 	bl	80059a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	2b00      	cmp	r3, #0
 800662e:	d01f      	beq.n	8006670 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006634:	f000 fa37 	bl	8006aa6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	1e5a      	subs	r2, r3, #1
 800663c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00f      	beq.n	8006668 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664a:	3310      	adds	r3, #16
 800664c:	4618      	mov	r0, r3
 800664e:	f000 ffb3 	bl	80075b8 <xTaskRemoveFromEventList>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d007      	beq.n	8006668 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006658:	4b3c      	ldr	r3, [pc, #240]	; (800674c <xQueueReceive+0x1b4>)
 800665a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006668:	f7ff f9cc 	bl	8005a04 <vPortExitCritical>
				return pdPASS;
 800666c:	2301      	movs	r3, #1
 800666e:	e069      	b.n	8006744 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d103      	bne.n	800667e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006676:	f7ff f9c5 	bl	8005a04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800667a:	2300      	movs	r3, #0
 800667c:	e062      	b.n	8006744 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800667e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006680:	2b00      	cmp	r3, #0
 8006682:	d106      	bne.n	8006692 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006684:	f107 0310 	add.w	r3, r7, #16
 8006688:	4618      	mov	r0, r3
 800668a:	f000 fff7 	bl	800767c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800668e:	2301      	movs	r3, #1
 8006690:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006692:	f7ff f9b7 	bl	8005a04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006696:	f000 fd5d 	bl	8007154 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800669a:	f7ff f985 	bl	80059a8 <vPortEnterCritical>
 800669e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066a4:	b25b      	sxtb	r3, r3
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d103      	bne.n	80066b4 <xQueueReceive+0x11c>
 80066ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066ba:	b25b      	sxtb	r3, r3
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c0:	d103      	bne.n	80066ca <xQueueReceive+0x132>
 80066c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ca:	f7ff f99b 	bl	8005a04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066ce:	1d3a      	adds	r2, r7, #4
 80066d0:	f107 0310 	add.w	r3, r7, #16
 80066d4:	4611      	mov	r1, r2
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 ffe6 	bl	80076a8 <xTaskCheckForTimeOut>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d123      	bne.n	800672a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066e4:	f000 fa57 	bl	8006b96 <prvIsQueueEmpty>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d017      	beq.n	800671e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80066ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f0:	3324      	adds	r3, #36	; 0x24
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	4611      	mov	r1, r2
 80066f6:	4618      	mov	r0, r3
 80066f8:	f000 ff10 	bl	800751c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80066fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066fe:	f000 f9f8 	bl	8006af2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006702:	f000 fd35 	bl	8007170 <xTaskResumeAll>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d189      	bne.n	8006620 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800670c:	4b0f      	ldr	r3, [pc, #60]	; (800674c <xQueueReceive+0x1b4>)
 800670e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006712:	601a      	str	r2, [r3, #0]
 8006714:	f3bf 8f4f 	dsb	sy
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	e780      	b.n	8006620 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800671e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006720:	f000 f9e7 	bl	8006af2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006724:	f000 fd24 	bl	8007170 <xTaskResumeAll>
 8006728:	e77a      	b.n	8006620 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800672a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800672c:	f000 f9e1 	bl	8006af2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006730:	f000 fd1e 	bl	8007170 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006736:	f000 fa2e 	bl	8006b96 <prvIsQueueEmpty>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	f43f af6f 	beq.w	8006620 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006742:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006744:	4618      	mov	r0, r3
 8006746:	3730      	adds	r7, #48	; 0x30
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	e000ed04 	.word	0xe000ed04

08006750 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b08e      	sub	sp, #56	; 0x38
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800675a:	2300      	movs	r3, #0
 800675c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006762:	2300      	movs	r3, #0
 8006764:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006768:	2b00      	cmp	r3, #0
 800676a:	d109      	bne.n	8006780 <xQueueSemaphoreTake+0x30>
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	623b      	str	r3, [r7, #32]
 800677e:	e7fe      	b.n	800677e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d009      	beq.n	800679c <xQueueSemaphoreTake+0x4c>
 8006788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678c:	f383 8811 	msr	BASEPRI, r3
 8006790:	f3bf 8f6f 	isb	sy
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	61fb      	str	r3, [r7, #28]
 800679a:	e7fe      	b.n	800679a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800679c:	f001 f8c6 	bl	800792c <xTaskGetSchedulerState>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d102      	bne.n	80067ac <xQueueSemaphoreTake+0x5c>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d101      	bne.n	80067b0 <xQueueSemaphoreTake+0x60>
 80067ac:	2301      	movs	r3, #1
 80067ae:	e000      	b.n	80067b2 <xQueueSemaphoreTake+0x62>
 80067b0:	2300      	movs	r3, #0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d109      	bne.n	80067ca <xQueueSemaphoreTake+0x7a>
 80067b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ba:	f383 8811 	msr	BASEPRI, r3
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	61bb      	str	r3, [r7, #24]
 80067c8:	e7fe      	b.n	80067c8 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80067ca:	f7ff f8ed 	bl	80059a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80067ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80067d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d024      	beq.n	8006824 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	1e5a      	subs	r2, r3, #1
 80067de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d104      	bne.n	80067f4 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80067ea:	f001 fa1b 	bl	8007c24 <pvTaskIncrementMutexHeldCount>
 80067ee:	4602      	mov	r2, r0
 80067f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f2:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00f      	beq.n	800681c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fe:	3310      	adds	r3, #16
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fed9 	bl	80075b8 <xTaskRemoveFromEventList>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800680c:	4b53      	ldr	r3, [pc, #332]	; (800695c <xQueueSemaphoreTake+0x20c>)
 800680e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	f3bf 8f4f 	dsb	sy
 8006818:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800681c:	f7ff f8f2 	bl	8005a04 <vPortExitCritical>
				return pdPASS;
 8006820:	2301      	movs	r3, #1
 8006822:	e096      	b.n	8006952 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d110      	bne.n	800684c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682c:	2b00      	cmp	r3, #0
 800682e:	d009      	beq.n	8006844 <xQueueSemaphoreTake+0xf4>
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	617b      	str	r3, [r7, #20]
 8006842:	e7fe      	b.n	8006842 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006844:	f7ff f8de 	bl	8005a04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006848:	2300      	movs	r3, #0
 800684a:	e082      	b.n	8006952 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800684c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800684e:	2b00      	cmp	r3, #0
 8006850:	d106      	bne.n	8006860 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006852:	f107 030c 	add.w	r3, r7, #12
 8006856:	4618      	mov	r0, r3
 8006858:	f000 ff10 	bl	800767c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800685c:	2301      	movs	r3, #1
 800685e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006860:	f7ff f8d0 	bl	8005a04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006864:	f000 fc76 	bl	8007154 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006868:	f7ff f89e 	bl	80059a8 <vPortEnterCritical>
 800686c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800686e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006872:	b25b      	sxtb	r3, r3
 8006874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006878:	d103      	bne.n	8006882 <xQueueSemaphoreTake+0x132>
 800687a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006884:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006888:	b25b      	sxtb	r3, r3
 800688a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688e:	d103      	bne.n	8006898 <xQueueSemaphoreTake+0x148>
 8006890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006892:	2200      	movs	r2, #0
 8006894:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006898:	f7ff f8b4 	bl	8005a04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800689c:	463a      	mov	r2, r7
 800689e:	f107 030c 	add.w	r3, r7, #12
 80068a2:	4611      	mov	r1, r2
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 feff 	bl	80076a8 <xTaskCheckForTimeOut>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d132      	bne.n	8006916 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80068b2:	f000 f970 	bl	8006b96 <prvIsQueueEmpty>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d026      	beq.n	800690a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d109      	bne.n	80068d8 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80068c4:	f7ff f870 	bl	80059a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80068c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	4618      	mov	r0, r3
 80068ce:	f001 f84b 	bl	8007968 <xTaskPriorityInherit>
 80068d2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80068d4:	f7ff f896 	bl	8005a04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80068d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068da:	3324      	adds	r3, #36	; 0x24
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	4611      	mov	r1, r2
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 fe1b 	bl	800751c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80068e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80068e8:	f000 f903 	bl	8006af2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80068ec:	f000 fc40 	bl	8007170 <xTaskResumeAll>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f47f af69 	bne.w	80067ca <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80068f8:	4b18      	ldr	r3, [pc, #96]	; (800695c <xQueueSemaphoreTake+0x20c>)
 80068fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068fe:	601a      	str	r2, [r3, #0]
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	e75f      	b.n	80067ca <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800690a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800690c:	f000 f8f1 	bl	8006af2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006910:	f000 fc2e 	bl	8007170 <xTaskResumeAll>
 8006914:	e759      	b.n	80067ca <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006916:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006918:	f000 f8eb 	bl	8006af2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800691c:	f000 fc28 	bl	8007170 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006920:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006922:	f000 f938 	bl	8006b96 <prvIsQueueEmpty>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	f43f af4e 	beq.w	80067ca <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00d      	beq.n	8006950 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8006934:	f7ff f838 	bl	80059a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800693a:	f000 f833 	bl	80069a4 <prvGetDisinheritPriorityAfterTimeout>
 800693e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006946:	4618      	mov	r0, r3
 8006948:	f001 f8e8 	bl	8007b1c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800694c:	f7ff f85a 	bl	8005a04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006950:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006952:	4618      	mov	r0, r3
 8006954:	3738      	adds	r7, #56	; 0x38
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	e000ed04 	.word	0xe000ed04

08006960 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d109      	bne.n	8006986 <vQueueDelete+0x26>
 8006972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	60bb      	str	r3, [r7, #8]
 8006984:	e7fe      	b.n	8006984 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f000 f95c 	bl	8006c44 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006992:	2b00      	cmp	r3, #0
 8006994:	d102      	bne.n	800699c <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f7ff f9be 	bl	8005d18 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800699c:	bf00      	nop
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d006      	beq.n	80069c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80069be:	60fb      	str	r3, [r7, #12]
 80069c0:	e001      	b.n	80069c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80069c6:	68fb      	ldr	r3, [r7, #12]
	}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bc80      	pop	{r7}
 80069d0:	4770      	bx	lr

080069d2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b086      	sub	sp, #24
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069de:	2300      	movs	r3, #0
 80069e0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10d      	bne.n	8006a0c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d14d      	bne.n	8006a94 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	4618      	mov	r0, r3
 80069fe:	f001 f821 	bl	8007a44 <xTaskPriorityDisinherit>
 8006a02:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	605a      	str	r2, [r3, #4]
 8006a0a:	e043      	b.n	8006a94 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d119      	bne.n	8006a46 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6898      	ldr	r0, [r3, #8]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	f001 fec1 	bl	80087a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	441a      	add	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	689a      	ldr	r2, [r3, #8]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d32b      	bcc.n	8006a94 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	609a      	str	r2, [r3, #8]
 8006a44:	e026      	b.n	8006a94 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	68d8      	ldr	r0, [r3, #12]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4e:	461a      	mov	r2, r3
 8006a50:	68b9      	ldr	r1, [r7, #8]
 8006a52:	f001 fea7 	bl	80087a4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	68da      	ldr	r2, [r3, #12]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	425b      	negs	r3, r3
 8006a60:	441a      	add	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	68da      	ldr	r2, [r3, #12]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d207      	bcs.n	8006a82 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7a:	425b      	negs	r3, r3
 8006a7c:	441a      	add	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d105      	bne.n	8006a94 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d002      	beq.n	8006a94 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	3b01      	subs	r3, #1
 8006a92:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	1c5a      	adds	r2, r3, #1
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006a9c:	697b      	ldr	r3, [r7, #20]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b082      	sub	sp, #8
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d018      	beq.n	8006aea <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68da      	ldr	r2, [r3, #12]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac0:	441a      	add	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68da      	ldr	r2, [r3, #12]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d303      	bcc.n	8006ada <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68d9      	ldr	r1, [r3, #12]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	6838      	ldr	r0, [r7, #0]
 8006ae6:	f001 fe5d 	bl	80087a4 <memcpy>
	}
}
 8006aea:	bf00      	nop
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b084      	sub	sp, #16
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006afa:	f7fe ff55 	bl	80059a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b04:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b06:	e011      	b.n	8006b2c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d012      	beq.n	8006b36 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3324      	adds	r3, #36	; 0x24
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 fd4f 	bl	80075b8 <xTaskRemoveFromEventList>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b20:	f000 fe22 	bl	8007768 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	dce9      	bgt.n	8006b08 <prvUnlockQueue+0x16>
 8006b34:	e000      	b.n	8006b38 <prvUnlockQueue+0x46>
					break;
 8006b36:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	22ff      	movs	r2, #255	; 0xff
 8006b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006b40:	f7fe ff60 	bl	8005a04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b44:	f7fe ff30 	bl	80059a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b4e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b50:	e011      	b.n	8006b76 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d012      	beq.n	8006b80 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	3310      	adds	r3, #16
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fd2a 	bl	80075b8 <xTaskRemoveFromEventList>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006b6a:	f000 fdfd 	bl	8007768 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b6e:	7bbb      	ldrb	r3, [r7, #14]
 8006b70:	3b01      	subs	r3, #1
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	dce9      	bgt.n	8006b52 <prvUnlockQueue+0x60>
 8006b7e:	e000      	b.n	8006b82 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b80:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	22ff      	movs	r2, #255	; 0xff
 8006b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006b8a:	f7fe ff3b 	bl	8005a04 <vPortExitCritical>
}
 8006b8e:	bf00      	nop
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b96:	b580      	push	{r7, lr}
 8006b98:	b084      	sub	sp, #16
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b9e:	f7fe ff03 	bl	80059a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d102      	bne.n	8006bb0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006baa:	2301      	movs	r3, #1
 8006bac:	60fb      	str	r3, [r7, #12]
 8006bae:	e001      	b.n	8006bb4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bb4:	f7fe ff26 	bl	8005a04 <vPortExitCritical>

	return xReturn;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b084      	sub	sp, #16
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bca:	f7fe feed 	bl	80059a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d102      	bne.n	8006be0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	e001      	b.n	8006be4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006be0:	2300      	movs	r3, #0
 8006be2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006be4:	f7fe ff0e 	bl	8005a04 <vPortExitCritical>

	return xReturn;
 8006be8:	68fb      	ldr	r3, [r7, #12]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
	...

08006bf4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
 8006c02:	e014      	b.n	8006c2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c04:	4a0e      	ldr	r2, [pc, #56]	; (8006c40 <vQueueAddToRegistry+0x4c>)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10b      	bne.n	8006c28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c10:	490b      	ldr	r1, [pc, #44]	; (8006c40 <vQueueAddToRegistry+0x4c>)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	683a      	ldr	r2, [r7, #0]
 8006c16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c1a:	4a09      	ldr	r2, [pc, #36]	; (8006c40 <vQueueAddToRegistry+0x4c>)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	4413      	add	r3, r2
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c26:	e005      	b.n	8006c34 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	60fb      	str	r3, [r7, #12]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2b07      	cmp	r3, #7
 8006c32:	d9e7      	bls.n	8006c04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c34:	bf00      	nop
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bc80      	pop	{r7}
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20001bb8 	.word	0x20001bb8

08006c44 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	e016      	b.n	8006c80 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006c52:	4a0f      	ldr	r2, [pc, #60]	; (8006c90 <vQueueUnregisterQueue+0x4c>)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	00db      	lsls	r3, r3, #3
 8006c58:	4413      	add	r3, r2
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d10b      	bne.n	8006c7a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006c62:	4a0b      	ldr	r2, [pc, #44]	; (8006c90 <vQueueUnregisterQueue+0x4c>)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2100      	movs	r1, #0
 8006c68:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006c6c:	4a08      	ldr	r2, [pc, #32]	; (8006c90 <vQueueUnregisterQueue+0x4c>)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	00db      	lsls	r3, r3, #3
 8006c72:	4413      	add	r3, r2
 8006c74:	2200      	movs	r2, #0
 8006c76:	605a      	str	r2, [r3, #4]
				break;
 8006c78:	e005      	b.n	8006c86 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	60fb      	str	r3, [r7, #12]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2b07      	cmp	r3, #7
 8006c84:	d9e5      	bls.n	8006c52 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006c86:	bf00      	nop
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bc80      	pop	{r7}
 8006c8e:	4770      	bx	lr
 8006c90:	20001bb8 	.word	0x20001bb8

08006c94 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ca4:	f7fe fe80 	bl	80059a8 <vPortEnterCritical>
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cae:	b25b      	sxtb	r3, r3
 8006cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb4:	d103      	bne.n	8006cbe <vQueueWaitForMessageRestricted+0x2a>
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006cc4:	b25b      	sxtb	r3, r3
 8006cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cca:	d103      	bne.n	8006cd4 <vQueueWaitForMessageRestricted+0x40>
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cd4:	f7fe fe96 	bl	8005a04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d106      	bne.n	8006cee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	3324      	adds	r3, #36	; 0x24
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	68b9      	ldr	r1, [r7, #8]
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f000 fc3b 	bl	8007564 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006cee:	6978      	ldr	r0, [r7, #20]
 8006cf0:	f7ff feff 	bl	8006af2 <prvUnlockQueue>
	}
 8006cf4:	bf00      	nop
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08e      	sub	sp, #56	; 0x38
 8006d00:	af04      	add	r7, sp, #16
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
 8006d08:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d109      	bne.n	8006d24 <xTaskCreateStatic+0x28>
 8006d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	623b      	str	r3, [r7, #32]
 8006d22:	e7fe      	b.n	8006d22 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8006d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d109      	bne.n	8006d3e <xTaskCreateStatic+0x42>
 8006d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	61fb      	str	r3, [r7, #28]
 8006d3c:	e7fe      	b.n	8006d3c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d3e:	235c      	movs	r3, #92	; 0x5c
 8006d40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	2b5c      	cmp	r3, #92	; 0x5c
 8006d46:	d009      	beq.n	8006d5c <xTaskCreateStatic+0x60>
 8006d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4c:	f383 8811 	msr	BASEPRI, r3
 8006d50:	f3bf 8f6f 	isb	sy
 8006d54:	f3bf 8f4f 	dsb	sy
 8006d58:	61bb      	str	r3, [r7, #24]
 8006d5a:	e7fe      	b.n	8006d5a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d01e      	beq.n	8006da0 <xTaskCreateStatic+0xa4>
 8006d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d01b      	beq.n	8006da0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d6a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d70:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	2202      	movs	r2, #2
 8006d76:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	9303      	str	r3, [sp, #12]
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	9302      	str	r3, [sp, #8]
 8006d82:	f107 0314 	add.w	r3, r7, #20
 8006d86:	9301      	str	r3, [sp, #4]
 8006d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8a:	9300      	str	r3, [sp, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	68b9      	ldr	r1, [r7, #8]
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 f850 	bl	8006e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d9a:	f000 f8d3 	bl	8006f44 <prvAddNewTaskToReadyList>
 8006d9e:	e001      	b.n	8006da4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006da4:	697b      	ldr	r3, [r7, #20]
	}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3728      	adds	r7, #40	; 0x28
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b08c      	sub	sp, #48	; 0x30
 8006db2:	af04      	add	r7, sp, #16
 8006db4:	60f8      	str	r0, [r7, #12]
 8006db6:	60b9      	str	r1, [r7, #8]
 8006db8:	603b      	str	r3, [r7, #0]
 8006dba:	4613      	mov	r3, r2
 8006dbc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dbe:	88fb      	ldrh	r3, [r7, #6]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fe fee6 	bl	8005b94 <pvPortMalloc>
 8006dc8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00e      	beq.n	8006dee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006dd0:	205c      	movs	r0, #92	; 0x5c
 8006dd2:	f7fe fedf 	bl	8005b94 <pvPortMalloc>
 8006dd6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30
 8006de4:	e005      	b.n	8006df2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006de6:	6978      	ldr	r0, [r7, #20]
 8006de8:	f7fe ff96 	bl	8005d18 <vPortFree>
 8006dec:	e001      	b.n	8006df2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006dee:	2300      	movs	r3, #0
 8006df0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d017      	beq.n	8006e28 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e00:	88fa      	ldrh	r2, [r7, #6]
 8006e02:	2300      	movs	r3, #0
 8006e04:	9303      	str	r3, [sp, #12]
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	9302      	str	r3, [sp, #8]
 8006e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68b9      	ldr	r1, [r7, #8]
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 f80e 	bl	8006e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e1c:	69f8      	ldr	r0, [r7, #28]
 8006e1e:	f000 f891 	bl	8006f44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e22:	2301      	movs	r3, #1
 8006e24:	61bb      	str	r3, [r7, #24]
 8006e26:	e002      	b.n	8006e2e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e28:	f04f 33ff 	mov.w	r3, #4294967295
 8006e2c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
	}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3720      	adds	r7, #32
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b088      	sub	sp, #32
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
 8006e44:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e48:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	461a      	mov	r2, r3
 8006e50:	21a5      	movs	r1, #165	; 0xa5
 8006e52:	f001 fcb2 	bl	80087ba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e60:	3b01      	subs	r3, #1
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	f023 0307 	bic.w	r3, r3, #7
 8006e6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	f003 0307 	and.w	r3, r3, #7
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d009      	beq.n	8006e8e <prvInitialiseNewTask+0x56>
 8006e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7e:	f383 8811 	msr	BASEPRI, r3
 8006e82:	f3bf 8f6f 	isb	sy
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	e7fe      	b.n	8006e8c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e8e:	2300      	movs	r3, #0
 8006e90:	61fb      	str	r3, [r7, #28]
 8006e92:	e012      	b.n	8006eba <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	4413      	add	r3, r2
 8006e9a:	7819      	ldrb	r1, [r3, #0]
 8006e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	3334      	adds	r3, #52	; 0x34
 8006ea4:	460a      	mov	r2, r1
 8006ea6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	4413      	add	r3, r2
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d006      	beq.n	8006ec2 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	61fb      	str	r3, [r7, #28]
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	2b0f      	cmp	r3, #15
 8006ebe:	d9e9      	bls.n	8006e94 <prvInitialiseNewTask+0x5c>
 8006ec0:	e000      	b.n	8006ec4 <prvInitialiseNewTask+0x8c>
		{
			break;
 8006ec2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	2b37      	cmp	r3, #55	; 0x37
 8006ed0:	d901      	bls.n	8006ed6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006ed2:	2337      	movs	r3, #55	; 0x37
 8006ed4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006eda:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ede:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ee0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eea:	3304      	adds	r3, #4
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fe fbe2 	bl	80056b6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef4:	3318      	adds	r3, #24
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f7fe fbdd 	bl	80056b6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f00:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f04:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f10:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f14:	2200      	movs	r2, #0
 8006f16:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	68f9      	ldr	r1, [r7, #12]
 8006f24:	69b8      	ldr	r0, [r7, #24]
 8006f26:	f7fe fc57 	bl	80057d8 <pxPortInitialiseStack>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d002      	beq.n	8006f3c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f3a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f3c:	bf00      	nop
 8006f3e:	3720      	adds	r7, #32
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f4c:	f7fe fd2c 	bl	80059a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f50:	4b2d      	ldr	r3, [pc, #180]	; (8007008 <prvAddNewTaskToReadyList+0xc4>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	3301      	adds	r3, #1
 8006f56:	4a2c      	ldr	r2, [pc, #176]	; (8007008 <prvAddNewTaskToReadyList+0xc4>)
 8006f58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f5a:	4b2c      	ldr	r3, [pc, #176]	; (800700c <prvAddNewTaskToReadyList+0xc8>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f62:	4a2a      	ldr	r2, [pc, #168]	; (800700c <prvAddNewTaskToReadyList+0xc8>)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f68:	4b27      	ldr	r3, [pc, #156]	; (8007008 <prvAddNewTaskToReadyList+0xc4>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d110      	bne.n	8006f92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f70:	f000 fc1e 	bl	80077b0 <prvInitialiseTaskLists>
 8006f74:	e00d      	b.n	8006f92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f76:	4b26      	ldr	r3, [pc, #152]	; (8007010 <prvAddNewTaskToReadyList+0xcc>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d109      	bne.n	8006f92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f7e:	4b23      	ldr	r3, [pc, #140]	; (800700c <prvAddNewTaskToReadyList+0xc8>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d802      	bhi.n	8006f92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f8c:	4a1f      	ldr	r2, [pc, #124]	; (800700c <prvAddNewTaskToReadyList+0xc8>)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f92:	4b20      	ldr	r3, [pc, #128]	; (8007014 <prvAddNewTaskToReadyList+0xd0>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3301      	adds	r3, #1
 8006f98:	4a1e      	ldr	r2, [pc, #120]	; (8007014 <prvAddNewTaskToReadyList+0xd0>)
 8006f9a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f9c:	4b1d      	ldr	r3, [pc, #116]	; (8007014 <prvAddNewTaskToReadyList+0xd0>)
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fa8:	4b1b      	ldr	r3, [pc, #108]	; (8007018 <prvAddNewTaskToReadyList+0xd4>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d903      	bls.n	8006fb8 <prvAddNewTaskToReadyList+0x74>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb4:	4a18      	ldr	r2, [pc, #96]	; (8007018 <prvAddNewTaskToReadyList+0xd4>)
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	4a15      	ldr	r2, [pc, #84]	; (800701c <prvAddNewTaskToReadyList+0xd8>)
 8006fc6:	441a      	add	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3304      	adds	r3, #4
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4610      	mov	r0, r2
 8006fd0:	f7fe fb7d 	bl	80056ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006fd4:	f7fe fd16 	bl	8005a04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006fd8:	4b0d      	ldr	r3, [pc, #52]	; (8007010 <prvAddNewTaskToReadyList+0xcc>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00e      	beq.n	8006ffe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fe0:	4b0a      	ldr	r3, [pc, #40]	; (800700c <prvAddNewTaskToReadyList+0xc8>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d207      	bcs.n	8006ffe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006fee:	4b0c      	ldr	r3, [pc, #48]	; (8007020 <prvAddNewTaskToReadyList+0xdc>)
 8006ff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ffe:	bf00      	nop
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	200017e0 	.word	0x200017e0
 800700c:	2000130c 	.word	0x2000130c
 8007010:	200017ec 	.word	0x200017ec
 8007014:	200017fc 	.word	0x200017fc
 8007018:	200017e8 	.word	0x200017e8
 800701c:	20001310 	.word	0x20001310
 8007020:	e000ed04 	.word	0xe000ed04

08007024 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800702c:	2300      	movs	r3, #0
 800702e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d016      	beq.n	8007064 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007036:	4b13      	ldr	r3, [pc, #76]	; (8007084 <vTaskDelay+0x60>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d009      	beq.n	8007052 <vTaskDelay+0x2e>
 800703e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007042:	f383 8811 	msr	BASEPRI, r3
 8007046:	f3bf 8f6f 	isb	sy
 800704a:	f3bf 8f4f 	dsb	sy
 800704e:	60bb      	str	r3, [r7, #8]
 8007050:	e7fe      	b.n	8007050 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007052:	f000 f87f 	bl	8007154 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007056:	2100      	movs	r1, #0
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 ffa9 	bl	8007fb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800705e:	f000 f887 	bl	8007170 <xTaskResumeAll>
 8007062:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d107      	bne.n	800707a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800706a:	4b07      	ldr	r3, [pc, #28]	; (8007088 <vTaskDelay+0x64>)
 800706c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007070:	601a      	str	r2, [r3, #0]
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800707a:	bf00      	nop
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20001808 	.word	0x20001808
 8007088:	e000ed04 	.word	0xe000ed04

0800708c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b08a      	sub	sp, #40	; 0x28
 8007090:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007092:	2300      	movs	r3, #0
 8007094:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007096:	2300      	movs	r3, #0
 8007098:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800709a:	463a      	mov	r2, r7
 800709c:	1d39      	adds	r1, r7, #4
 800709e:	f107 0308 	add.w	r3, r7, #8
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fe fab6 	bl	8005614 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80070a8:	6839      	ldr	r1, [r7, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	9202      	str	r2, [sp, #8]
 80070b0:	9301      	str	r3, [sp, #4]
 80070b2:	2300      	movs	r3, #0
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	2300      	movs	r3, #0
 80070b8:	460a      	mov	r2, r1
 80070ba:	4920      	ldr	r1, [pc, #128]	; (800713c <vTaskStartScheduler+0xb0>)
 80070bc:	4820      	ldr	r0, [pc, #128]	; (8007140 <vTaskStartScheduler+0xb4>)
 80070be:	f7ff fe1d 	bl	8006cfc <xTaskCreateStatic>
 80070c2:	4602      	mov	r2, r0
 80070c4:	4b1f      	ldr	r3, [pc, #124]	; (8007144 <vTaskStartScheduler+0xb8>)
 80070c6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80070c8:	4b1e      	ldr	r3, [pc, #120]	; (8007144 <vTaskStartScheduler+0xb8>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d002      	beq.n	80070d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80070d0:	2301      	movs	r3, #1
 80070d2:	617b      	str	r3, [r7, #20]
 80070d4:	e001      	b.n	80070da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80070d6:	2300      	movs	r3, #0
 80070d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d102      	bne.n	80070e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80070e0:	f000 ffba 	bl	8008058 <xTimerCreateTimerTask>
 80070e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d115      	bne.n	8007118 <vTaskStartScheduler+0x8c>
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070fe:	4b12      	ldr	r3, [pc, #72]	; (8007148 <vTaskStartScheduler+0xbc>)
 8007100:	f04f 32ff 	mov.w	r2, #4294967295
 8007104:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007106:	4b11      	ldr	r3, [pc, #68]	; (800714c <vTaskStartScheduler+0xc0>)
 8007108:	2201      	movs	r2, #1
 800710a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800710c:	4b10      	ldr	r3, [pc, #64]	; (8007150 <vTaskStartScheduler+0xc4>)
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007112:	f7fe fbd9 	bl	80058c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007116:	e00d      	b.n	8007134 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800711e:	d109      	bne.n	8007134 <vTaskStartScheduler+0xa8>
 8007120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	60fb      	str	r3, [r7, #12]
 8007132:	e7fe      	b.n	8007132 <vTaskStartScheduler+0xa6>
}
 8007134:	bf00      	nop
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	08008870 	.word	0x08008870
 8007140:	08007781 	.word	0x08007781
 8007144:	20001804 	.word	0x20001804
 8007148:	20001800 	.word	0x20001800
 800714c:	200017ec 	.word	0x200017ec
 8007150:	200017e4 	.word	0x200017e4

08007154 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007154:	b480      	push	{r7}
 8007156:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007158:	4b04      	ldr	r3, [pc, #16]	; (800716c <vTaskSuspendAll+0x18>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3301      	adds	r3, #1
 800715e:	4a03      	ldr	r2, [pc, #12]	; (800716c <vTaskSuspendAll+0x18>)
 8007160:	6013      	str	r3, [r2, #0]
}
 8007162:	bf00      	nop
 8007164:	46bd      	mov	sp, r7
 8007166:	bc80      	pop	{r7}
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	20001808 	.word	0x20001808

08007170 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007176:	2300      	movs	r3, #0
 8007178:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800717a:	2300      	movs	r3, #0
 800717c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800717e:	4b41      	ldr	r3, [pc, #260]	; (8007284 <xTaskResumeAll+0x114>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d109      	bne.n	800719a <xTaskResumeAll+0x2a>
 8007186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	603b      	str	r3, [r7, #0]
 8007198:	e7fe      	b.n	8007198 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800719a:	f7fe fc05 	bl	80059a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800719e:	4b39      	ldr	r3, [pc, #228]	; (8007284 <xTaskResumeAll+0x114>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	3b01      	subs	r3, #1
 80071a4:	4a37      	ldr	r2, [pc, #220]	; (8007284 <xTaskResumeAll+0x114>)
 80071a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071a8:	4b36      	ldr	r3, [pc, #216]	; (8007284 <xTaskResumeAll+0x114>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d162      	bne.n	8007276 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80071b0:	4b35      	ldr	r3, [pc, #212]	; (8007288 <xTaskResumeAll+0x118>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d05e      	beq.n	8007276 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071b8:	e02f      	b.n	800721a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80071ba:	4b34      	ldr	r3, [pc, #208]	; (800728c <xTaskResumeAll+0x11c>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	3318      	adds	r3, #24
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7fe fadc 	bl	8005784 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	3304      	adds	r3, #4
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fe fad7 	bl	8005784 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071da:	4b2d      	ldr	r3, [pc, #180]	; (8007290 <xTaskResumeAll+0x120>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d903      	bls.n	80071ea <xTaskResumeAll+0x7a>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e6:	4a2a      	ldr	r2, [pc, #168]	; (8007290 <xTaskResumeAll+0x120>)
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ee:	4613      	mov	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	4413      	add	r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	4a27      	ldr	r2, [pc, #156]	; (8007294 <xTaskResumeAll+0x124>)
 80071f8:	441a      	add	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	3304      	adds	r3, #4
 80071fe:	4619      	mov	r1, r3
 8007200:	4610      	mov	r0, r2
 8007202:	f7fe fa64 	bl	80056ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800720a:	4b23      	ldr	r3, [pc, #140]	; (8007298 <xTaskResumeAll+0x128>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007210:	429a      	cmp	r2, r3
 8007212:	d302      	bcc.n	800721a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007214:	4b21      	ldr	r3, [pc, #132]	; (800729c <xTaskResumeAll+0x12c>)
 8007216:	2201      	movs	r2, #1
 8007218:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800721a:	4b1c      	ldr	r3, [pc, #112]	; (800728c <xTaskResumeAll+0x11c>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1cb      	bne.n	80071ba <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007228:	f000 fb5c 	bl	80078e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800722c:	4b1c      	ldr	r3, [pc, #112]	; (80072a0 <xTaskResumeAll+0x130>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d010      	beq.n	800725a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007238:	f000 f856 	bl	80072e8 <xTaskIncrementTick>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007242:	4b16      	ldr	r3, [pc, #88]	; (800729c <xTaskResumeAll+0x12c>)
 8007244:	2201      	movs	r2, #1
 8007246:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	3b01      	subs	r3, #1
 800724c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1f1      	bne.n	8007238 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007254:	4b12      	ldr	r3, [pc, #72]	; (80072a0 <xTaskResumeAll+0x130>)
 8007256:	2200      	movs	r2, #0
 8007258:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800725a:	4b10      	ldr	r3, [pc, #64]	; (800729c <xTaskResumeAll+0x12c>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d009      	beq.n	8007276 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007262:	2301      	movs	r3, #1
 8007264:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007266:	4b0f      	ldr	r3, [pc, #60]	; (80072a4 <xTaskResumeAll+0x134>)
 8007268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800726c:	601a      	str	r2, [r3, #0]
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007276:	f7fe fbc5 	bl	8005a04 <vPortExitCritical>

	return xAlreadyYielded;
 800727a:	68bb      	ldr	r3, [r7, #8]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	20001808 	.word	0x20001808
 8007288:	200017e0 	.word	0x200017e0
 800728c:	200017a0 	.word	0x200017a0
 8007290:	200017e8 	.word	0x200017e8
 8007294:	20001310 	.word	0x20001310
 8007298:	2000130c 	.word	0x2000130c
 800729c:	200017f4 	.word	0x200017f4
 80072a0:	200017f0 	.word	0x200017f0
 80072a4:	e000ed04 	.word	0xe000ed04

080072a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80072ae:	4b04      	ldr	r3, [pc, #16]	; (80072c0 <xTaskGetTickCount+0x18>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80072b4:	687b      	ldr	r3, [r7, #4]
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bc80      	pop	{r7}
 80072be:	4770      	bx	lr
 80072c0:	200017e4 	.word	0x200017e4

080072c4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072ca:	f7fe fc27 	bl	8005b1c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80072ce:	2300      	movs	r3, #0
 80072d0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80072d2:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <xTaskGetTickCountFromISR+0x20>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072d8:	683b      	ldr	r3, [r7, #0]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3708      	adds	r7, #8
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	200017e4 	.word	0x200017e4

080072e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80072ee:	2300      	movs	r3, #0
 80072f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072f2:	4b51      	ldr	r3, [pc, #324]	; (8007438 <xTaskIncrementTick+0x150>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f040 808d 	bne.w	8007416 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072fc:	4b4f      	ldr	r3, [pc, #316]	; (800743c <xTaskIncrementTick+0x154>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007304:	4a4d      	ldr	r2, [pc, #308]	; (800743c <xTaskIncrementTick+0x154>)
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d11f      	bne.n	8007350 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007310:	4b4b      	ldr	r3, [pc, #300]	; (8007440 <xTaskIncrementTick+0x158>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d009      	beq.n	800732e <xTaskIncrementTick+0x46>
 800731a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	603b      	str	r3, [r7, #0]
 800732c:	e7fe      	b.n	800732c <xTaskIncrementTick+0x44>
 800732e:	4b44      	ldr	r3, [pc, #272]	; (8007440 <xTaskIncrementTick+0x158>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	60fb      	str	r3, [r7, #12]
 8007334:	4b43      	ldr	r3, [pc, #268]	; (8007444 <xTaskIncrementTick+0x15c>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a41      	ldr	r2, [pc, #260]	; (8007440 <xTaskIncrementTick+0x158>)
 800733a:	6013      	str	r3, [r2, #0]
 800733c:	4a41      	ldr	r2, [pc, #260]	; (8007444 <xTaskIncrementTick+0x15c>)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	4b41      	ldr	r3, [pc, #260]	; (8007448 <xTaskIncrementTick+0x160>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3301      	adds	r3, #1
 8007348:	4a3f      	ldr	r2, [pc, #252]	; (8007448 <xTaskIncrementTick+0x160>)
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	f000 faca 	bl	80078e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007350:	4b3e      	ldr	r3, [pc, #248]	; (800744c <xTaskIncrementTick+0x164>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	429a      	cmp	r2, r3
 8007358:	d34e      	bcc.n	80073f8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800735a:	4b39      	ldr	r3, [pc, #228]	; (8007440 <xTaskIncrementTick+0x158>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d101      	bne.n	8007368 <xTaskIncrementTick+0x80>
 8007364:	2301      	movs	r3, #1
 8007366:	e000      	b.n	800736a <xTaskIncrementTick+0x82>
 8007368:	2300      	movs	r3, #0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d004      	beq.n	8007378 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800736e:	4b37      	ldr	r3, [pc, #220]	; (800744c <xTaskIncrementTick+0x164>)
 8007370:	f04f 32ff 	mov.w	r2, #4294967295
 8007374:	601a      	str	r2, [r3, #0]
					break;
 8007376:	e03f      	b.n	80073f8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007378:	4b31      	ldr	r3, [pc, #196]	; (8007440 <xTaskIncrementTick+0x158>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	429a      	cmp	r2, r3
 800738e:	d203      	bcs.n	8007398 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007390:	4a2e      	ldr	r2, [pc, #184]	; (800744c <xTaskIncrementTick+0x164>)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6013      	str	r3, [r2, #0]
						break;
 8007396:	e02f      	b.n	80073f8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	3304      	adds	r3, #4
 800739c:	4618      	mov	r0, r3
 800739e:	f7fe f9f1 	bl	8005784 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d004      	beq.n	80073b4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	3318      	adds	r3, #24
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fe f9e8 	bl	8005784 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073b8:	4b25      	ldr	r3, [pc, #148]	; (8007450 <xTaskIncrementTick+0x168>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d903      	bls.n	80073c8 <xTaskIncrementTick+0xe0>
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c4:	4a22      	ldr	r2, [pc, #136]	; (8007450 <xTaskIncrementTick+0x168>)
 80073c6:	6013      	str	r3, [r2, #0]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073cc:	4613      	mov	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4a1f      	ldr	r2, [pc, #124]	; (8007454 <xTaskIncrementTick+0x16c>)
 80073d6:	441a      	add	r2, r3
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	3304      	adds	r3, #4
 80073dc:	4619      	mov	r1, r3
 80073de:	4610      	mov	r0, r2
 80073e0:	f7fe f975 	bl	80056ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e8:	4b1b      	ldr	r3, [pc, #108]	; (8007458 <xTaskIncrementTick+0x170>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d3b3      	bcc.n	800735a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80073f2:	2301      	movs	r3, #1
 80073f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073f6:	e7b0      	b.n	800735a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80073f8:	4b17      	ldr	r3, [pc, #92]	; (8007458 <xTaskIncrementTick+0x170>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073fe:	4915      	ldr	r1, [pc, #84]	; (8007454 <xTaskIncrementTick+0x16c>)
 8007400:	4613      	mov	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	4413      	add	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	440b      	add	r3, r1
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b01      	cmp	r3, #1
 800740e:	d907      	bls.n	8007420 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8007410:	2301      	movs	r3, #1
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	e004      	b.n	8007420 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007416:	4b11      	ldr	r3, [pc, #68]	; (800745c <xTaskIncrementTick+0x174>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3301      	adds	r3, #1
 800741c:	4a0f      	ldr	r2, [pc, #60]	; (800745c <xTaskIncrementTick+0x174>)
 800741e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007420:	4b0f      	ldr	r3, [pc, #60]	; (8007460 <xTaskIncrementTick+0x178>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8007428:	2301      	movs	r3, #1
 800742a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800742c:	697b      	ldr	r3, [r7, #20]
}
 800742e:	4618      	mov	r0, r3
 8007430:	3718      	adds	r7, #24
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	20001808 	.word	0x20001808
 800743c:	200017e4 	.word	0x200017e4
 8007440:	20001798 	.word	0x20001798
 8007444:	2000179c 	.word	0x2000179c
 8007448:	200017f8 	.word	0x200017f8
 800744c:	20001800 	.word	0x20001800
 8007450:	200017e8 	.word	0x200017e8
 8007454:	20001310 	.word	0x20001310
 8007458:	2000130c 	.word	0x2000130c
 800745c:	200017f0 	.word	0x200017f0
 8007460:	200017f4 	.word	0x200017f4

08007464 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800746a:	4b27      	ldr	r3, [pc, #156]	; (8007508 <vTaskSwitchContext+0xa4>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d003      	beq.n	800747a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007472:	4b26      	ldr	r3, [pc, #152]	; (800750c <vTaskSwitchContext+0xa8>)
 8007474:	2201      	movs	r2, #1
 8007476:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007478:	e040      	b.n	80074fc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800747a:	4b24      	ldr	r3, [pc, #144]	; (800750c <vTaskSwitchContext+0xa8>)
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007480:	4b23      	ldr	r3, [pc, #140]	; (8007510 <vTaskSwitchContext+0xac>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	60fb      	str	r3, [r7, #12]
 8007486:	e00f      	b.n	80074a8 <vTaskSwitchContext+0x44>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d109      	bne.n	80074a2 <vTaskSwitchContext+0x3e>
 800748e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	607b      	str	r3, [r7, #4]
 80074a0:	e7fe      	b.n	80074a0 <vTaskSwitchContext+0x3c>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	60fb      	str	r3, [r7, #12]
 80074a8:	491a      	ldr	r1, [pc, #104]	; (8007514 <vTaskSwitchContext+0xb0>)
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	4613      	mov	r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	440b      	add	r3, r1
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d0e5      	beq.n	8007488 <vTaskSwitchContext+0x24>
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4613      	mov	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	4413      	add	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4a13      	ldr	r2, [pc, #76]	; (8007514 <vTaskSwitchContext+0xb0>)
 80074c8:	4413      	add	r3, r2
 80074ca:	60bb      	str	r3, [r7, #8]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	685a      	ldr	r2, [r3, #4]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	605a      	str	r2, [r3, #4]
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	3308      	adds	r3, #8
 80074de:	429a      	cmp	r2, r3
 80074e0:	d104      	bne.n	80074ec <vTaskSwitchContext+0x88>
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	605a      	str	r2, [r3, #4]
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	4a09      	ldr	r2, [pc, #36]	; (8007518 <vTaskSwitchContext+0xb4>)
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	4a06      	ldr	r2, [pc, #24]	; (8007510 <vTaskSwitchContext+0xac>)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6013      	str	r3, [r2, #0]
}
 80074fc:	bf00      	nop
 80074fe:	3714      	adds	r7, #20
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	20001808 	.word	0x20001808
 800750c:	200017f4 	.word	0x200017f4
 8007510:	200017e8 	.word	0x200017e8
 8007514:	20001310 	.word	0x20001310
 8007518:	2000130c 	.word	0x2000130c

0800751c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d109      	bne.n	8007540 <vTaskPlaceOnEventList+0x24>
 800752c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	e7fe      	b.n	800753e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007540:	4b07      	ldr	r3, [pc, #28]	; (8007560 <vTaskPlaceOnEventList+0x44>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3318      	adds	r3, #24
 8007546:	4619      	mov	r1, r3
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f7fe f8e3 	bl	8005714 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800754e:	2101      	movs	r1, #1
 8007550:	6838      	ldr	r0, [r7, #0]
 8007552:	f000 fd2d 	bl	8007fb0 <prvAddCurrentTaskToDelayedList>
}
 8007556:	bf00      	nop
 8007558:	3710      	adds	r7, #16
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	2000130c 	.word	0x2000130c

08007564 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d109      	bne.n	800758a <vTaskPlaceOnEventListRestricted+0x26>
 8007576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757a:	f383 8811 	msr	BASEPRI, r3
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	f3bf 8f4f 	dsb	sy
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	e7fe      	b.n	8007588 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800758a:	4b0a      	ldr	r3, [pc, #40]	; (80075b4 <vTaskPlaceOnEventListRestricted+0x50>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3318      	adds	r3, #24
 8007590:	4619      	mov	r1, r3
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f7fe f89b 	bl	80056ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800759e:	f04f 33ff 	mov.w	r3, #4294967295
 80075a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	68b8      	ldr	r0, [r7, #8]
 80075a8:	f000 fd02 	bl	8007fb0 <prvAddCurrentTaskToDelayedList>
	}
 80075ac:	bf00      	nop
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	2000130c 	.word	0x2000130c

080075b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d109      	bne.n	80075e2 <xTaskRemoveFromEventList+0x2a>
 80075ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	60fb      	str	r3, [r7, #12]
 80075e0:	e7fe      	b.n	80075e0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	3318      	adds	r3, #24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7fe f8cc 	bl	8005784 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075ec:	4b1d      	ldr	r3, [pc, #116]	; (8007664 <xTaskRemoveFromEventList+0xac>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d11d      	bne.n	8007630 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	3304      	adds	r3, #4
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7fe f8c3 	bl	8005784 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007602:	4b19      	ldr	r3, [pc, #100]	; (8007668 <xTaskRemoveFromEventList+0xb0>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	429a      	cmp	r2, r3
 8007608:	d903      	bls.n	8007612 <xTaskRemoveFromEventList+0x5a>
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800760e:	4a16      	ldr	r2, [pc, #88]	; (8007668 <xTaskRemoveFromEventList+0xb0>)
 8007610:	6013      	str	r3, [r2, #0]
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007616:	4613      	mov	r3, r2
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4413      	add	r3, r2
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4a13      	ldr	r2, [pc, #76]	; (800766c <xTaskRemoveFromEventList+0xb4>)
 8007620:	441a      	add	r2, r3
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	3304      	adds	r3, #4
 8007626:	4619      	mov	r1, r3
 8007628:	4610      	mov	r0, r2
 800762a:	f7fe f850 	bl	80056ce <vListInsertEnd>
 800762e:	e005      	b.n	800763c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	3318      	adds	r3, #24
 8007634:	4619      	mov	r1, r3
 8007636:	480e      	ldr	r0, [pc, #56]	; (8007670 <xTaskRemoveFromEventList+0xb8>)
 8007638:	f7fe f849 	bl	80056ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007640:	4b0c      	ldr	r3, [pc, #48]	; (8007674 <xTaskRemoveFromEventList+0xbc>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007646:	429a      	cmp	r2, r3
 8007648:	d905      	bls.n	8007656 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800764a:	2301      	movs	r3, #1
 800764c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800764e:	4b0a      	ldr	r3, [pc, #40]	; (8007678 <xTaskRemoveFromEventList+0xc0>)
 8007650:	2201      	movs	r2, #1
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	e001      	b.n	800765a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007656:	2300      	movs	r3, #0
 8007658:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800765a:	697b      	ldr	r3, [r7, #20]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3718      	adds	r7, #24
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	20001808 	.word	0x20001808
 8007668:	200017e8 	.word	0x200017e8
 800766c:	20001310 	.word	0x20001310
 8007670:	200017a0 	.word	0x200017a0
 8007674:	2000130c 	.word	0x2000130c
 8007678:	200017f4 	.word	0x200017f4

0800767c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007684:	4b06      	ldr	r3, [pc, #24]	; (80076a0 <vTaskInternalSetTimeOutState+0x24>)
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800768c:	4b05      	ldr	r3, [pc, #20]	; (80076a4 <vTaskInternalSetTimeOutState+0x28>)
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	605a      	str	r2, [r3, #4]
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	200017f8 	.word	0x200017f8
 80076a4:	200017e4 	.word	0x200017e4

080076a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d109      	bne.n	80076cc <xTaskCheckForTimeOut+0x24>
 80076b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076bc:	f383 8811 	msr	BASEPRI, r3
 80076c0:	f3bf 8f6f 	isb	sy
 80076c4:	f3bf 8f4f 	dsb	sy
 80076c8:	613b      	str	r3, [r7, #16]
 80076ca:	e7fe      	b.n	80076ca <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d109      	bne.n	80076e6 <xTaskCheckForTimeOut+0x3e>
 80076d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	60fb      	str	r3, [r7, #12]
 80076e4:	e7fe      	b.n	80076e4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80076e6:	f7fe f95f 	bl	80059a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076ea:	4b1d      	ldr	r3, [pc, #116]	; (8007760 <xTaskCheckForTimeOut+0xb8>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007702:	d102      	bne.n	800770a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007704:	2300      	movs	r3, #0
 8007706:	61fb      	str	r3, [r7, #28]
 8007708:	e023      	b.n	8007752 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	4b15      	ldr	r3, [pc, #84]	; (8007764 <xTaskCheckForTimeOut+0xbc>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d007      	beq.n	8007726 <xTaskCheckForTimeOut+0x7e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	685a      	ldr	r2, [r3, #4]
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	429a      	cmp	r2, r3
 800771e:	d802      	bhi.n	8007726 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007720:	2301      	movs	r3, #1
 8007722:	61fb      	str	r3, [r7, #28]
 8007724:	e015      	b.n	8007752 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	429a      	cmp	r2, r3
 800772e:	d90b      	bls.n	8007748 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	1ad2      	subs	r2, r2, r3
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7ff ff9d 	bl	800767c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007742:	2300      	movs	r3, #0
 8007744:	61fb      	str	r3, [r7, #28]
 8007746:	e004      	b.n	8007752 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	2200      	movs	r2, #0
 800774c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800774e:	2301      	movs	r3, #1
 8007750:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007752:	f7fe f957 	bl	8005a04 <vPortExitCritical>

	return xReturn;
 8007756:	69fb      	ldr	r3, [r7, #28]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3720      	adds	r7, #32
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	200017e4 	.word	0x200017e4
 8007764:	200017f8 	.word	0x200017f8

08007768 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007768:	b480      	push	{r7}
 800776a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800776c:	4b03      	ldr	r3, [pc, #12]	; (800777c <vTaskMissedYield+0x14>)
 800776e:	2201      	movs	r2, #1
 8007770:	601a      	str	r2, [r3, #0]
}
 8007772:	bf00      	nop
 8007774:	46bd      	mov	sp, r7
 8007776:	bc80      	pop	{r7}
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	200017f4 	.word	0x200017f4

08007780 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007788:	f000 f852 	bl	8007830 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800778c:	4b06      	ldr	r3, [pc, #24]	; (80077a8 <prvIdleTask+0x28>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d9f9      	bls.n	8007788 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <prvIdleTask+0x2c>)
 8007796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800779a:	601a      	str	r2, [r3, #0]
 800779c:	f3bf 8f4f 	dsb	sy
 80077a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80077a4:	e7f0      	b.n	8007788 <prvIdleTask+0x8>
 80077a6:	bf00      	nop
 80077a8:	20001310 	.word	0x20001310
 80077ac:	e000ed04 	.word	0xe000ed04

080077b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077b6:	2300      	movs	r3, #0
 80077b8:	607b      	str	r3, [r7, #4]
 80077ba:	e00c      	b.n	80077d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	4613      	mov	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4413      	add	r3, r2
 80077c4:	009b      	lsls	r3, r3, #2
 80077c6:	4a12      	ldr	r2, [pc, #72]	; (8007810 <prvInitialiseTaskLists+0x60>)
 80077c8:	4413      	add	r3, r2
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7fd ff54 	bl	8005678 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	3301      	adds	r3, #1
 80077d4:	607b      	str	r3, [r7, #4]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b37      	cmp	r3, #55	; 0x37
 80077da:	d9ef      	bls.n	80077bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077dc:	480d      	ldr	r0, [pc, #52]	; (8007814 <prvInitialiseTaskLists+0x64>)
 80077de:	f7fd ff4b 	bl	8005678 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077e2:	480d      	ldr	r0, [pc, #52]	; (8007818 <prvInitialiseTaskLists+0x68>)
 80077e4:	f7fd ff48 	bl	8005678 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077e8:	480c      	ldr	r0, [pc, #48]	; (800781c <prvInitialiseTaskLists+0x6c>)
 80077ea:	f7fd ff45 	bl	8005678 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077ee:	480c      	ldr	r0, [pc, #48]	; (8007820 <prvInitialiseTaskLists+0x70>)
 80077f0:	f7fd ff42 	bl	8005678 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80077f4:	480b      	ldr	r0, [pc, #44]	; (8007824 <prvInitialiseTaskLists+0x74>)
 80077f6:	f7fd ff3f 	bl	8005678 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80077fa:	4b0b      	ldr	r3, [pc, #44]	; (8007828 <prvInitialiseTaskLists+0x78>)
 80077fc:	4a05      	ldr	r2, [pc, #20]	; (8007814 <prvInitialiseTaskLists+0x64>)
 80077fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007800:	4b0a      	ldr	r3, [pc, #40]	; (800782c <prvInitialiseTaskLists+0x7c>)
 8007802:	4a05      	ldr	r2, [pc, #20]	; (8007818 <prvInitialiseTaskLists+0x68>)
 8007804:	601a      	str	r2, [r3, #0]
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	20001310 	.word	0x20001310
 8007814:	20001770 	.word	0x20001770
 8007818:	20001784 	.word	0x20001784
 800781c:	200017a0 	.word	0x200017a0
 8007820:	200017b4 	.word	0x200017b4
 8007824:	200017cc 	.word	0x200017cc
 8007828:	20001798 	.word	0x20001798
 800782c:	2000179c 	.word	0x2000179c

08007830 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007836:	e019      	b.n	800786c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007838:	f7fe f8b6 	bl	80059a8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800783c:	4b0f      	ldr	r3, [pc, #60]	; (800787c <prvCheckTasksWaitingTermination+0x4c>)
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	3304      	adds	r3, #4
 8007848:	4618      	mov	r0, r3
 800784a:	f7fd ff9b 	bl	8005784 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800784e:	4b0c      	ldr	r3, [pc, #48]	; (8007880 <prvCheckTasksWaitingTermination+0x50>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3b01      	subs	r3, #1
 8007854:	4a0a      	ldr	r2, [pc, #40]	; (8007880 <prvCheckTasksWaitingTermination+0x50>)
 8007856:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007858:	4b0a      	ldr	r3, [pc, #40]	; (8007884 <prvCheckTasksWaitingTermination+0x54>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3b01      	subs	r3, #1
 800785e:	4a09      	ldr	r2, [pc, #36]	; (8007884 <prvCheckTasksWaitingTermination+0x54>)
 8007860:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007862:	f7fe f8cf 	bl	8005a04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f80e 	bl	8007888 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800786c:	4b05      	ldr	r3, [pc, #20]	; (8007884 <prvCheckTasksWaitingTermination+0x54>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1e1      	bne.n	8007838 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	200017b4 	.word	0x200017b4
 8007880:	200017e0 	.word	0x200017e0
 8007884:	200017c8 	.word	0x200017c8

08007888 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007896:	2b00      	cmp	r3, #0
 8007898:	d108      	bne.n	80078ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fa3a 	bl	8005d18 <vPortFree>
				vPortFree( pxTCB );
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7fe fa37 	bl	8005d18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80078aa:	e017      	b.n	80078dc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d103      	bne.n	80078be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7fe fa2e 	bl	8005d18 <vPortFree>
	}
 80078bc:	e00e      	b.n	80078dc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	d009      	beq.n	80078dc <prvDeleteTCB+0x54>
 80078c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078cc:	f383 8811 	msr	BASEPRI, r3
 80078d0:	f3bf 8f6f 	isb	sy
 80078d4:	f3bf 8f4f 	dsb	sy
 80078d8:	60fb      	str	r3, [r7, #12]
 80078da:	e7fe      	b.n	80078da <prvDeleteTCB+0x52>
	}
 80078dc:	bf00      	nop
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078ea:	4b0e      	ldr	r3, [pc, #56]	; (8007924 <prvResetNextTaskUnblockTime+0x40>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <prvResetNextTaskUnblockTime+0x14>
 80078f4:	2301      	movs	r3, #1
 80078f6:	e000      	b.n	80078fa <prvResetNextTaskUnblockTime+0x16>
 80078f8:	2300      	movs	r3, #0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d004      	beq.n	8007908 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80078fe:	4b0a      	ldr	r3, [pc, #40]	; (8007928 <prvResetNextTaskUnblockTime+0x44>)
 8007900:	f04f 32ff 	mov.w	r2, #4294967295
 8007904:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007906:	e008      	b.n	800791a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007908:	4b06      	ldr	r3, [pc, #24]	; (8007924 <prvResetNextTaskUnblockTime+0x40>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	4a04      	ldr	r2, [pc, #16]	; (8007928 <prvResetNextTaskUnblockTime+0x44>)
 8007918:	6013      	str	r3, [r2, #0]
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	bc80      	pop	{r7}
 8007922:	4770      	bx	lr
 8007924:	20001798 	.word	0x20001798
 8007928:	20001800 	.word	0x20001800

0800792c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007932:	4b0b      	ldr	r3, [pc, #44]	; (8007960 <xTaskGetSchedulerState+0x34>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d102      	bne.n	8007940 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800793a:	2301      	movs	r3, #1
 800793c:	607b      	str	r3, [r7, #4]
 800793e:	e008      	b.n	8007952 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007940:	4b08      	ldr	r3, [pc, #32]	; (8007964 <xTaskGetSchedulerState+0x38>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d102      	bne.n	800794e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007948:	2302      	movs	r3, #2
 800794a:	607b      	str	r3, [r7, #4]
 800794c:	e001      	b.n	8007952 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800794e:	2300      	movs	r3, #0
 8007950:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007952:	687b      	ldr	r3, [r7, #4]
	}
 8007954:	4618      	mov	r0, r3
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	bc80      	pop	{r7}
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	200017ec 	.word	0x200017ec
 8007964:	20001808 	.word	0x20001808

08007968 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007974:	2300      	movs	r3, #0
 8007976:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d056      	beq.n	8007a2c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007982:	4b2d      	ldr	r3, [pc, #180]	; (8007a38 <xTaskPriorityInherit+0xd0>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007988:	429a      	cmp	r2, r3
 800798a:	d246      	bcs.n	8007a1a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	2b00      	cmp	r3, #0
 8007992:	db06      	blt.n	80079a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007994:	4b28      	ldr	r3, [pc, #160]	; (8007a38 <xTaskPriorityInherit+0xd0>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800799a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	6959      	ldr	r1, [r3, #20]
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4a22      	ldr	r2, [pc, #136]	; (8007a3c <xTaskPriorityInherit+0xd4>)
 80079b4:	4413      	add	r3, r2
 80079b6:	4299      	cmp	r1, r3
 80079b8:	d101      	bne.n	80079be <xTaskPriorityInherit+0x56>
 80079ba:	2301      	movs	r3, #1
 80079bc:	e000      	b.n	80079c0 <xTaskPriorityInherit+0x58>
 80079be:	2300      	movs	r3, #0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d022      	beq.n	8007a0a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	3304      	adds	r3, #4
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7fd fedb 	bl	8005784 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80079ce:	4b1a      	ldr	r3, [pc, #104]	; (8007a38 <xTaskPriorityInherit+0xd0>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079dc:	4b18      	ldr	r3, [pc, #96]	; (8007a40 <xTaskPriorityInherit+0xd8>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d903      	bls.n	80079ec <xTaskPriorityInherit+0x84>
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e8:	4a15      	ldr	r2, [pc, #84]	; (8007a40 <xTaskPriorityInherit+0xd8>)
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079f0:	4613      	mov	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4a10      	ldr	r2, [pc, #64]	; (8007a3c <xTaskPriorityInherit+0xd4>)
 80079fa:	441a      	add	r2, r3
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	3304      	adds	r3, #4
 8007a00:	4619      	mov	r1, r3
 8007a02:	4610      	mov	r0, r2
 8007a04:	f7fd fe63 	bl	80056ce <vListInsertEnd>
 8007a08:	e004      	b.n	8007a14 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a0a:	4b0b      	ldr	r3, [pc, #44]	; (8007a38 <xTaskPriorityInherit+0xd0>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a14:	2301      	movs	r3, #1
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	e008      	b.n	8007a2c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a1e:	4b06      	ldr	r3, [pc, #24]	; (8007a38 <xTaskPriorityInherit+0xd0>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d201      	bcs.n	8007a2c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
	}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	2000130c 	.word	0x2000130c
 8007a3c:	20001310 	.word	0x20001310
 8007a40:	200017e8 	.word	0x200017e8

08007a44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a50:	2300      	movs	r3, #0
 8007a52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d054      	beq.n	8007b04 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a5a:	4b2d      	ldr	r3, [pc, #180]	; (8007b10 <xTaskPriorityDisinherit+0xcc>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d009      	beq.n	8007a78 <xTaskPriorityDisinherit+0x34>
 8007a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	60fb      	str	r3, [r7, #12]
 8007a76:	e7fe      	b.n	8007a76 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d109      	bne.n	8007a94 <xTaskPriorityDisinherit+0x50>
 8007a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a84:	f383 8811 	msr	BASEPRI, r3
 8007a88:	f3bf 8f6f 	isb	sy
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	60bb      	str	r3, [r7, #8]
 8007a92:	e7fe      	b.n	8007a92 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a98:	1e5a      	subs	r2, r3, #1
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d02c      	beq.n	8007b04 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d128      	bne.n	8007b04 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	3304      	adds	r3, #4
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fd fe64 	bl	8005784 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad4:	4b0f      	ldr	r3, [pc, #60]	; (8007b14 <xTaskPriorityDisinherit+0xd0>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d903      	bls.n	8007ae4 <xTaskPriorityDisinherit+0xa0>
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae0:	4a0c      	ldr	r2, [pc, #48]	; (8007b14 <xTaskPriorityDisinherit+0xd0>)
 8007ae2:	6013      	str	r3, [r2, #0]
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae8:	4613      	mov	r3, r2
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4413      	add	r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	4a09      	ldr	r2, [pc, #36]	; (8007b18 <xTaskPriorityDisinherit+0xd4>)
 8007af2:	441a      	add	r2, r3
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	3304      	adds	r3, #4
 8007af8:	4619      	mov	r1, r3
 8007afa:	4610      	mov	r0, r2
 8007afc:	f7fd fde7 	bl	80056ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b00:	2301      	movs	r3, #1
 8007b02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b04:	697b      	ldr	r3, [r7, #20]
	}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3718      	adds	r7, #24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	2000130c 	.word	0x2000130c
 8007b14:	200017e8 	.word	0x200017e8
 8007b18:	20001310 	.word	0x20001310

08007b1c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b088      	sub	sp, #32
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d06d      	beq.n	8007c10 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d109      	bne.n	8007b50 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8007b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	e7fe      	b.n	8007b4e <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d202      	bcs.n	8007b60 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	61fb      	str	r3, [r7, #28]
 8007b5e:	e002      	b.n	8007b66 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b64:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d04f      	beq.n	8007c10 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d14a      	bne.n	8007c10 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007b7a:	4b27      	ldr	r3, [pc, #156]	; (8007c18 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d109      	bne.n	8007b98 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	60bb      	str	r3, [r7, #8]
 8007b96:	e7fe      	b.n	8007b96 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b9c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	69fa      	ldr	r2, [r7, #28]
 8007ba2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	db04      	blt.n	8007bb6 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	6959      	ldr	r1, [r3, #20]
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	4413      	add	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4a15      	ldr	r2, [pc, #84]	; (8007c1c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007bc6:	4413      	add	r3, r2
 8007bc8:	4299      	cmp	r1, r3
 8007bca:	d101      	bne.n	8007bd0 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e000      	b.n	8007bd2 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d01c      	beq.n	8007c10 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	3304      	adds	r3, #4
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f7fd fdd2 	bl	8005784 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be4:	4b0e      	ldr	r3, [pc, #56]	; (8007c20 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d903      	bls.n	8007bf4 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf0:	4a0b      	ldr	r2, [pc, #44]	; (8007c20 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4a06      	ldr	r2, [pc, #24]	; (8007c1c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c02:	441a      	add	r2, r3
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	3304      	adds	r3, #4
 8007c08:	4619      	mov	r1, r3
 8007c0a:	4610      	mov	r0, r2
 8007c0c:	f7fd fd5f 	bl	80056ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c10:	bf00      	nop
 8007c12:	3720      	adds	r7, #32
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	2000130c 	.word	0x2000130c
 8007c1c:	20001310 	.word	0x20001310
 8007c20:	200017e8 	.word	0x200017e8

08007c24 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007c28:	4b07      	ldr	r3, [pc, #28]	; (8007c48 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d004      	beq.n	8007c3a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007c30:	4b05      	ldr	r3, [pc, #20]	; (8007c48 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007c36:	3201      	adds	r2, #1
 8007c38:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007c3a:	4b03      	ldr	r3, [pc, #12]	; (8007c48 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
	}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	2000130c 	.word	0x2000130c

08007c4c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007c56:	f7fd fea7 	bl	80059a8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007c5a:	4b1e      	ldr	r3, [pc, #120]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d113      	bne.n	8007c8c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007c64:	4b1b      	ldr	r3, [pc, #108]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00b      	beq.n	8007c8c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c74:	2101      	movs	r1, #1
 8007c76:	6838      	ldr	r0, [r7, #0]
 8007c78:	f000 f99a 	bl	8007fb0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007c7c:	4b16      	ldr	r3, [pc, #88]	; (8007cd8 <ulTaskNotifyTake+0x8c>)
 8007c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007c8c:	f7fd feba 	bl	8005a04 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007c90:	f7fd fe8a 	bl	80059a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007c94:	4b0f      	ldr	r3, [pc, #60]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c9a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00c      	beq.n	8007cbc <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d004      	beq.n	8007cb2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007ca8:	4b0a      	ldr	r3, [pc, #40]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2200      	movs	r2, #0
 8007cae:	655a      	str	r2, [r3, #84]	; 0x54
 8007cb0:	e004      	b.n	8007cbc <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007cb2:	4b08      	ldr	r3, [pc, #32]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	3a01      	subs	r2, #1
 8007cba:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007cbc:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <ulTaskNotifyTake+0x88>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8007cc6:	f7fd fe9d 	bl	8005a04 <vPortExitCritical>

		return ulReturn;
 8007cca:	68fb      	ldr	r3, [r7, #12]
	}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	2000130c 	.word	0x2000130c
 8007cd8:	e000ed04 	.word	0xe000ed04

08007cdc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b08a      	sub	sp, #40	; 0x28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	603b      	str	r3, [r7, #0]
 8007ce8:	4613      	mov	r3, r2
 8007cea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007cec:	2301      	movs	r3, #1
 8007cee:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d109      	bne.n	8007d0a <xTaskGenericNotify+0x2e>
 8007cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	61bb      	str	r3, [r7, #24]
 8007d08:	e7fe      	b.n	8007d08 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007d0e:	f7fd fe4b 	bl	80059a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d003      	beq.n	8007d20 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007d18:	6a3b      	ldr	r3, [r7, #32]
 8007d1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007d26:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007d28:	6a3b      	ldr	r3, [r7, #32]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	d827      	bhi.n	8007d86 <xTaskGenericNotify+0xaa>
 8007d36:	a201      	add	r2, pc, #4	; (adr r2, 8007d3c <xTaskGenericNotify+0x60>)
 8007d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3c:	08007d87 	.word	0x08007d87
 8007d40:	08007d51 	.word	0x08007d51
 8007d44:	08007d5f 	.word	0x08007d5f
 8007d48:	08007d6b 	.word	0x08007d6b
 8007d4c:	08007d73 	.word	0x08007d73
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007d50:	6a3b      	ldr	r3, [r7, #32]
 8007d52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	431a      	orrs	r2, r3
 8007d58:	6a3b      	ldr	r3, [r7, #32]
 8007d5a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007d5c:	e013      	b.n	8007d86 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007d5e:	6a3b      	ldr	r3, [r7, #32]
 8007d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d62:	1c5a      	adds	r2, r3, #1
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007d68:	e00d      	b.n	8007d86 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007d6a:	6a3b      	ldr	r3, [r7, #32]
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007d70:	e009      	b.n	8007d86 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007d72:	7ffb      	ldrb	r3, [r7, #31]
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d003      	beq.n	8007d80 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007d78:	6a3b      	ldr	r3, [r7, #32]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007d7e:	e001      	b.n	8007d84 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 8007d80:	2300      	movs	r3, #0
 8007d82:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8007d84:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007d86:	7ffb      	ldrb	r3, [r7, #31]
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d139      	bne.n	8007e00 <xTaskGenericNotify+0x124>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d8c:	6a3b      	ldr	r3, [r7, #32]
 8007d8e:	3304      	adds	r3, #4
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fd fcf7 	bl	8005784 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007d96:	6a3b      	ldr	r3, [r7, #32]
 8007d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d9a:	4b1d      	ldr	r3, [pc, #116]	; (8007e10 <xTaskGenericNotify+0x134>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d903      	bls.n	8007daa <xTaskGenericNotify+0xce>
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da6:	4a1a      	ldr	r2, [pc, #104]	; (8007e10 <xTaskGenericNotify+0x134>)
 8007da8:	6013      	str	r3, [r2, #0]
 8007daa:	6a3b      	ldr	r3, [r7, #32]
 8007dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dae:	4613      	mov	r3, r2
 8007db0:	009b      	lsls	r3, r3, #2
 8007db2:	4413      	add	r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	4a17      	ldr	r2, [pc, #92]	; (8007e14 <xTaskGenericNotify+0x138>)
 8007db8:	441a      	add	r2, r3
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	3304      	adds	r3, #4
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	4610      	mov	r0, r2
 8007dc2:	f7fd fc84 	bl	80056ce <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d009      	beq.n	8007de2 <xTaskGenericNotify+0x106>
 8007dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd2:	f383 8811 	msr	BASEPRI, r3
 8007dd6:	f3bf 8f6f 	isb	sy
 8007dda:	f3bf 8f4f 	dsb	sy
 8007dde:	617b      	str	r3, [r7, #20]
 8007de0:	e7fe      	b.n	8007de0 <xTaskGenericNotify+0x104>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007de2:	6a3b      	ldr	r3, [r7, #32]
 8007de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007de6:	4b0c      	ldr	r3, [pc, #48]	; (8007e18 <xTaskGenericNotify+0x13c>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d907      	bls.n	8007e00 <xTaskGenericNotify+0x124>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007df0:	4b0a      	ldr	r3, [pc, #40]	; (8007e1c <xTaskGenericNotify+0x140>)
 8007df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007df6:	601a      	str	r2, [r3, #0]
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007e00:	f7fd fe00 	bl	8005a04 <vPortExitCritical>

		return xReturn;
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3728      	adds	r7, #40	; 0x28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	200017e8 	.word	0x200017e8
 8007e14:	20001310 	.word	0x20001310
 8007e18:	2000130c 	.word	0x2000130c
 8007e1c:	e000ed04 	.word	0xe000ed04

08007e20 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b08e      	sub	sp, #56	; 0x38
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	603b      	str	r3, [r7, #0]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007e30:	2301      	movs	r3, #1
 8007e32:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d109      	bne.n	8007e4e <xTaskGenericNotifyFromISR+0x2e>
 8007e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	627b      	str	r3, [r7, #36]	; 0x24
 8007e4c:	e7fe      	b.n	8007e4c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e4e:	f7fd fe65 	bl	8005b1c <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8007e56:	f3ef 8211 	mrs	r2, BASEPRI
 8007e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	623a      	str	r2, [r7, #32]
 8007e6c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007e6e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e70:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d003      	beq.n	8007e80 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8007e92:	79fb      	ldrb	r3, [r7, #7]
 8007e94:	2b04      	cmp	r3, #4
 8007e96:	d829      	bhi.n	8007eec <xTaskGenericNotifyFromISR+0xcc>
 8007e98:	a201      	add	r2, pc, #4	; (adr r2, 8007ea0 <xTaskGenericNotifyFromISR+0x80>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	08007eed 	.word	0x08007eed
 8007ea4:	08007eb5 	.word	0x08007eb5
 8007ea8:	08007ec3 	.word	0x08007ec3
 8007eac:	08007ecf 	.word	0x08007ecf
 8007eb0:	08007ed7 	.word	0x08007ed7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ebe:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007ec0:	e014      	b.n	8007eec <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec6:	1c5a      	adds	r2, r3, #1
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eca:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007ecc:	e00e      	b.n	8007eec <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8007ed4:	e00a      	b.n	8007eec <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007ed6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d003      	beq.n	8007ee6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007ee4:	e001      	b.n	8007eea <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8007eea:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007eec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d146      	bne.n	8007f82 <xTaskGenericNotifyFromISR+0x162>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d009      	beq.n	8007f10 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8007efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	e7fe      	b.n	8007f0e <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f10:	4b21      	ldr	r3, [pc, #132]	; (8007f98 <xTaskGenericNotifyFromISR+0x178>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d11d      	bne.n	8007f54 <xTaskGenericNotifyFromISR+0x134>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1a:	3304      	adds	r3, #4
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7fd fc31 	bl	8005784 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f26:	4b1d      	ldr	r3, [pc, #116]	; (8007f9c <xTaskGenericNotifyFromISR+0x17c>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d903      	bls.n	8007f36 <xTaskGenericNotifyFromISR+0x116>
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f32:	4a1a      	ldr	r2, [pc, #104]	; (8007f9c <xTaskGenericNotifyFromISR+0x17c>)
 8007f34:	6013      	str	r3, [r2, #0]
 8007f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	4a17      	ldr	r2, [pc, #92]	; (8007fa0 <xTaskGenericNotifyFromISR+0x180>)
 8007f44:	441a      	add	r2, r3
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	3304      	adds	r3, #4
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	f7fd fbbe 	bl	80056ce <vListInsertEnd>
 8007f52:	e005      	b.n	8007f60 <xTaskGenericNotifyFromISR+0x140>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	3318      	adds	r3, #24
 8007f58:	4619      	mov	r1, r3
 8007f5a:	4812      	ldr	r0, [pc, #72]	; (8007fa4 <xTaskGenericNotifyFromISR+0x184>)
 8007f5c:	f7fd fbb7 	bl	80056ce <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f64:	4b10      	ldr	r3, [pc, #64]	; (8007fa8 <xTaskGenericNotifyFromISR+0x188>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d909      	bls.n	8007f82 <xTaskGenericNotifyFromISR+0x162>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d003      	beq.n	8007f7c <xTaskGenericNotifyFromISR+0x15c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007f74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f76:	2201      	movs	r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
 8007f7a:	e002      	b.n	8007f82 <xTaskGenericNotifyFromISR+0x162>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8007f7c:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <xTaskGenericNotifyFromISR+0x18c>)
 8007f7e:	2201      	movs	r2, #1
 8007f80:	601a      	str	r2, [r3, #0]
 8007f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f84:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3738      	adds	r7, #56	; 0x38
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	20001808 	.word	0x20001808
 8007f9c:	200017e8 	.word	0x200017e8
 8007fa0:	20001310 	.word	0x20001310
 8007fa4:	200017a0 	.word	0x200017a0
 8007fa8:	2000130c 	.word	0x2000130c
 8007fac:	200017f4 	.word	0x200017f4

08007fb0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007fba:	4b21      	ldr	r3, [pc, #132]	; (8008040 <prvAddCurrentTaskToDelayedList+0x90>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fc0:	4b20      	ldr	r3, [pc, #128]	; (8008044 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7fd fbdc 	bl	8005784 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd2:	d10a      	bne.n	8007fea <prvAddCurrentTaskToDelayedList+0x3a>
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d007      	beq.n	8007fea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fda:	4b1a      	ldr	r3, [pc, #104]	; (8008044 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	3304      	adds	r3, #4
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	4819      	ldr	r0, [pc, #100]	; (8008048 <prvAddCurrentTaskToDelayedList+0x98>)
 8007fe4:	f7fd fb73 	bl	80056ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007fe8:	e026      	b.n	8008038 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007fea:	68fa      	ldr	r2, [r7, #12]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	4413      	add	r3, r2
 8007ff0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ff2:	4b14      	ldr	r3, [pc, #80]	; (8008044 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ffa:	68ba      	ldr	r2, [r7, #8]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d209      	bcs.n	8008016 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008002:	4b12      	ldr	r3, [pc, #72]	; (800804c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	4b0f      	ldr	r3, [pc, #60]	; (8008044 <prvAddCurrentTaskToDelayedList+0x94>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3304      	adds	r3, #4
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f7fd fb80 	bl	8005714 <vListInsert>
}
 8008014:	e010      	b.n	8008038 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008016:	4b0e      	ldr	r3, [pc, #56]	; (8008050 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	4b0a      	ldr	r3, [pc, #40]	; (8008044 <prvAddCurrentTaskToDelayedList+0x94>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	3304      	adds	r3, #4
 8008020:	4619      	mov	r1, r3
 8008022:	4610      	mov	r0, r2
 8008024:	f7fd fb76 	bl	8005714 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008028:	4b0a      	ldr	r3, [pc, #40]	; (8008054 <prvAddCurrentTaskToDelayedList+0xa4>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	429a      	cmp	r2, r3
 8008030:	d202      	bcs.n	8008038 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008032:	4a08      	ldr	r2, [pc, #32]	; (8008054 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	6013      	str	r3, [r2, #0]
}
 8008038:	bf00      	nop
 800803a:	3710      	adds	r7, #16
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	200017e4 	.word	0x200017e4
 8008044:	2000130c 	.word	0x2000130c
 8008048:	200017cc 	.word	0x200017cc
 800804c:	2000179c 	.word	0x2000179c
 8008050:	20001798 	.word	0x20001798
 8008054:	20001800 	.word	0x20001800

08008058 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b08a      	sub	sp, #40	; 0x28
 800805c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800805e:	2300      	movs	r3, #0
 8008060:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008062:	f000 fb15 	bl	8008690 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008066:	4b1c      	ldr	r3, [pc, #112]	; (80080d8 <xTimerCreateTimerTask+0x80>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d021      	beq.n	80080b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008072:	2300      	movs	r3, #0
 8008074:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008076:	1d3a      	adds	r2, r7, #4
 8008078:	f107 0108 	add.w	r1, r7, #8
 800807c:	f107 030c 	add.w	r3, r7, #12
 8008080:	4618      	mov	r0, r3
 8008082:	f7fd fadf 	bl	8005644 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	9202      	str	r2, [sp, #8]
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	2302      	movs	r3, #2
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	2300      	movs	r3, #0
 8008096:	460a      	mov	r2, r1
 8008098:	4910      	ldr	r1, [pc, #64]	; (80080dc <xTimerCreateTimerTask+0x84>)
 800809a:	4811      	ldr	r0, [pc, #68]	; (80080e0 <xTimerCreateTimerTask+0x88>)
 800809c:	f7fe fe2e 	bl	8006cfc <xTaskCreateStatic>
 80080a0:	4602      	mov	r2, r0
 80080a2:	4b10      	ldr	r3, [pc, #64]	; (80080e4 <xTimerCreateTimerTask+0x8c>)
 80080a4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80080a6:	4b0f      	ldr	r3, [pc, #60]	; (80080e4 <xTimerCreateTimerTask+0x8c>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80080ae:	2301      	movs	r3, #1
 80080b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d109      	bne.n	80080cc <xTimerCreateTimerTask+0x74>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	613b      	str	r3, [r7, #16]
 80080ca:	e7fe      	b.n	80080ca <xTimerCreateTimerTask+0x72>
	return xReturn;
 80080cc:	697b      	ldr	r3, [r7, #20]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3718      	adds	r7, #24
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	2000183c 	.word	0x2000183c
 80080dc:	08008878 	.word	0x08008878
 80080e0:	080082a5 	.word	0x080082a5
 80080e4:	20001840 	.word	0x20001840

080080e8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b088      	sub	sp, #32
 80080ec:	af02      	add	r7, sp, #8
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80080f6:	2030      	movs	r0, #48	; 0x30
 80080f8:	f7fd fd4c 	bl	8005b94 <pvPortMalloc>
 80080fc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00d      	beq.n	8008120 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	68b9      	ldr	r1, [r7, #8]
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f000 f809 	bl	800812a <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2200      	movs	r2, #0
 800811c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008120:	697b      	ldr	r3, [r7, #20]
	}
 8008122:	4618      	mov	r0, r3
 8008124:	3718      	adds	r7, #24
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b086      	sub	sp, #24
 800812e:	af00      	add	r7, sp, #0
 8008130:	60f8      	str	r0, [r7, #12]
 8008132:	60b9      	str	r1, [r7, #8]
 8008134:	607a      	str	r2, [r7, #4]
 8008136:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d109      	bne.n	8008152 <prvInitialiseNewTimer+0x28>
 800813e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	617b      	str	r3, [r7, #20]
 8008150:	e7fe      	b.n	8008150 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8008152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008154:	2b00      	cmp	r3, #0
 8008156:	d015      	beq.n	8008184 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008158:	f000 fa9a 	bl	8008690 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008176:	6a3a      	ldr	r2, [r7, #32]
 8008178:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	3304      	adds	r3, #4
 800817e:	4618      	mov	r0, r3
 8008180:	f7fd fa99 	bl	80056b6 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008184:	bf00      	nop
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	; 0x28
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
 8008198:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800819a:	2300      	movs	r3, #0
 800819c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d109      	bne.n	80081b8 <xTimerGenericCommand+0x2c>
 80081a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a8:	f383 8811 	msr	BASEPRI, r3
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	623b      	str	r3, [r7, #32]
 80081b6:	e7fe      	b.n	80081b6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80081b8:	4b19      	ldr	r3, [pc, #100]	; (8008220 <xTimerGenericCommand+0x94>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d02a      	beq.n	8008216 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2b05      	cmp	r3, #5
 80081d0:	dc18      	bgt.n	8008204 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80081d2:	f7ff fbab 	bl	800792c <xTaskGetSchedulerState>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d109      	bne.n	80081f0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80081dc:	4b10      	ldr	r3, [pc, #64]	; (8008220 <xTimerGenericCommand+0x94>)
 80081de:	6818      	ldr	r0, [r3, #0]
 80081e0:	f107 0110 	add.w	r1, r7, #16
 80081e4:	2300      	movs	r3, #0
 80081e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081e8:	f7fe f848 	bl	800627c <xQueueGenericSend>
 80081ec:	6278      	str	r0, [r7, #36]	; 0x24
 80081ee:	e012      	b.n	8008216 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081f0:	4b0b      	ldr	r3, [pc, #44]	; (8008220 <xTimerGenericCommand+0x94>)
 80081f2:	6818      	ldr	r0, [r3, #0]
 80081f4:	f107 0110 	add.w	r1, r7, #16
 80081f8:	2300      	movs	r3, #0
 80081fa:	2200      	movs	r2, #0
 80081fc:	f7fe f83e 	bl	800627c <xQueueGenericSend>
 8008200:	6278      	str	r0, [r7, #36]	; 0x24
 8008202:	e008      	b.n	8008216 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008204:	4b06      	ldr	r3, [pc, #24]	; (8008220 <xTimerGenericCommand+0x94>)
 8008206:	6818      	ldr	r0, [r3, #0]
 8008208:	f107 0110 	add.w	r1, r7, #16
 800820c:	2300      	movs	r3, #0
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	f7fe f92e 	bl	8006470 <xQueueGenericSendFromISR>
 8008214:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008218:	4618      	mov	r0, r3
 800821a:	3728      	adds	r7, #40	; 0x28
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	2000183c 	.word	0x2000183c

08008224 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b088      	sub	sp, #32
 8008228:	af02      	add	r7, sp, #8
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800822e:	4b1c      	ldr	r3, [pc, #112]	; (80082a0 <prvProcessExpiredTimer+0x7c>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	3304      	adds	r3, #4
 800823c:	4618      	mov	r0, r3
 800823e:	f7fd faa1 	bl	8005784 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	69db      	ldr	r3, [r3, #28]
 8008246:	2b01      	cmp	r3, #1
 8008248:	d121      	bne.n	800828e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	699a      	ldr	r2, [r3, #24]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	18d1      	adds	r1, r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	683a      	ldr	r2, [r7, #0]
 8008256:	6978      	ldr	r0, [r7, #20]
 8008258:	f000 f8c8 	bl	80083ec <prvInsertTimerInActiveList>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d015      	beq.n	800828e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008262:	2300      	movs	r3, #0
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	2300      	movs	r3, #0
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	2100      	movs	r1, #0
 800826c:	6978      	ldr	r0, [r7, #20]
 800826e:	f7ff ff8d 	bl	800818c <xTimerGenericCommand>
 8008272:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d109      	bne.n	800828e <prvProcessExpiredTimer+0x6a>
 800827a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827e:	f383 8811 	msr	BASEPRI, r3
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	f3bf 8f4f 	dsb	sy
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	e7fe      	b.n	800828c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	6978      	ldr	r0, [r7, #20]
 8008294:	4798      	blx	r3
}
 8008296:	bf00      	nop
 8008298:	3718      	adds	r7, #24
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	20001834 	.word	0x20001834

080082a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082ac:	f107 0308 	add.w	r3, r7, #8
 80082b0:	4618      	mov	r0, r3
 80082b2:	f000 f857 	bl	8008364 <prvGetNextExpireTime>
 80082b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	4619      	mov	r1, r3
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f000 f803 	bl	80082c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80082c2:	f000 f8d5 	bl	8008470 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082c6:	e7f1      	b.n	80082ac <prvTimerTask+0x8>

080082c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80082d2:	f7fe ff3f 	bl	8007154 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80082d6:	f107 0308 	add.w	r3, r7, #8
 80082da:	4618      	mov	r0, r3
 80082dc:	f000 f866 	bl	80083ac <prvSampleTimeNow>
 80082e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d130      	bne.n	800834a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10a      	bne.n	8008304 <prvProcessTimerOrBlockTask+0x3c>
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d806      	bhi.n	8008304 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082f6:	f7fe ff3b 	bl	8007170 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7ff ff91 	bl	8008224 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008302:	e024      	b.n	800834e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d008      	beq.n	800831c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800830a:	4b13      	ldr	r3, [pc, #76]	; (8008358 <prvProcessTimerOrBlockTask+0x90>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	bf0c      	ite	eq
 8008314:	2301      	moveq	r3, #1
 8008316:	2300      	movne	r3, #0
 8008318:	b2db      	uxtb	r3, r3
 800831a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800831c:	4b0f      	ldr	r3, [pc, #60]	; (800835c <prvProcessTimerOrBlockTask+0x94>)
 800831e:	6818      	ldr	r0, [r3, #0]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	4619      	mov	r1, r3
 800832a:	f7fe fcb3 	bl	8006c94 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800832e:	f7fe ff1f 	bl	8007170 <xTaskResumeAll>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10a      	bne.n	800834e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008338:	4b09      	ldr	r3, [pc, #36]	; (8008360 <prvProcessTimerOrBlockTask+0x98>)
 800833a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	f3bf 8f4f 	dsb	sy
 8008344:	f3bf 8f6f 	isb	sy
}
 8008348:	e001      	b.n	800834e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800834a:	f7fe ff11 	bl	8007170 <xTaskResumeAll>
}
 800834e:	bf00      	nop
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	20001838 	.word	0x20001838
 800835c:	2000183c 	.word	0x2000183c
 8008360:	e000ed04 	.word	0xe000ed04

08008364 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800836c:	4b0e      	ldr	r3, [pc, #56]	; (80083a8 <prvGetNextExpireTime+0x44>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	bf0c      	ite	eq
 8008376:	2301      	moveq	r3, #1
 8008378:	2300      	movne	r3, #0
 800837a:	b2db      	uxtb	r3, r3
 800837c:	461a      	mov	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d105      	bne.n	8008396 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800838a:	4b07      	ldr	r3, [pc, #28]	; (80083a8 <prvGetNextExpireTime+0x44>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	60fb      	str	r3, [r7, #12]
 8008394:	e001      	b.n	800839a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800839a:	68fb      	ldr	r3, [r7, #12]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bc80      	pop	{r7}
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	20001834 	.word	0x20001834

080083ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80083b4:	f7fe ff78 	bl	80072a8 <xTaskGetTickCount>
 80083b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80083ba:	4b0b      	ldr	r3, [pc, #44]	; (80083e8 <prvSampleTimeNow+0x3c>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d205      	bcs.n	80083d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80083c4:	f000 f904 	bl	80085d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	601a      	str	r2, [r3, #0]
 80083ce:	e002      	b.n	80083d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80083d6:	4a04      	ldr	r2, [pc, #16]	; (80083e8 <prvSampleTimeNow+0x3c>)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083dc:	68fb      	ldr	r3, [r7, #12]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	20001844 	.word	0x20001844

080083ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
 80083f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083fa:	2300      	movs	r3, #0
 80083fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	68fa      	ldr	r2, [r7, #12]
 8008408:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800840a:	68ba      	ldr	r2, [r7, #8]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	429a      	cmp	r2, r3
 8008410:	d812      	bhi.n	8008438 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	1ad2      	subs	r2, r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	699b      	ldr	r3, [r3, #24]
 800841c:	429a      	cmp	r2, r3
 800841e:	d302      	bcc.n	8008426 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008420:	2301      	movs	r3, #1
 8008422:	617b      	str	r3, [r7, #20]
 8008424:	e01b      	b.n	800845e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008426:	4b10      	ldr	r3, [pc, #64]	; (8008468 <prvInsertTimerInActiveList+0x7c>)
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	3304      	adds	r3, #4
 800842e:	4619      	mov	r1, r3
 8008430:	4610      	mov	r0, r2
 8008432:	f7fd f96f 	bl	8005714 <vListInsert>
 8008436:	e012      	b.n	800845e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	429a      	cmp	r2, r3
 800843e:	d206      	bcs.n	800844e <prvInsertTimerInActiveList+0x62>
 8008440:	68ba      	ldr	r2, [r7, #8]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	429a      	cmp	r2, r3
 8008446:	d302      	bcc.n	800844e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008448:	2301      	movs	r3, #1
 800844a:	617b      	str	r3, [r7, #20]
 800844c:	e007      	b.n	800845e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800844e:	4b07      	ldr	r3, [pc, #28]	; (800846c <prvInsertTimerInActiveList+0x80>)
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	3304      	adds	r3, #4
 8008456:	4619      	mov	r1, r3
 8008458:	4610      	mov	r0, r2
 800845a:	f7fd f95b 	bl	8005714 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800845e:	697b      	ldr	r3, [r7, #20]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3718      	adds	r7, #24
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	20001838 	.word	0x20001838
 800846c:	20001834 	.word	0x20001834

08008470 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b08e      	sub	sp, #56	; 0x38
 8008474:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008476:	e099      	b.n	80085ac <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	da17      	bge.n	80084ae <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800847e:	1d3b      	adds	r3, r7, #4
 8008480:	3304      	adds	r3, #4
 8008482:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008486:	2b00      	cmp	r3, #0
 8008488:	d109      	bne.n	800849e <prvProcessReceivedCommands+0x2e>
 800848a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	61fb      	str	r3, [r7, #28]
 800849c:	e7fe      	b.n	800849c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800849e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084a4:	6850      	ldr	r0, [r2, #4]
 80084a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084a8:	6892      	ldr	r2, [r2, #8]
 80084aa:	4611      	mov	r1, r2
 80084ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	db7b      	blt.n	80085ac <prvProcessReceivedCommands+0x13c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80084b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ba:	695b      	ldr	r3, [r3, #20]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d004      	beq.n	80084ca <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c2:	3304      	adds	r3, #4
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7fd f95d 	bl	8005784 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084ca:	463b      	mov	r3, r7
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7ff ff6d 	bl	80083ac <prvSampleTimeNow>
 80084d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2b09      	cmp	r3, #9
 80084d8:	d867      	bhi.n	80085aa <prvProcessReceivedCommands+0x13a>
 80084da:	a201      	add	r2, pc, #4	; (adr r2, 80084e0 <prvProcessReceivedCommands+0x70>)
 80084dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e0:	08008509 	.word	0x08008509
 80084e4:	08008509 	.word	0x08008509
 80084e8:	08008509 	.word	0x08008509
 80084ec:	080085ad 	.word	0x080085ad
 80084f0:	08008563 	.word	0x08008563
 80084f4:	08008599 	.word	0x08008599
 80084f8:	08008509 	.word	0x08008509
 80084fc:	08008509 	.word	0x08008509
 8008500:	080085ad 	.word	0x080085ad
 8008504:	08008563 	.word	0x08008563
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008508:	68ba      	ldr	r2, [r7, #8]
 800850a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	18d1      	adds	r1, r2, r3
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008514:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008516:	f7ff ff69 	bl	80083ec <prvInsertTimerInActiveList>
 800851a:	4603      	mov	r3, r0
 800851c:	2b00      	cmp	r3, #0
 800851e:	d045      	beq.n	80085ac <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008526:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852a:	69db      	ldr	r3, [r3, #28]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d13d      	bne.n	80085ac <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	441a      	add	r2, r3
 8008538:	2300      	movs	r3, #0
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	2300      	movs	r3, #0
 800853e:	2100      	movs	r1, #0
 8008540:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008542:	f7ff fe23 	bl	800818c <xTimerGenericCommand>
 8008546:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008548:	6a3b      	ldr	r3, [r7, #32]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d12e      	bne.n	80085ac <prvProcessReceivedCommands+0x13c>
 800854e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	61bb      	str	r3, [r7, #24]
 8008560:	e7fe      	b.n	8008560 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008562:	68ba      	ldr	r2, [r7, #8]
 8008564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008566:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800856a:	699b      	ldr	r3, [r3, #24]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d109      	bne.n	8008584 <prvProcessReceivedCommands+0x114>
 8008570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008574:	f383 8811 	msr	BASEPRI, r3
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	f3bf 8f4f 	dsb	sy
 8008580:	617b      	str	r3, [r7, #20]
 8008582:	e7fe      	b.n	8008582 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008586:	699a      	ldr	r2, [r3, #24]
 8008588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858a:	18d1      	adds	r1, r2, r3
 800858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008590:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008592:	f7ff ff2b 	bl	80083ec <prvInsertTimerInActiveList>
					break;
 8008596:	e009      	b.n	80085ac <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d104      	bne.n	80085ac <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80085a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085a4:	f7fd fbb8 	bl	8005d18 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085a8:	e000      	b.n	80085ac <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
 80085aa:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085ac:	4b07      	ldr	r3, [pc, #28]	; (80085cc <prvProcessReceivedCommands+0x15c>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	1d39      	adds	r1, r7, #4
 80085b2:	2200      	movs	r2, #0
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7fd ffef 	bl	8006598 <xQueueReceive>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f47f af5b 	bne.w	8008478 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80085c2:	bf00      	nop
 80085c4:	3730      	adds	r7, #48	; 0x30
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	2000183c 	.word	0x2000183c

080085d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b088      	sub	sp, #32
 80085d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085d6:	e044      	b.n	8008662 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085d8:	4b2b      	ldr	r3, [pc, #172]	; (8008688 <prvSwitchTimerLists+0xb8>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085e2:	4b29      	ldr	r3, [pc, #164]	; (8008688 <prvSwitchTimerLists+0xb8>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	68db      	ldr	r3, [r3, #12]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	3304      	adds	r3, #4
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7fd f8c7 	bl	8005784 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fa:	6938      	ldr	r0, [r7, #16]
 80085fc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d12d      	bne.n	8008662 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	699a      	ldr	r2, [r3, #24]
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	4413      	add	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	429a      	cmp	r2, r3
 8008616:	d90e      	bls.n	8008636 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008624:	4b18      	ldr	r3, [pc, #96]	; (8008688 <prvSwitchTimerLists+0xb8>)
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	3304      	adds	r3, #4
 800862c:	4619      	mov	r1, r3
 800862e:	4610      	mov	r0, r2
 8008630:	f7fd f870 	bl	8005714 <vListInsert>
 8008634:	e015      	b.n	8008662 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008636:	2300      	movs	r3, #0
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	2300      	movs	r3, #0
 800863c:	697a      	ldr	r2, [r7, #20]
 800863e:	2100      	movs	r1, #0
 8008640:	6938      	ldr	r0, [r7, #16]
 8008642:	f7ff fda3 	bl	800818c <xTimerGenericCommand>
 8008646:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d109      	bne.n	8008662 <prvSwitchTimerLists+0x92>
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	e7fe      	b.n	8008660 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008662:	4b09      	ldr	r3, [pc, #36]	; (8008688 <prvSwitchTimerLists+0xb8>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1b5      	bne.n	80085d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800866c:	4b06      	ldr	r3, [pc, #24]	; (8008688 <prvSwitchTimerLists+0xb8>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8008672:	4b06      	ldr	r3, [pc, #24]	; (800868c <prvSwitchTimerLists+0xbc>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a04      	ldr	r2, [pc, #16]	; (8008688 <prvSwitchTimerLists+0xb8>)
 8008678:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800867a:	4a04      	ldr	r2, [pc, #16]	; (800868c <prvSwitchTimerLists+0xbc>)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6013      	str	r3, [r2, #0]
}
 8008680:	bf00      	nop
 8008682:	3718      	adds	r7, #24
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	20001834 	.word	0x20001834
 800868c:	20001838 	.word	0x20001838

08008690 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008696:	f7fd f987 	bl	80059a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800869a:	4b15      	ldr	r3, [pc, #84]	; (80086f0 <prvCheckForValidListAndQueue+0x60>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d120      	bne.n	80086e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80086a2:	4814      	ldr	r0, [pc, #80]	; (80086f4 <prvCheckForValidListAndQueue+0x64>)
 80086a4:	f7fc ffe8 	bl	8005678 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086a8:	4813      	ldr	r0, [pc, #76]	; (80086f8 <prvCheckForValidListAndQueue+0x68>)
 80086aa:	f7fc ffe5 	bl	8005678 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086ae:	4b13      	ldr	r3, [pc, #76]	; (80086fc <prvCheckForValidListAndQueue+0x6c>)
 80086b0:	4a10      	ldr	r2, [pc, #64]	; (80086f4 <prvCheckForValidListAndQueue+0x64>)
 80086b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086b4:	4b12      	ldr	r3, [pc, #72]	; (8008700 <prvCheckForValidListAndQueue+0x70>)
 80086b6:	4a10      	ldr	r2, [pc, #64]	; (80086f8 <prvCheckForValidListAndQueue+0x68>)
 80086b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80086ba:	2300      	movs	r3, #0
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	4b11      	ldr	r3, [pc, #68]	; (8008704 <prvCheckForValidListAndQueue+0x74>)
 80086c0:	4a11      	ldr	r2, [pc, #68]	; (8008708 <prvCheckForValidListAndQueue+0x78>)
 80086c2:	2110      	movs	r1, #16
 80086c4:	200a      	movs	r0, #10
 80086c6:	f7fd fca1 	bl	800600c <xQueueGenericCreateStatic>
 80086ca:	4602      	mov	r2, r0
 80086cc:	4b08      	ldr	r3, [pc, #32]	; (80086f0 <prvCheckForValidListAndQueue+0x60>)
 80086ce:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086d0:	4b07      	ldr	r3, [pc, #28]	; (80086f0 <prvCheckForValidListAndQueue+0x60>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d005      	beq.n	80086e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80086d8:	4b05      	ldr	r3, [pc, #20]	; (80086f0 <prvCheckForValidListAndQueue+0x60>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	490b      	ldr	r1, [pc, #44]	; (800870c <prvCheckForValidListAndQueue+0x7c>)
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe fa88 	bl	8006bf4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086e4:	f7fd f98e 	bl	8005a04 <vPortExitCritical>
}
 80086e8:	bf00      	nop
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	2000183c 	.word	0x2000183c
 80086f4:	2000180c 	.word	0x2000180c
 80086f8:	20001820 	.word	0x20001820
 80086fc:	20001834 	.word	0x20001834
 8008700:	20001838 	.word	0x20001838
 8008704:	200018e8 	.word	0x200018e8
 8008708:	20001848 	.word	0x20001848
 800870c:	08008880 	.word	0x08008880

08008710 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008710:	480c      	ldr	r0, [pc, #48]	; (8008744 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008712:	490d      	ldr	r1, [pc, #52]	; (8008748 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008714:	4a0d      	ldr	r2, [pc, #52]	; (800874c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008718:	e002      	b.n	8008720 <LoopCopyDataInit>

0800871a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800871a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800871c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800871e:	3304      	adds	r3, #4

08008720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008724:	d3f9      	bcc.n	800871a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008726:	4a0a      	ldr	r2, [pc, #40]	; (8008750 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008728:	4c0a      	ldr	r4, [pc, #40]	; (8008754 <LoopFillZerobss+0x22>)
  movs r3, #0
 800872a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800872c:	e001      	b.n	8008732 <LoopFillZerobss>

0800872e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800872e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008730:	3204      	adds	r2, #4

08008732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008734:	d3fb      	bcc.n	800872e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008736:	f7f8 fa97 	bl	8000c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800873a:	f000 f80f 	bl	800875c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800873e:	f7f7 fd07 	bl	8000150 <main>
  bx lr
 8008742:	4770      	bx	lr
  ldr r0, =_sdata
 8008744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008748:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800874c:	08008968 	.word	0x08008968
  ldr r2, =_sbss
 8008750:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8008754:	20001bf8 	.word	0x20001bf8

08008758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008758:	e7fe      	b.n	8008758 <ADC1_2_IRQHandler>
	...

0800875c <__libc_init_array>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	2500      	movs	r5, #0
 8008760:	4e0c      	ldr	r6, [pc, #48]	; (8008794 <__libc_init_array+0x38>)
 8008762:	4c0d      	ldr	r4, [pc, #52]	; (8008798 <__libc_init_array+0x3c>)
 8008764:	1ba4      	subs	r4, r4, r6
 8008766:	10a4      	asrs	r4, r4, #2
 8008768:	42a5      	cmp	r5, r4
 800876a:	d109      	bne.n	8008780 <__libc_init_array+0x24>
 800876c:	f000 f82e 	bl	80087cc <_init>
 8008770:	2500      	movs	r5, #0
 8008772:	4e0a      	ldr	r6, [pc, #40]	; (800879c <__libc_init_array+0x40>)
 8008774:	4c0a      	ldr	r4, [pc, #40]	; (80087a0 <__libc_init_array+0x44>)
 8008776:	1ba4      	subs	r4, r4, r6
 8008778:	10a4      	asrs	r4, r4, #2
 800877a:	42a5      	cmp	r5, r4
 800877c:	d105      	bne.n	800878a <__libc_init_array+0x2e>
 800877e:	bd70      	pop	{r4, r5, r6, pc}
 8008780:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008784:	4798      	blx	r3
 8008786:	3501      	adds	r5, #1
 8008788:	e7ee      	b.n	8008768 <__libc_init_array+0xc>
 800878a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800878e:	4798      	blx	r3
 8008790:	3501      	adds	r5, #1
 8008792:	e7f2      	b.n	800877a <__libc_init_array+0x1e>
 8008794:	08008960 	.word	0x08008960
 8008798:	08008960 	.word	0x08008960
 800879c:	08008960 	.word	0x08008960
 80087a0:	08008964 	.word	0x08008964

080087a4 <memcpy>:
 80087a4:	b510      	push	{r4, lr}
 80087a6:	1e43      	subs	r3, r0, #1
 80087a8:	440a      	add	r2, r1
 80087aa:	4291      	cmp	r1, r2
 80087ac:	d100      	bne.n	80087b0 <memcpy+0xc>
 80087ae:	bd10      	pop	{r4, pc}
 80087b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087b8:	e7f7      	b.n	80087aa <memcpy+0x6>

080087ba <memset>:
 80087ba:	4603      	mov	r3, r0
 80087bc:	4402      	add	r2, r0
 80087be:	4293      	cmp	r3, r2
 80087c0:	d100      	bne.n	80087c4 <memset+0xa>
 80087c2:	4770      	bx	lr
 80087c4:	f803 1b01 	strb.w	r1, [r3], #1
 80087c8:	e7f9      	b.n	80087be <memset+0x4>
	...

080087cc <_init>:
 80087cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ce:	bf00      	nop
 80087d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d2:	bc08      	pop	{r3}
 80087d4:	469e      	mov	lr, r3
 80087d6:	4770      	bx	lr

080087d8 <_fini>:
 80087d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087da:	bf00      	nop
 80087dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087de:	bc08      	pop	{r3}
 80087e0:	469e      	mov	lr, r3
 80087e2:	4770      	bx	lr
