Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 14 21:23:46 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proto_timing_summary_routed.rpt -pb Proto_timing_summary_routed.pb -rpx Proto_timing_summary_routed.rpx -warn_on_violation
| Design       : Proto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.095        0.000                      0                  482        0.127        0.000                      0                  482        3.000        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)               Period(ns)      Frequency(MHz)
-----        ------------               ----------      --------------
sys_clk_pin  {0.000 5.000}              10.000          100.000         
  CLKFBIN    {0.000 5.000}              10.000          100.000         
  CLKOUT_48  {0.000 10.417}             20.833          48.000          
uart_clk     {0.000 52083.498}          104166.997      0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  CLKOUT_48         0.095        0.000                      0                  480        0.127        0.000                      0                  480        9.917        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT_48          CLKOUT_48               16.978        0.000                      0                    2        1.025        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        uart_clk      CLKOUT_48     
(none)        CLKOUT_48     uart_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.700ns  (logic 7.664ns (37.024%)  route 13.036ns (62.976%))
  Logic Levels:           27  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.057     7.696    bldcUart/setData_reg_n_0_[2]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     7.820 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=1, routed)           0.565     8.385    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=78, routed)          1.075     9.583    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.150     9.733 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.822    10.556    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.314 r  bldcUart/msgBuffer_reg[4][3]_i_194/O[2]
                         net (fo=2, routed)           0.871    12.185    bldcUart/msgBuffer_reg[4][3]_i_194_n_5
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.302    12.487 r  bldcUart/msgBuffer[4][3]_i_266/O
                         net (fo=2, routed)           0.860    13.347    bldcUart/msgBuffer[4][3]_i_266_n_0
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.124    13.471 r  bldcUart/msgBuffer[4][3]_i_270/O
                         net (fo=1, routed)           0.000    13.471    bldcUart/msgBuffer[4][3]_i_270_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.851 r  bldcUart/msgBuffer_reg[4][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    13.851    bldcUart/msgBuffer_reg[4][3]_i_233_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  bldcUart/msgBuffer_reg[4][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    13.968    bldcUart/msgBuffer_reg[4][3]_i_201_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.085    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.202    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.319    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.558 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=6, routed)           0.643    15.201    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.301    15.502 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=2, routed)           0.687    16.189    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.636 r  bldcUart/msgBuffer_reg[4][3]_i_137/O[3]
                         net (fo=3, routed)           0.860    17.496    bldcUart/msgBuffer_reg[4][3]_i_137_n_4
    SLICE_X29Y7          LUT4 (Prop_lut4_I2_O)        0.307    17.803 r  bldcUart/msgBuffer[4][3]_i_143/O
                         net (fo=1, routed)           0.000    17.803    bldcUart/msgBuffer[4][3]_i_143_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.383 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.501    18.885    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.187 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    19.187    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.767 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.761    20.528    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X29Y8          LUT6 (Prop_lut6_I2_O)        0.302    20.830 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=26, routed)          0.526    21.355    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124    21.479 r  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         0.692    22.172    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I0_O)        0.124    22.296 r  bldcUart/msgBuffer[4][3]_i_17/O
                         net (fo=90, routed)          1.169    23.464    bldcUart/msgBuffer[4][3]_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.971 r  bldcUart/msgBuffer_reg[4][0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.971    bldcUart/msgBuffer_reg[4][0]_i_16_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.085 r  bldcUart/msgBuffer_reg[4][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.085    bldcUart/msgBuffer_reg[4][0]_i_7_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.313 r  bldcUart/msgBuffer_reg[4][0]_i_5/CO[2]
                         net (fo=1, routed)           1.206    25.520    bldcUart/p_54_in
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.313    25.833 f  bldcUart/msgBuffer[4][0]_i_4/O
                         net (fo=1, routed)           0.295    26.128    bldcUart/msgBuffer[4][0]_i_4_n_0
    SLICE_X15Y14         LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  bldcUart/msgBuffer[4][0]_i_2/O
                         net (fo=1, routed)           0.446    26.698    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I1_O)        0.124    26.822 r  bldcUart/msgBuffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    26.822    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X14Y13         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.081    26.916    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         26.916    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.268ns  (logic 7.264ns (35.840%)  route 13.004ns (64.160%))
  Logic Levels:           27  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.057     7.696    bldcUart/setData_reg_n_0_[2]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     7.820 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=1, routed)           0.565     8.385    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=78, routed)          1.075     9.583    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.150     9.733 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.822    10.556    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.314 r  bldcUart/msgBuffer_reg[4][3]_i_194/O[2]
                         net (fo=2, routed)           0.871    12.185    bldcUart/msgBuffer_reg[4][3]_i_194_n_5
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.302    12.487 r  bldcUart/msgBuffer[4][3]_i_266/O
                         net (fo=2, routed)           0.860    13.347    bldcUart/msgBuffer[4][3]_i_266_n_0
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.124    13.471 r  bldcUart/msgBuffer[4][3]_i_270/O
                         net (fo=1, routed)           0.000    13.471    bldcUart/msgBuffer[4][3]_i_270_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.851 r  bldcUart/msgBuffer_reg[4][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    13.851    bldcUart/msgBuffer_reg[4][3]_i_233_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  bldcUart/msgBuffer_reg[4][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    13.968    bldcUart/msgBuffer_reg[4][3]_i_201_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.085    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.202    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.319    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.558 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=6, routed)           0.643    15.201    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.301    15.502 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=2, routed)           0.687    16.189    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.636 r  bldcUart/msgBuffer_reg[4][3]_i_137/O[3]
                         net (fo=3, routed)           0.860    17.496    bldcUart/msgBuffer_reg[4][3]_i_137_n_4
    SLICE_X29Y7          LUT4 (Prop_lut4_I2_O)        0.307    17.803 r  bldcUart/msgBuffer[4][3]_i_143/O
                         net (fo=1, routed)           0.000    17.803    bldcUart/msgBuffer[4][3]_i_143_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.383 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.501    18.885    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.187 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    19.187    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.767 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.719    20.485    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.302    20.787 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=2, routed)           0.572    21.359    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    21.483 f  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.710    22.193    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.317 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          1.240    23.557    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.961 r  bldcUart/msgBuffer_reg[4][2]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.961    bldcUart/msgBuffer_reg[4][2]_i_84_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.078 r  bldcUart/msgBuffer_reg[4][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.078    bldcUart/msgBuffer_reg[4][2]_i_44_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.195 f  bldcUart/msgBuffer_reg[4][2]_i_18/CO[3]
                         net (fo=1, routed)           1.213    25.408    bldcUart/p_64_in
    SLICE_X15Y14         LUT6 (Prop_lut6_I3_O)        0.124    25.532 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.313    25.846    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.970 f  bldcUart/msgBuffer[4][1]_i_3/O
                         net (fo=1, routed)           0.295    26.265    bldcUart/msgBuffer[4][1]_i_3_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.389 r  bldcUart/msgBuffer[4][1]_i_1/O
                         net (fo=1, routed)           0.000    26.389    bldcUart/msgBuffer[1]
    SLICE_X15Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X15Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.029    26.864    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                         -26.389    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.144ns  (logic 7.140ns (35.444%)  route 13.004ns (64.556%))
  Logic Levels:           26  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.057     7.696    bldcUart/setData_reg_n_0_[2]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     7.820 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=1, routed)           0.565     8.385    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=78, routed)          1.075     9.583    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.150     9.733 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.822    10.556    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.314 r  bldcUart/msgBuffer_reg[4][3]_i_194/O[2]
                         net (fo=2, routed)           0.871    12.185    bldcUart/msgBuffer_reg[4][3]_i_194_n_5
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.302    12.487 r  bldcUart/msgBuffer[4][3]_i_266/O
                         net (fo=2, routed)           0.860    13.347    bldcUart/msgBuffer[4][3]_i_266_n_0
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.124    13.471 r  bldcUart/msgBuffer[4][3]_i_270/O
                         net (fo=1, routed)           0.000    13.471    bldcUart/msgBuffer[4][3]_i_270_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.851 r  bldcUart/msgBuffer_reg[4][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    13.851    bldcUart/msgBuffer_reg[4][3]_i_233_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  bldcUart/msgBuffer_reg[4][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    13.968    bldcUart/msgBuffer_reg[4][3]_i_201_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.085    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.202    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.319    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.558 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=6, routed)           0.643    15.201    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.301    15.502 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=2, routed)           0.687    16.189    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.636 r  bldcUart/msgBuffer_reg[4][3]_i_137/O[3]
                         net (fo=3, routed)           0.860    17.496    bldcUart/msgBuffer_reg[4][3]_i_137_n_4
    SLICE_X29Y7          LUT4 (Prop_lut4_I2_O)        0.307    17.803 r  bldcUart/msgBuffer[4][3]_i_143/O
                         net (fo=1, routed)           0.000    17.803    bldcUart/msgBuffer[4][3]_i_143_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.383 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.501    18.885    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.187 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    19.187    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.767 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.719    20.485    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.302    20.787 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=2, routed)           0.572    21.359    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    21.483 f  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.710    22.193    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.317 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          1.240    23.557    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.961 r  bldcUart/msgBuffer_reg[4][2]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.961    bldcUart/msgBuffer_reg[4][2]_i_84_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.078 r  bldcUart/msgBuffer_reg[4][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.078    bldcUart/msgBuffer_reg[4][2]_i_44_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.195 r  bldcUart/msgBuffer_reg[4][2]_i_18/CO[3]
                         net (fo=1, routed)           1.213    25.408    bldcUart/p_64_in
    SLICE_X15Y14         LUT6 (Prop_lut6_I3_O)        0.124    25.532 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.609    26.142    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.124    26.266 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    26.266    bldcUart/msgBuffer[2]
    SLICE_X12Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X12Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.077    26.912    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         26.912    
                         arrival time                         -26.266    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.625ns  (logic 8.327ns (42.431%)  route 11.298ns (57.569%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 26.591 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.587     8.382    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  bldcUart/msgBuffer[4][3]_i_92/O
                         net (fo=71, routed)          0.828     9.334    bldcUart/msgBuffer[4][3]_i_92_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=6, routed)           0.624    10.082    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.124    10.206 r  bldcUart/msgBuffer[2][1]_i_323/O
                         net (fo=1, routed)           0.000    10.206    bldcUart/msgBuffer[2][1]_i_323_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.756 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    10.756    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.090 r  bldcUart/msgBuffer_reg[2][1]_i_262/O[1]
                         net (fo=2, routed)           0.819    11.909    bldcUart/msgBuffer_reg[2][1]_i_262_n_6
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.331    12.240 r  bldcUart/msgBuffer[2][1]_i_302/O
                         net (fo=2, routed)           0.863    13.103    bldcUart/msgBuffer[2][1]_i_302_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.326    13.429 r  bldcUart/msgBuffer[2][1]_i_306/O
                         net (fo=1, routed)           0.000    13.429    bldcUart/msgBuffer[2][1]_i_306_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.979 r  bldcUart/msgBuffer_reg[2][1]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.979    bldcUart/msgBuffer_reg[2][1]_i_268_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.093    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.406 r  bldcUart/msgBuffer_reg[2][1]_i_211/O[3]
                         net (fo=2, routed)           0.735    15.141    bldcUart/msgBuffer_reg[2][1]_i_211_n_4
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.331    15.472 r  bldcUart/msgBuffer[2][1]_i_171/O
                         net (fo=2, routed)           0.594    16.066    bldcUart/msgBuffer[2][1]_i_171_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.332    16.398 r  bldcUart/msgBuffer[2][1]_i_175/O
                         net (fo=1, routed)           0.000    16.398    bldcUart/msgBuffer[2][1]_i_175_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.930 r  bldcUart/msgBuffer_reg[2][1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.930    bldcUart/msgBuffer_reg[2][1]_i_153_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.044 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.044    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.378 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.443    17.821    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    18.548 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.699    19.248    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.303    19.551 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.551    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.952 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.952    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.174 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.706    20.880    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299    21.179 r  bldcUart/msgBuffer[2][1]_i_19/O
                         net (fo=117, routed)         1.063    22.241    bldcUart/msgBuffer[2][1]_i_19_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.748 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.748    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.862    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.507    24.483    bldcUart/p_16_in
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    24.607 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.798    25.405    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.124    25.529 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    25.529    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X9Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    25.746 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    25.746    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.438    26.591    bldcUart/clk_48mhz
    SLICE_X9Y28          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C
                         clock pessimism              0.312    26.903    
                         clock uncertainty           -0.075    26.828    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.064    26.892    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         26.892    
                         arrival time                         -25.746    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 8.110ns (41.727%)  route 11.326ns (58.273%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 26.592 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.587     8.382    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  bldcUart/msgBuffer[4][3]_i_92/O
                         net (fo=71, routed)          0.828     9.334    bldcUart/msgBuffer[4][3]_i_92_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=6, routed)           0.624    10.082    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.124    10.206 r  bldcUart/msgBuffer[2][1]_i_323/O
                         net (fo=1, routed)           0.000    10.206    bldcUart/msgBuffer[2][1]_i_323_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.756 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    10.756    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.090 r  bldcUart/msgBuffer_reg[2][1]_i_262/O[1]
                         net (fo=2, routed)           0.819    11.909    bldcUart/msgBuffer_reg[2][1]_i_262_n_6
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.331    12.240 r  bldcUart/msgBuffer[2][1]_i_302/O
                         net (fo=2, routed)           0.863    13.103    bldcUart/msgBuffer[2][1]_i_302_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.326    13.429 r  bldcUart/msgBuffer[2][1]_i_306/O
                         net (fo=1, routed)           0.000    13.429    bldcUart/msgBuffer[2][1]_i_306_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.979 r  bldcUart/msgBuffer_reg[2][1]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.979    bldcUart/msgBuffer_reg[2][1]_i_268_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.093    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.406 r  bldcUart/msgBuffer_reg[2][1]_i_211/O[3]
                         net (fo=2, routed)           0.735    15.141    bldcUart/msgBuffer_reg[2][1]_i_211_n_4
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.331    15.472 r  bldcUart/msgBuffer[2][1]_i_171/O
                         net (fo=2, routed)           0.594    16.066    bldcUart/msgBuffer[2][1]_i_171_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.332    16.398 r  bldcUart/msgBuffer[2][1]_i_175/O
                         net (fo=1, routed)           0.000    16.398    bldcUart/msgBuffer[2][1]_i_175_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.930 r  bldcUart/msgBuffer_reg[2][1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.930    bldcUart/msgBuffer_reg[2][1]_i_153_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.044 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.044    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.378 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.443    17.821    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    18.548 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.699    19.248    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.303    19.551 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.551    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.952 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.952    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.174 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.706    20.880    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299    21.179 r  bldcUart/msgBuffer[2][1]_i_19/O
                         net (fo=117, routed)         1.063    22.241    bldcUart/msgBuffer[2][1]_i_19_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.748 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.748    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.862    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 r  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.507    24.483    bldcUart/p_16_in
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    24.607 r  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.826    25.433    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I1_O)        0.124    25.557 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    25.557    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.439    26.592    bldcUart/clk_48mhz
    SLICE_X8Y19          FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C
                         clock pessimism              0.312    26.904    
                         clock uncertainty           -0.075    26.829    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)        0.077    26.906    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 8.234ns (43.147%)  route 10.849ns (56.853%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 26.586 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.587     8.382    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  bldcUart/msgBuffer[4][3]_i_92/O
                         net (fo=71, routed)          0.828     9.334    bldcUart/msgBuffer[4][3]_i_92_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=6, routed)           0.624    10.082    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.124    10.206 r  bldcUart/msgBuffer[2][1]_i_323/O
                         net (fo=1, routed)           0.000    10.206    bldcUart/msgBuffer[2][1]_i_323_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.756 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    10.756    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.090 r  bldcUart/msgBuffer_reg[2][1]_i_262/O[1]
                         net (fo=2, routed)           0.819    11.909    bldcUart/msgBuffer_reg[2][1]_i_262_n_6
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.331    12.240 r  bldcUart/msgBuffer[2][1]_i_302/O
                         net (fo=2, routed)           0.863    13.103    bldcUart/msgBuffer[2][1]_i_302_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.326    13.429 r  bldcUart/msgBuffer[2][1]_i_306/O
                         net (fo=1, routed)           0.000    13.429    bldcUart/msgBuffer[2][1]_i_306_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.979 r  bldcUart/msgBuffer_reg[2][1]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.979    bldcUart/msgBuffer_reg[2][1]_i_268_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.093    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.406 r  bldcUart/msgBuffer_reg[2][1]_i_211/O[3]
                         net (fo=2, routed)           0.735    15.141    bldcUart/msgBuffer_reg[2][1]_i_211_n_4
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.331    15.472 r  bldcUart/msgBuffer[2][1]_i_171/O
                         net (fo=2, routed)           0.594    16.066    bldcUart/msgBuffer[2][1]_i_171_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.332    16.398 r  bldcUart/msgBuffer[2][1]_i_175/O
                         net (fo=1, routed)           0.000    16.398    bldcUart/msgBuffer[2][1]_i_175_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.930 r  bldcUart/msgBuffer_reg[2][1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.930    bldcUart/msgBuffer_reg[2][1]_i_153_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.044 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.044    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.378 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.443    17.821    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    18.548 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.699    19.248    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.303    19.551 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.551    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.952 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.952    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.174 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.706    20.880    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299    21.179 r  bldcUart/msgBuffer[2][1]_i_19/O
                         net (fo=117, routed)         1.063    22.241    bldcUart/msgBuffer[2][1]_i_19_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.748 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.748    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.862 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.862    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.976 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.507    24.483    bldcUart/p_16_in
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    24.607 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.185    24.792    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.124    24.916 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.165    25.081    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124    25.205 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    25.205    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.433    26.586    bldcUart/clk_48mhz
    SLICE_X8Y25          FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C
                         clock pessimism              0.312    26.898    
                         clock uncertainty           -0.075    26.823    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.077    26.900    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         26.900    
                         arrival time                         -25.205    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 6.298ns (33.074%)  route 12.744ns (66.926%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 26.599 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.515     8.309    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.433 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.532     9.965    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.115 r  bldcUart/msgBuffer[3][3]_i_248/O
                         net (fo=1, routed)           0.764    10.879    bldcUart/msgBuffer[3][3]_i_248_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    11.503 r  bldcUart/msgBuffer_reg[3][3]_i_212/O[1]
                         net (fo=4, routed)           0.915    12.417    bldcUart/msgBuffer_reg[3][3]_i_212_n_6
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.306    12.723 r  bldcUart/msgBuffer[3][3]_i_265/O
                         net (fo=1, routed)           0.574    13.297    bldcUart/msgBuffer[3][3]_i_265_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.421 r  bldcUart/msgBuffer[3][3]_i_219/O
                         net (fo=2, routed)           0.752    14.173    bldcUart/msgBuffer[3][3]_i_219_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124    14.297 r  bldcUart/msgBuffer[3][3]_i_223/O
                         net (fo=1, routed)           0.000    14.297    bldcUart/msgBuffer[3][3]_i_223_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.847 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.847    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.961 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.961    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.075 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.075    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.409 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[1]
                         net (fo=3, routed)           1.044    16.453    bldcUart/msgBuffer_reg[3][3]_i_161_n_6
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.303    16.756 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    16.756    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.336 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.470    17.805    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.302    18.107 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    18.107    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.362 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.638    19.001    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X1Y5           LUT6 (Prop_lut6_I5_O)        0.307    19.308 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.877    20.185    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I3_O)        0.124    20.309 r  bldcUart/msgBuffer[3][2]_i_168/O
                         net (fo=2, routed)           0.746    21.055    bldcUart/msgBuffer[3][2]_i_168_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.562 r  bldcUart/msgBuffer_reg[3][2]_i_92/CO[3]
                         net (fo=1, routed)           0.000    21.562    bldcUart/msgBuffer_reg[3][2]_i_92_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  bldcUart/msgBuffer_reg[3][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.676    bldcUart/msgBuffer_reg[3][2]_i_28_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.790 r  bldcUart/msgBuffer_reg[3][2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.790    bldcUart/msgBuffer_reg[3][2]_i_6_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.904 r  bldcUart/msgBuffer_reg[3][2]_i_2/CO[3]
                         net (fo=3, routed)           1.720    23.624    bldcUart/p_46_in
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    23.748 r  bldcUart/msgBuffer[3][0]_i_3/O
                         net (fo=1, routed)           0.886    24.634    bldcUart/msgBuffer[3][0]_i_3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124    24.758 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.282    25.040    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    25.164 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    25.164    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.446    26.599    bldcUart/clk_48mhz
    SLICE_X8Y12          FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C
                         clock pessimism              0.312    26.911    
                         clock uncertainty           -0.075    26.836    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.079    26.915    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         26.915    
                         arrival time                         -25.164    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.980ns  (logic 7.018ns (36.976%)  route 11.962ns (63.024%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.057     7.696    bldcUart/setData_reg_n_0_[2]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     7.820 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=1, routed)           0.565     8.385    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=78, routed)          1.075     9.583    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.150     9.733 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.822    10.556    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.314 r  bldcUart/msgBuffer_reg[4][3]_i_194/O[2]
                         net (fo=2, routed)           0.871    12.185    bldcUart/msgBuffer_reg[4][3]_i_194_n_5
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.302    12.487 r  bldcUart/msgBuffer[4][3]_i_266/O
                         net (fo=2, routed)           0.860    13.347    bldcUart/msgBuffer[4][3]_i_266_n_0
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.124    13.471 r  bldcUart/msgBuffer[4][3]_i_270/O
                         net (fo=1, routed)           0.000    13.471    bldcUart/msgBuffer[4][3]_i_270_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.851 r  bldcUart/msgBuffer_reg[4][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    13.851    bldcUart/msgBuffer_reg[4][3]_i_233_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  bldcUart/msgBuffer_reg[4][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    13.968    bldcUart/msgBuffer_reg[4][3]_i_201_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  bldcUart/msgBuffer_reg[4][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.085    bldcUart/msgBuffer_reg[4][3]_i_178_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  bldcUart/msgBuffer_reg[4][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.202    bldcUart/msgBuffer_reg[4][3]_i_162_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.319    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.558 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=6, routed)           0.643    15.201    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.301    15.502 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=2, routed)           0.687    16.189    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    16.636 r  bldcUart/msgBuffer_reg[4][3]_i_137/O[3]
                         net (fo=3, routed)           0.860    17.496    bldcUart/msgBuffer_reg[4][3]_i_137_n_4
    SLICE_X29Y7          LUT4 (Prop_lut4_I2_O)        0.307    17.803 r  bldcUart/msgBuffer[4][3]_i_143/O
                         net (fo=1, routed)           0.000    17.803    bldcUart/msgBuffer[4][3]_i_143_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.383 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.501    18.885    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.187 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    19.187    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.767 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.719    20.485    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.302    20.787 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=2, routed)           0.572    21.359    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    21.483 f  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.710    22.193    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.317 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.759    23.076    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.602 r  bldcUart/msgBuffer_reg[4][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.602    bldcUart/msgBuffer_reg[4][3]_i_10_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.716 r  bldcUart/msgBuffer_reg[4][3]_i_5/CO[3]
                         net (fo=3, routed)           1.261    24.977    bldcUart/p_79_in
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.124    25.101 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    25.101    bldcUart/msgBuffer[3]
    SLICE_X12Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X12Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.081    26.916    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         26.916    
                         arrival time                         -25.101    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.904ns  (logic 8.231ns (43.541%)  route 10.673ns (56.459%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 26.592 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.587     8.382    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  bldcUart/msgBuffer[4][3]_i_92/O
                         net (fo=71, routed)          0.828     9.334    bldcUart/msgBuffer[4][3]_i_92_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=6, routed)           0.624    10.082    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.124    10.206 r  bldcUart/msgBuffer[2][1]_i_323/O
                         net (fo=1, routed)           0.000    10.206    bldcUart/msgBuffer[2][1]_i_323_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.756 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    10.756    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.090 r  bldcUart/msgBuffer_reg[2][1]_i_262/O[1]
                         net (fo=2, routed)           0.819    11.909    bldcUart/msgBuffer_reg[2][1]_i_262_n_6
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.331    12.240 r  bldcUart/msgBuffer[2][1]_i_302/O
                         net (fo=2, routed)           0.863    13.103    bldcUart/msgBuffer[2][1]_i_302_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.326    13.429 r  bldcUart/msgBuffer[2][1]_i_306/O
                         net (fo=1, routed)           0.000    13.429    bldcUart/msgBuffer[2][1]_i_306_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.979 r  bldcUart/msgBuffer_reg[2][1]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.979    bldcUart/msgBuffer_reg[2][1]_i_268_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.093    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.406 r  bldcUart/msgBuffer_reg[2][1]_i_211/O[3]
                         net (fo=2, routed)           0.735    15.141    bldcUart/msgBuffer_reg[2][1]_i_211_n_4
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.331    15.472 r  bldcUart/msgBuffer[2][1]_i_171/O
                         net (fo=2, routed)           0.594    16.066    bldcUart/msgBuffer[2][1]_i_171_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.332    16.398 r  bldcUart/msgBuffer[2][1]_i_175/O
                         net (fo=1, routed)           0.000    16.398    bldcUart/msgBuffer[2][1]_i_175_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.930 r  bldcUart/msgBuffer_reg[2][1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.930    bldcUart/msgBuffer_reg[2][1]_i_153_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.044 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.044    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.378 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.443    17.821    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    18.371 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[0]
                         net (fo=1, routed)           0.789    19.160    bldcUart/msgBuffer_reg[2][1]_i_118_n_7
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.299    19.459 r  bldcUart/msgBuffer[2][1]_i_83/O
                         net (fo=1, routed)           0.000    19.459    bldcUart/msgBuffer[2][1]_i_83_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.811 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[3]
                         net (fo=299, routed)         1.255    21.066    bldcUart/msgBuffer_reg[2][1]_i_47_n_4
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.306    21.372 r  bldcUart/msgBuffer[2][3]_i_69/O
                         net (fo=1, routed)           0.622    21.994    bldcUart/msgBuffer[2][3]_i_69_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    22.650 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.650    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.764 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.764    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.878 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.878    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.106 r  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           0.965    24.072    bldcUart/p_21_in
    SLICE_X8Y24          LUT5 (Prop_lut5_I1_O)        0.313    24.385 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.517    24.901    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    25.025 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    25.025    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.439    26.592    bldcUart/clk_48mhz
    SLICE_X8Y19          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C
                         clock pessimism              0.312    26.904    
                         clock uncertainty           -0.075    26.829    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)        0.081    26.910    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         26.910    
                         arrival time                         -25.025    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.468ns  (logic 6.644ns (35.976%)  route 11.824ns (64.024%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.570     6.121    bldcUart/clk_48mhz
    SLICE_X10Y0          FDRE                                         r  bldcUart/setData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     6.639 r  bldcUart/setData_reg[2]/Q
                         net (fo=79, routed)          1.031     7.671    bldcUart/setData_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=11, routed)          0.515     8.309    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.433 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.532     9.965    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.115 r  bldcUart/msgBuffer[3][3]_i_248/O
                         net (fo=1, routed)           0.764    10.879    bldcUart/msgBuffer[3][3]_i_248_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    11.503 r  bldcUart/msgBuffer_reg[3][3]_i_212/O[1]
                         net (fo=4, routed)           0.915    12.417    bldcUart/msgBuffer_reg[3][3]_i_212_n_6
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.306    12.723 r  bldcUart/msgBuffer[3][3]_i_265/O
                         net (fo=1, routed)           0.574    13.297    bldcUart/msgBuffer[3][3]_i_265_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.421 r  bldcUart/msgBuffer[3][3]_i_219/O
                         net (fo=2, routed)           0.752    14.173    bldcUart/msgBuffer[3][3]_i_219_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124    14.297 r  bldcUart/msgBuffer[3][3]_i_223/O
                         net (fo=1, routed)           0.000    14.297    bldcUart/msgBuffer[3][3]_i_223_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.847 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.847    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.961 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.961    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.075 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.075    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.409 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[1]
                         net (fo=3, routed)           1.044    16.453    bldcUart/msgBuffer_reg[3][3]_i_161_n_6
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.303    16.756 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    16.756    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.336 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.470    17.805    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.302    18.107 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    18.107    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.362 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.638    19.001    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X1Y5           LUT6 (Prop_lut6_I5_O)        0.307    19.308 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.497    19.805    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.124    19.929 f  bldcUart/msgBuffer[3][3]_i_159/O
                         net (fo=25, routed)          1.159    21.088    bldcUart/msgBuffer[3][3]_i_159_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I3_O)        0.124    21.212 r  bldcUart/msgBuffer[3][1]_i_118/O
                         net (fo=1, routed)           0.000    21.212    bldcUart/msgBuffer[3][1]_i_118_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.762 r  bldcUart/msgBuffer_reg[3][1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.762    bldcUart/msgBuffer_reg[3][1]_i_77_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.876 r  bldcUart/msgBuffer_reg[3][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.876    bldcUart/msgBuffer_reg[3][1]_i_39_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  bldcUart/msgBuffer_reg[3][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.990    bldcUart/msgBuffer_reg[3][1]_i_9_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.218 r  bldcUart/msgBuffer_reg[3][1]_i_5/CO[2]
                         net (fo=2, routed)           1.438    23.656    bldcUart/p_30_in
    SLICE_X8Y13          LUT5 (Prop_lut5_I1_O)        0.313    23.969 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.496    24.465    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124    24.589 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    24.589    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X8Y13          FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.077    26.912    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         26.912    
                         arrival time                         -24.589    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uin/DI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.233%)  route 0.325ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.589     1.832    uin/clk_48mhz
    SLICE_X1Y17          FDRE                                         r  uin/DI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.973 r  uin/DI_reg[2]/Q
                         net (fo=1, routed)           0.325     2.299    uin/FIFO_SYNC_MACRO_inst/DI[2]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uin/DI_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.574%)  route 0.336ns (70.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.587     1.830    uin/clk_48mhz
    SLICE_X0Y19          FDRE                                         r  uin/DI_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.971 r  uin/DI_reg[4]/Q
                         net (fo=1, routed)           0.336     2.307    uin/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uout/FSM_onehot_reqState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.595     1.838    uout/clk_48mhz
    SLICE_X0Y4           FDRE                                         r  uout/FSM_onehot_reqState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.979 r  uout/FSM_onehot_reqState_reg[1]/Q
                         net (fo=5, routed)           0.073     2.052    uout/WREN0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.045     2.097 r  uout/ack_i_1/O
                         net (fo=1, routed)           0.000     2.097    uout/ack_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  uout/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.388    uout/clk_48mhz
    SLICE_X1Y4           FDRE                                         r  uout/ack_reg/C
                         clock pessimism             -0.537     1.851    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092     1.943    uout/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uin/DI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.692%)  route 0.368ns (72.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.588     1.831    uin/clk_48mhz
    SLICE_X0Y18          FDRE                                         r  uin/DI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.972 r  uin/DI_reg[0]/Q
                         net (fo=1, routed)           0.368     2.340    uin/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uin/DI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.978%)  route 0.382ns (73.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.588     1.831    uin/clk_48mhz
    SLICE_X1Y18          FDRE                                         r  uin/DI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.972 r  uin/DI_reg[6]/Q
                         net (fo=1, routed)           0.382     2.354    uin/FIFO_SYNC_MACRO_inst/DI[6]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uin/DI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.795%)  route 0.385ns (73.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.589     1.832    uin/clk_48mhz
    SLICE_X0Y17          FDRE                                         r  uin/DI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.973 r  uin/DI_reg[3]/Q
                         net (fo=1, routed)           0.385     2.358    uin/FIFO_SYNC_MACRO_inst/DI[3]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.588     1.831    bldcUart/clk_48mhz
    SLICE_X3Y18          FDRE                                         r  bldcUart/buffer_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.972 r  bldcUart/buffer_reg[1][6]/Q
                         net (fo=2, routed)           0.119     2.091    bldcUart/buffer_reg[1][6]
    SLICE_X3Y18          FDRE                                         r  bldcUart/buffer_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.857     2.379    bldcUart/clk_48mhz
    SLICE_X3Y18          FDRE                                         r  bldcUart/buffer_reg[2][6]/C
                         clock pessimism             -0.548     1.831    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.072     1.903    bldcUart/buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    bldcUart/clk_48mhz
    SLICE_X3Y20          FDRE                                         r  bldcUart/buffer_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  bldcUart/buffer_reg[1][7]/Q
                         net (fo=2, routed)           0.121     2.091    bldcUart/buffer_reg[1][7]
    SLICE_X3Y20          FDRE                                         r  bldcUart/buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.855     2.377    bldcUart/clk_48mhz
    SLICE_X3Y20          FDRE                                         r  bldcUart/buffer_reg[2][7]/C
                         clock pessimism             -0.548     1.829    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.072     1.901    bldcUart/buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.587     1.830    bldcUart/clk_48mhz
    SLICE_X3Y19          FDRE                                         r  bldcUart/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.971 r  bldcUart/buffer_reg[0][0]/Q
                         net (fo=4, routed)           0.133     2.104    bldcUart/buffer_reg[0][0]
    SLICE_X3Y20          FDRE                                         r  bldcUart/buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.855     2.377    bldcUart/clk_48mhz
    SLICE_X3Y20          FDRE                                         r  bldcUart/buffer_reg[1][0]/C
                         clock pessimism             -0.534     1.843    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.070     1.913    bldcUart/buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uin/DI_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.410%)  route 0.393ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.833    uin/clk_48mhz
    SLICE_X1Y16          FDRE                                         r  uin/DI_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.974 r  uin/DI_reg[5]/Q
                         net (fo=1, routed)           0.393     2.367    uin/FIFO_SYNC_MACRO_inst/DI[5]
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     2.172    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_48
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y8     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y8     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y0     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y0     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   CLKOUT_48_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X0Y8      dbc/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X1Y6      segDisp/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X3Y16     bldcUart/asciiVal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X2Y17     bldcUart/asciiVal_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y16     bldcUart/asciiVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y16     bldcUart/asciiVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y16     bldcUart/asciiVal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y16     bldcUart/asciiVal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y17     bldcUart/asciiVal_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X2Y17     bldcUart/asciiVal_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack       16.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.978ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.849%)  route 0.891ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 26.645 - 20.833 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.638     6.189    uout/clk_48mhz
    SLICE_X1Y4           FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     6.645 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.891     7.536    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.493    26.645    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.312    26.957    
                         clock uncertainty           -0.075    26.883    
    RAMB18_X0Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.515    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 16.978    

Slack (MET) :             17.132ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.045%)  route 0.743ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 26.630 - 20.833 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.618     6.169    uin/clk_48mhz
    SLICE_X5Y22          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     6.625 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.743     7.368    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y8          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.478    26.630    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.312    26.942    
                         clock uncertainty           -0.075    26.868    
    RAMB18_X0Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.500    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.500    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                 17.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.037%)  route 0.345ns (70.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.583     1.826    uin/clk_48mhz
    SLICE_X5Y22          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.967 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.345     2.312    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y8          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.866     2.389    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y8          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y8          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.287    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.958%)  route 0.402ns (74.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.595     1.838    uout/clk_48mhz
    SLICE_X1Y4           FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.979 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.402     2.381    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.879     2.402    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.300    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.082    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  CLKOUT_48

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.704ns (27.359%)  route 4.525ns (72.641%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.100ns
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.504     5.060    uin/RsRx
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.184 f  uin/state[3]_i_4/O
                         net (fo=1, routed)           0.363     5.547    uin/state[3]_i_4_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.671 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.658     6.329    uin/state[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.504     5.823    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.704ns (27.359%)  route 4.525ns (72.641%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.100ns
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.504     5.060    uin/RsRx
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.184 f  uin/state[3]_i_4/O
                         net (fo=1, routed)           0.363     5.547    uin/state[3]_i_4_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.671 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.658     6.329    uin/state[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.504     5.823    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.704ns (27.359%)  route 4.525ns (72.641%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.100ns
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.504     5.060    uin/RsRx
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.184 f  uin/state[3]_i_4/O
                         net (fo=1, routed)           0.363     5.547    uin/state[3]_i_4_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.671 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.658     6.329    uin/state[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.504     5.823    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.704ns (27.359%)  route 4.525ns (72.641%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.100ns
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.504     5.060    uin/RsRx
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.184 f  uin/state[3]_i_4/O
                         net (fo=1, routed)           0.363     5.547    uin/state[3]_i_4_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124     5.671 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.658     6.329    uin/state[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.504     5.823    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 1.456ns (27.083%)  route 3.921ns (72.917%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.921     5.477    uin/RsRx
    SLICE_X0Y20          FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.508     5.827    uin/clk_48mhz
    SLICE_X0Y20          FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.456ns (27.221%)  route 3.893ns (72.779%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.893     5.450    uin/RsRx
    SLICE_X0Y19          FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.508     5.827    uin/clk_48mhz
    SLICE_X0Y19          FDRE                                         r  uin/DI_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 1.456ns (27.812%)  route 3.780ns (72.188%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.780     5.336    uin/RsRx
    SLICE_X0Y18          FDRE                                         r  uin/DI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.509     5.828    uin/clk_48mhz
    SLICE_X0Y18          FDRE                                         r  uin/DI_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.456ns (28.102%)  route 3.726ns (71.898%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.726     5.282    uin/RsRx
    SLICE_X1Y20          FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.508     5.827    uin/clk_48mhz
    SLICE_X1Y20          FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.704ns (33.063%)  route 3.450ns (66.937%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.289     4.845    uin/RsRx
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.969 f  uin/WREN_i_3/O
                         net (fo=1, routed)           0.162     5.130    uin/WREN_i_3_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     5.254 r  uin/WREN_i_1/O
                         net (fo=1, routed)           0.000     5.254    uin/WREN_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  uin/WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.504     5.823    uin/clk_48mhz
    SLICE_X0Y23          FDRE                                         r  uin/WREN_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.041ns  (logic 1.456ns (28.889%)  route 3.585ns (71.111%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.585     5.141    uin/RsRx
    SLICE_X1Y18          FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.509     5.828    uin/clk_48mhz
    SLICE_X1Y18          FDRE                                         r  uin/DI_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.264ns (27.538%)  route 0.695ns (72.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.695     1.015    dbc/raw[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.060 r  dbc/counterArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.060    dbc/counterArray[1][0]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][0]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.264ns (26.095%)  route 0.748ns (73.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.748     1.068    dbc/raw[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.113 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.113    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][2]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.264ns (26.012%)  route 0.752ns (73.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.071    dbc/raw[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.116 r  dbc/counterArray[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.116    dbc/counterArray[2][0]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  dbc/counterArray_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X11Y29         FDRE                                         r  dbc/counterArray_reg[2][0]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.264ns (25.986%)  route 0.753ns (74.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.753     1.072    dbc/raw[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.117 r  dbc/counterArray[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    dbc/counterArray[2][1]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  dbc/counterArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X11Y29         FDRE                                         r  dbc/counterArray_reg[2][1]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.255ns (24.830%)  route 0.771ns (75.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.771     1.080    dbc/raw[4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.125 r  dbc/counterArray[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.125    dbc/counterArray[4][0]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  dbc/counterArray_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X10Y29         FDRE                                         r  dbc/counterArray_reg[4][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.255ns (24.734%)  route 0.775ns (75.266%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.775     1.084    dbc/raw[4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.129 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.129    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X10Y29         FDRE                                         r  dbc/counterArray_reg[4][1]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.264ns (25.517%)  route 0.771ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.771     1.091    dbc/raw[1]
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.136 r  dbc/counterArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.136    dbc/counterArray[1][1]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.825     2.347    dbc/clk_48mhz
    SLICE_X9Y29          FDRE                                         r  dbc/counterArray_reg[1][1]/C

Slack:                    inf
  Source:                 btnD
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.266ns (25.604%)  route 0.772ns (74.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U17                                               0.000     0.100 r  btnD (IN)
                         net (fo=0)                   0.000     0.100    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.321 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.772     1.092    dbc/raw[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.137 r  dbc/counterArray[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.137    dbc/counterArray[0][0]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  dbc/counterArray_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.824     2.346    dbc/clk_48mhz
    SLICE_X10Y28         FDRE                                         r  dbc/counterArray_reg[0][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.267ns (25.643%)  route 0.774ns (74.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.774     1.096    dbc/raw[3]
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.141 r  dbc/counterArray[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.141    dbc/counterArray[3][0]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  dbc/counterArray_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.824     2.346    dbc/clk_48mhz
    SLICE_X12Y28         FDRE                                         r  dbc/counterArray_reg[3][0]/C

Slack:                    inf
  Source:                 btnD
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.266ns (25.505%)  route 0.776ns (74.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U17                                               0.000     0.100 r  btnD (IN)
                         net (fo=0)                   0.000     0.100    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.321 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.776     1.096    dbc/raw[0]
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.141 r  dbc/counterArray[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.141    dbc/counterArray[0][1]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  dbc/counterArray_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.824     2.346    dbc/clk_48mhz
    SLICE_X10Y28         FDRE                                         r  dbc/counterArray_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT_48
  To Clock:  uart_clk

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            RsTx
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.036ns (40.006%)  route 6.052ns (59.994%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.639     6.190    uout/clk_48mhz
    SLICE_X2Y1           FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     6.708 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           6.052    12.761    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    16.278 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    16.278    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[11]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 3.960ns (46.080%)  route 4.633ns (53.920%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.638     6.189    uout/clk_48mhz
    SLICE_X1Y4           FDRE                                         r  uout/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     6.645 r  uout/ack_reg/Q
                         net (fo=8, routed)           4.633    11.279    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.782 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.782    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uin/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[9]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 3.964ns (48.568%)  route 4.198ns (51.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.617     6.168    uin/clk_48mhz
    SLICE_X4Y23          FDRE                                         r  uin/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     6.624 r  uin/ack_reg/Q
                         net (fo=6, routed)           4.198    10.822    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.331 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.331    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/outReq_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[10]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.043ns (53.647%)  route 3.494ns (46.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.549     6.100    bldcUart/clk_48mhz
    SLICE_X14Y24         FDRE                                         r  bldcUart/outReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     6.618 r  bldcUart/outReq_reg/Q
                         net (fo=7, routed)           3.494    10.112    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.637 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.637    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uin/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 4.124ns (62.940%)  route 2.428ns (37.060%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.620     6.171    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419     6.590 r  uin/state_reg[1]/Q
                         net (fo=17, routed)          2.428     9.018    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.723 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.723    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/inReq_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[8]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.960ns (61.247%)  route 2.506ns (38.753%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X1Y24          FDRE                                         r  bldcUart/inReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     6.625 r  bldcUart/inReq_reg/Q
                         net (fo=7, routed)           2.506     9.131    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.635 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.635    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uin/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 3.961ns (62.796%)  route 2.347ns (37.204%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.620     6.171    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  uin/state_reg[0]/Q
                         net (fo=17, routed)          2.347     8.974    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.479 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.479    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uin/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.100ns (66.619%)  route 2.054ns (33.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.620     6.171    uin/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  uin/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419     6.590 r  uin/state_reg[3]/Q
                         net (fo=17, routed)          2.054     8.645    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681    12.326 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.326    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.101ns (66.964%)  route 2.023ns (33.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.624     6.175    segDisp/clk_48mhz
    SLICE_X58Y20         FDRE                                         r  segDisp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.419     6.594 r  segDisp/an_reg[3]/Q
                         net (fo=1, routed)           2.023     8.618    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    12.300 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.300    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[4]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 3.965ns (64.936%)  route 2.141ns (35.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         1.639     6.190    uout/clk_48mhz
    SLICE_X1Y0           FDRE                                         r  uout/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     6.646 r  uout/state_reg[0]/Q
                         net (fo=15, routed)          2.141     8.787    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.296 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.296    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uout/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[6]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.348ns (81.463%)  route 0.307ns (18.537%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.596     1.839    uout/clk_48mhz
    SLICE_X1Y0           FDRE                                         r  uout/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.980 r  uout/state_reg[2]/Q
                         net (fo=14, routed)          0.307     2.287    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.494 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.494    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[5]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.347ns (77.733%)  route 0.386ns (22.267%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X59Y19         FDSE                                         r  segDisp/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]/Q
                         net (fo=1, routed)           0.386     2.356    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.561 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.561    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_5/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[4]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.362ns (77.782%)  route 0.389ns (22.218%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X58Y19         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]_lopt_replica_5/Q
                         net (fo=1, routed)           0.389     2.359    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.580 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.353ns (77.135%)  route 0.401ns (22.865%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X59Y19         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.401     2.371    lopt
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.583 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.583    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_4/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.377ns (78.261%)  route 0.383ns (21.739%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X58Y19         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]_lopt_replica_4/Q
                         net (fo=1, routed)           0.383     2.353    lopt_3
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.589 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.589    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[7]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.384ns (78.482%)  route 0.379ns (21.518%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.596     1.839    uout/clk_48mhz
    SLICE_X1Y0           FDRE                                         r  uout/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.128     1.967 r  uout/state_reg[3]/Q
                         net (fo=12, routed)          0.379     2.347    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.256     3.602 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.602    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.371ns (77.065%)  route 0.408ns (22.935%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X58Y19         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           0.408     2.378    lopt_1
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.608 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.608    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_3/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.377ns (77.209%)  route 0.406ns (22.791%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.586     1.829    segDisp/clk_48mhz
    SLICE_X58Y19         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  segDisp/seg_reg[5]_lopt_replica_3/Q
                         net (fo=1, routed)           0.406     2.377    lopt_2
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.613 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.613    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.365ns (75.774%)  route 0.436ns (24.226%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X58Y20         FDRE                                         r  segDisp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  segDisp/an_reg[2]/Q
                         net (fo=1, routed)           0.436     2.406    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.629 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.629    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/dp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dp
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.340ns (74.277%)  route 0.464ns (25.723%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=243, routed)         0.587     1.830    segDisp/clk_48mhz
    SLICE_X58Y18         FDRE                                         r  segDisp/dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  segDisp/dp_reg/Q
                         net (fo=1, routed)           0.464     2.435    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.634 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.634    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





