<!DOCTYPE html>
<style>
    .pt-5 {
        padding-top: $spacer *3 !important;
    }

    .pl-5 {
        padding-left: ($spacer *3) !important;
    }

    .ml-5 {
        margin-left: ($spacer * 3) !important;
    }

    .padleft {
        padding-left: 3em;
    }
    .margintop {
        margin-top: 5em;
    }

</style>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.5.0/css/bootstrap.min.css" integrity="sha384-9aIt2nRpC12Uk9gS9baDl411NQApFmC26EwAOH8WgZl5MYYxFfc+NcPb1dKGj7Sk" crossorigin="anonymous">
    <link href="https://fonts.googleapis.com/css?family=Parisienne|Lato|Cinzel" rel="stylesheet">
    <title>Xusheng Zhao's Project/Work Experience</title>
</head>
<body style="background-color:lightblue">
    <div class="container-fluid pt-5">
        <div class="row flex justify-content-center" style="margin-right:1em;margin-left:1em">
            <h1 style="font-family:Cinzel;font-size:5em;color:black">Work/Project Experience</h1>
        </div>
        <div class="row" style="margin-right:1em;margin-left:1em">
            <div class="col-5 margintop" style="margin-left:4em">
                <img src="./pictures/Qsnapdragon.jpg" alt="Qsnapdragon logo" class="img-thumbnail float-left" width="300" height="300">
            </div>
            <div class="col-6 margintop ml-auto" style="background-color:white">
                <h4 style="color:black">Qualcomm</h4>
                <h5>Design Verification Engineer</h5>
                <h6>Skills / Languages: ARM Architecture, Baremetal OS, C/C++, System Verilog/Verilog, UVM</h6>
                <p>
                    I work on the CPU team to verify correct functionaliy and performance of ARM IP. My work focuses primarily on the C code running in a bare metal verification environment and analyzing the performace of our CPU cores.
                </p>
                <p>Achievements:</p>
                <ul>
                    <li>Built SQLite DB and lead the team in data pipeline flow and analysisL</li>
                    <li>Analyzed CPU data to generate new insights into L3 and CPU performance and scaling into future generations</li>
                    <li>Wrote low level ARM assembly functions for multi processor synchronization in bare metal environment</li>
                    <li>Created new library functions for interrupt handling and GIC programming</li>
                </ul>
            </div>
        </div>
        <div class="row" style="margin-right:1em;margin-left:1em">
            <div class="col-5 margintop" style="margin-left:4em">
                <img src="./pictures/basic_strategies.png" alt="Backtest strategy graph" class="img-thumbnail float-left">
            </div>
            <div class="col-6 margintop ml-auto" style="background-color:white">
                <h4 style="color:black">Stock Backtest platform</h4>
                <h5>Self Project <a href="https://github.com/XushengZhao/Backtest_Platform">(Github)</a></h5>
                <h6>Skills / Languages: Python, Object-oriented programming</h6>
                <p>
                    I created a simple, easy-to-use stock market backtesting platform. The platform is designed to work primarily with OHLC data.
                </p>
                <p>The project is based on Python and requires the "Pandas" package. It uses principles for OOP for easy strategy support. For more actual documentation, visit the Github link above.</p>
                <p>Achievements:</p>
                <ul>
                    <li>Usable with any OHLC csv, such as those downloadable from Yahoo finance</li>
                    <li>Simulates the any user strategy, implemented as a class, over the time period specified</li>
                    <li>Graphs the data using Python matplotlib</li>
                </ul>
            </div>
        </div>
        <div class="row" style="margin-right:1em;margin-left:1em">
            <div class="col-5 margintop" style="margin-left:4em">
                <img src="./pictures/hp_logo.png" alt="HP logo" class="img-thumbnail float-left" width="350" height="350">
            </div>
            <div class="col-6 margintop ml-auto" style="background-color:white">
                <h4 style="color:black">HP Inc.</h4>
                <h5>Asic Design Engineer</h5>
                <h6>Skills / Languages: FPGA, ASIC flow, Firmware development, System Verilog/Verilog</h6>
                <p>
                   While at HP, I worked on the development of HP printer ASICS. The focus of my work was primarily on ASIC emulation using FPGAs.  
                </p>
                <p>
                    I worked on synthesizing a working release of the ASIC design onto the FPGA. Firmware code can be run on this platform at slightly slower speeds than real silicon.
                    This is allows code verification prior to ASIC silicon. I would often collaborate with firmware to debug code and HW running on my emulation platform.
                    I was also responsible for the integration, design, and verification of a few RTL ASIC design modules.
                </p>
                <p>Achievements:</p>
                <ul>
                    <li>Created a new FPGA emulation platform with an integrated ARM CPU to allow both HW and firmware verification simultaneously</li>
                    <li>Enhanced FW productivity by developing C test to verify various HW components</li>
                    <li>Designed, integrated, and verified RTL modules in Verilog that eventually released in the ASIC</li>
                </ul>
            </div>
        </div>
        <div class="row" style="margin-right:1em;margin-left:1em">
            <div class="col-5 margintop" style="margin-left:4em">
                <button type="button" data-toggle="modal" data-target="#exampleModal">
                    <img id="imageresource" src="./pictures/comp_arch.jpg" alt="Datapath Design" style="width:48em;height:18em">
                </button>
            </div>
            <div class="col-6 margintop ml-auto" style="background-color:white">
                <h4 style="color:black">In-order LC3 CPU</h4>
                <h5>School CPU project</h5>
                <h6>Languages / Skills: System Verilog, Verilog, Computer Architecture</h6>
                <p>Design of a 5-stage in-order CPU with I/D L1 cache and unified L2 cache conforming to the LC-3b ISA.</p>
                <p>In my computer architecture class, 2 others and I was tasked with designing the highest performing CPU conforming to the LC-3b ISA. Performance ranking amongst peers was one of the criteras for grading as well as, obviously, correctness. </p>
                <p>I worked primarily on the design of the datapath section, while my partners worked on the cache design and performance measurement</p>
                <p>Achievements:</p>
                <ul>
                    <li>Implemented a dynamic branch predictor using the GAp prediction scheme with 8 way full associatve BTB, increasing performance by 25%</li>
                    <li>Increased max frequency by analyzing critical path timing</li>
                    <li>CPU design performance ranked top 10 in semester amonst 30ish teams</li>
                </ul>
            </div>
        </div>
        <div class="row" style="margin-left:1em;padding-top:5em;padding-left:2em;margin-bottom:3em">
            <div class="col-4" style="margin-left:13em; padding-left:5em">
                <div class="row justify-content-center" style="font-weight:700;">
                    <div class="col">
                        <a href="./index.html" class="nav-link">Home</a>
                    </div>
                    <div class="col">
                        <a href="./about.html" class="nav-link">About</a>
                    </div>
                    <div class="col">
                        <a href="./contact.html" class="nav-link">Contact</a>
                    </div>
                    <div class="col">
                        <a href="https://drive.google.com/file/d/17-ZV7464S9-oWNFuedImxfR-3HD_RQCy/view?usp=sharing" class="nav-link"> Resume</a>
                    </div>
                </div>
            </div>
        </div>
    
        <!-- Modal -->
        <div class="modal fade" id="exampleModal" tabindex="-1" role="dialog" aria-labelledby="exampleModalLabel" aria-hidden="true">
            <div class="modal-dialog modal-xl modal-dialog-centered">
                <div class="modal-content">
                    <div class="modal-header">
                        <button type="button" class="close" data-dismiss="modal" aria-label="Close">
                            <span aria-hidden="true">&times;</span>
                        </button>
                    </div>
                    <div class="modal-body">
                        <img src="./pictures/comp_arch.jpg" class="imagepreview" style="width:100%">
                    </div>
                </div>
            </div>
        </div>
    </div> 
    <script src="https://code.jquery.com/jquery-3.5.1.slim.min.js" integrity="sha384-DfXdz2htPH0lsSSs5nCTpuj/zy4C+OGpamoFVy38MVBnE+IbbVYUew+OrCXaRkfj" crossorigin="anonymous"></script>
    <script src="https://cdn.jsdelivr.net/npm/popper.js@1.16.0/dist/umd/popper.min.js" integrity="sha384-Q6E9RHvbIyZFJoft+2mJbHaEWldlvI9IOYy5n3zV9zzTtmI3UksdQRVvoxMfooAo" crossorigin="anonymous"></script>
    <script src="https://stackpath.bootstrapcdn.com/bootstrap/4.5.0/js/bootstrap.min.js" integrity="sha384-OgVRvuATP1z7JjHLkuOU7Xw704+h835Lr+6QL9UvYjZE3Ipu6Tp75j7Bh/kR0JKI" crossorigin="anonymous"></script>
</body>
</html>