Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 13 01:19:09 2026
| Host         : GoldenFlower running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 36714 |     0 |          0 |    117120 | 31.35 |
|   LUT as Logic             | 32888 |     0 |          0 |    117120 | 28.08 |
|   LUT as Memory            |  3826 |     0 |          0 |     57600 |  6.64 |
|     LUT as Distributed RAM |  2534 |     0 |            |           |       |
|     LUT as Shift Register  |  1292 |     0 |            |           |       |
| CLB Registers              | 52206 |     0 |          0 |    234240 | 22.29 |
|   Register as Flip Flop    | 52206 |     0 |          0 |    234240 | 22.29 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   889 |     0 |          0 |     14640 |  6.07 |
| F7 Muxes                   |  1547 |     0 |          0 |     58560 |  2.64 |
| F8 Muxes                   |    15 |     0 |          0 |     29280 |  0.05 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 153   |          Yes |           - |          Set |
| 213   |          Yes |           - |        Reset |
| 447   |          Yes |         Set |            - |
| 51393 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8094 |     0 |          0 |     14640 | 55.29 |
|   CLBL                                     |  4105 |     0 |            |           |       |
|   CLBM                                     |  3989 |     0 |            |           |       |
| LUT as Logic                               | 32888 |     0 |          0 |    117120 | 28.08 |
|   using O5 output only                     |   394 |       |            |           |       |
|   using O6 output only                     | 23216 |       |            |           |       |
|   using O5 and O6                          |  9278 |       |            |           |       |
| LUT as Memory                              |  3826 |     0 |          0 |     57600 |  6.64 |
|   LUT as Distributed RAM                   |  2534 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1514 |       |            |           |       |
|     using O5 and O6                        |  1020 |       |            |           |       |
|   LUT as Shift Register                    |  1292 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   250 |       |            |           |       |
|     using O5 and O6                        |  1042 |       |            |           |       |
| CLB Registers                              | 52206 |     0 |          0 |    234240 | 22.29 |
|   Register driven from within the CLB      | 25669 |       |            |           |       |
|   Register driven from outside the CLB     | 26537 |       |            |           |       |
|     LUT in front of the register is unused | 19903 |       |            |           |       |
|     LUT in front of the register is used   |  6634 |       |            |           |       |
| Unique Control Sets                        |  1443 |       |          0 |     29280 |  4.93 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  117 |     0 |          0 |       144 | 81.25 |
|   RAMB36/FIFO*    |  114 |     0 |          0 |       144 | 79.17 |
|     RAMB36E2 only |  114 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |       288 |  2.08 |
|     RAMB18E2 only |    6 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  230 |     0 |          0 |      1248 | 18.43 |
|   DSP48E2 only |  230 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       112 |  0.89 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 51393 |            Register |
| LUT6     | 14716 |                 CLB |
| LUT3     | 10678 |                 CLB |
| LUT4     |  5638 |                 CLB |
| LUT2     |  5167 |                 CLB |
| LUT5     |  5099 |                 CLB |
| SRL16E   |  2334 |                 CLB |
| RAMD32   |  1786 |                 CLB |
| MUXF7    |  1547 |                 CLB |
| RAMD64E  |  1504 |                 CLB |
| CARRY8   |   889 |                 CLB |
| LUT1     |   868 |                 CLB |
| FDSE     |   447 |            Register |
| RAMS32   |   264 |                 CLB |
| DSP48E2  |   230 |          Arithmetic |
| FDCE     |   213 |            Register |
| FDPE     |   153 |            Register |
| RAMB36E2 |   114 |            BLOCKRAM |
| MUXF8    |    15 |                 CLB |
| RAMB18E2 |     6 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------------------+------+
|                        Ref Name                       | Used |
+-------------------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0                          |    1 |
| design_1_rst_ps8_0_100M_0                             |    1 |
| design_1_ps8_0_axi_periph_imp_auto_ds_0               |    1 |
| design_1_dpuczdx8g_0_0                                |    1 |
| design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0 |    1 |
| design_1_axi_interconnect_hp0_imp_s01_data_fifo_0     |    1 |
| design_1_axi_interconnect_hp0_imp_s00_data_fifo_0     |    1 |
| design_1_axi_interconnect_hp0_imp_auto_us_df_0        |    1 |
+-------------------------------------------------------+------+


