# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../processor.srcs/sources_1/imports/new/alu.vhd" \
"../../../../processor.srcs/sources_1/imports/new/control_unit.vhd" \
"../../../../processor.srcs/sources_1/imports/new/cpu.vhd" \
"../../../../processor.srcs/sources_1/imports/new/data_path.vhd" \
"../../../../processor.srcs/sources_1/imports/new/memory.vhd" \
"../../../../processor.srcs/sources_1/imports/new/rom_128x8_sync.vhd" \
"../../../../processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd" \
"../../../../processor.srcs/sources_1/imports/new/computer.vhd" \
"../../../../processor.srcs/sim_1/new/computer_tb.vhd" \

# Do not sort compile order
nosort
