INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_addr_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_data_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_kernels
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aa08453/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense
