/*******************************************************************************
* Copyright Â© 2023 Analog Devices Inc. All Rights Reserved. This software is
* proprietary & confidential to Analog Devices, Inc. and its licensors.
*******************************************************************************/

#ifndef TMC2262_FIELDS
#define TMC2262_FIELDS

#define TMC2262_FAST_STANDSTILL_MASK                0x00000001
#define TMC2262_FAST_STANDSTILL_SHIFT               0
#define TMC2262_EN_STEALTHCHOP_MASK                 0x00000002
#define TMC2262_EN_STEALTHCHOP_SHIFT                1
#define TMC2262_MULTISTEP_FILT_MASK                 0x00000004
#define TMC2262_MULTISTEP_FILT_SHIFT                2
#define TMC2262_SHAFT_MASK                          0x00000008
#define TMC2262_SHAFT_SHIFT                         3
#define TMC2262_SMALL_HYSTERESIS_MASK               0x00000010
#define TMC2262_SMALL_HYSTERESIS_SHIFT              4
#define TMC2262_STOP_ENABLE_MASK                    0x00000020
#define TMC2262_STOP_ENABLE_SHIFT                   5
#define TMC2262_DIRECT_MODE_MASK                    0x00000040
#define TMC2262_DIRECT_MODE_SHIFT                   6
#define TMC2262_LENGTH_STEPPULSE_MASK               0x00000F00
#define TMC2262_LENGTH_STEPPULSE_SHIFT              8
#define TMC2262_OV_NN_MASK                          0x00001000
#define TMC2262_OV_NN_SHIFT                         12
#define TMC2262_RESET_MASK                          0x00000001
#define TMC2262_RESET_SHIFT                         0
#define TMC2262_DRV_ERR_MASK                        0x00000002
#define TMC2262_DRV_ERR_SHIFT                       1
#define TMC2262_UV_CP_MASK                          0x00000004
#define TMC2262_UV_CP_SHIFT                         2
#define TMC2262_REGISTER_RESET_MASK                 0x00000008
#define TMC2262_REGISTER_RESET_SHIFT                3
#define TMC2262_VM_UVLO_MASK                        0x00000010
#define TMC2262_VM_UVLO_SHIFT                       4
#define TMC2262_VCCIO_UV_MASK                       0x00000020
#define TMC2262_VCCIO_UV_SHIFT                      5
#define TMC2262_DIAG0_ERROR_MASK                    0x00000001
#define TMC2262_DIAG0_ERROR_SHIFT                   0
#define TMC2262_DIAG0_OTPW_MASK                     0x00000002
#define TMC2262_DIAG0_OTPW_SHIFT                    1
#define TMC2262_DIAG0_STALL_MASK                    0x00000004
#define TMC2262_DIAG0_STALL_SHIFT                   2
#define TMC2262_DIAG0_INDEX_MASK                    0x00000008
#define TMC2262_DIAG0_INDEX_SHIFT                   3
#define TMC2262_DIAG0_XCOMP_MASK                    0x00000040
#define TMC2262_DIAG0_XCOMP_SHIFT                   6
#define TMC2262_DIAG0_OV_MASK                       0x00000080
#define TMC2262_DIAG0_OV_SHIFT                      7
#define TMC2262_DIAG0_DCUSTEP_MASK                  0x00000100
#define TMC2262_DIAG0_DCUSTEP_SHIFT                 8
#define TMC2262_DIAG0_EV_STOP_SG_MASK               0x00000400
#define TMC2262_DIAG0_EV_STOP_SG_SHIFT              10
#define TMC2262_DIAG0_EV_N_DEVIATION_MASK           0x00001000
#define TMC2262_DIAG0_EV_N_DEVIATION_SHIFT          12
#define TMC2262_DIAG1_ERROR_MASK                    0x00002000
#define TMC2262_DIAG1_ERROR_SHIFT                   13
#define TMC2262_DIAG1_OTPW_MASK                     0x00004000
#define TMC2262_DIAG1_OTPW_SHIFT                    14
#define TMC2262_DIAG1_STALL_MASK                    0x00008000
#define TMC2262_DIAG1_STALL_SHIFT                   15
#define TMC2262_DIAG1_INDEX_MASK                    0x00010000
#define TMC2262_DIAG1_INDEX_SHIFT                   16
#define TMC2262_DIAG1_OV_MASK                       0x00100000
#define TMC2262_DIAG1_OV_SHIFT                      20
#define TMC2262_DIAG1_UDCSTEP_MASK                  0x00200000
#define TMC2262_DIAG1_UDCSTEP_SHIFT                 21
#define TMC2262_DIAG1_EV_STOP_SG_MASK               0x00800000
#define TMC2262_DIAG1_EV_STOP_SG_SHIFT              23
#define TMC2262_DIAG1_EV_N_DEVIATION_MASK           0x02000000
#define TMC2262_DIAG1_EV_N_DEVIATION_SHIFT          25
#define TMC2262_DIAG0_NOD_PP_MASK                   0x10000000
#define TMC2262_DIAG0_NOD_PP_SHIFT                  28
#define TMC2262_DIAG0_INVPP_MASK                    0x20000000
#define TMC2262_DIAG0_INVPP_SHIFT                   29
#define TMC2262_DIAG1_NOD_PP_MASK                   0x40000000
#define TMC2262_DIAG1_NOD_PP_SHIFT                  30
#define TMC2262_DIAG1_INVPP_MASK                    0x80000000
#define TMC2262_DIAG1_INVPP_SHIFT                   31
#define TMC2262_DIAG0_DAC_EN_MASK                   0x00000001
#define TMC2262_DIAG0_DAC_EN_SHIFT                  0
#define TMC2262_DIAG0_DAC_SEL_MASK                  0x000001F0
#define TMC2262_DIAG0_DAC_SEL_SHIFT                 4
#define TMC2262_DIAG1_DAC_EN_MASK                   0x00001000
#define TMC2262_DIAG1_DAC_EN_SHIFT                  12
#define TMC2262_DIAG1_DAC_SEL_MASK                  0x001F0000
#define TMC2262_DIAG1_DAC_SEL_SHIFT                 16
#define TMC2262_STEP_MASK                           0x00000001
#define TMC2262_STEP_SHIFT                          0
#define TMC2262_DIR_MASK                            0x00000002
#define TMC2262_DIR_SHIFT                           1
#define TMC2262_ENCB_MASK                           0x00000004
#define TMC2262_ENCB_SHIFT                          2
#define TMC2262_ENCA_MASK                           0x00000008
#define TMC2262_ENCA_SHIFT                          3
#define TMC2262_DRV_ENN_MASK                        0x00000010
#define TMC2262_DRV_ENN_SHIFT                       4
#define TMC2262_ENCN_MASK                           0x00000020
#define TMC2262_ENCN_SHIFT                          5
#define TMC2262_RESERVED_MASK                       0x00000080
#define TMC2262_RESERVED_SHIFT                      7
#define TMC2262_EXT_RES_DET_MASK                    0x00002000
#define TMC2262_EXT_RES_DET_SHIFT                   13
#define TMC2262_EXT_CLK_MASK                        0x00004000
#define TMC2262_EXT_CLK_SHIFT                       14
#define TMC2262_SILICON_RV_MASK                     0x00070000
#define TMC2262_SILICON_RV_SHIFT                    16
#define TMC2262_CURRENT_RANGE_MASK                  0x00000003
#define TMC2262_CURRENT_RANGE_SHIFT                 0
#define TMC2262_CURRENT_RANGE_SCALE_MASK            0x0000000C
#define TMC2262_CURRENT_RANGE_SCALE_SHIFT           2
#define TMC2262_SLOPE_CONTROL_MASK                  0x00000030
#define TMC2262_SLOPE_CONTROL_SHIFT                 4
#define TMC2262_COMMIT_MASK                         0x00000001
#define TMC2262_COMMIT_SHIFT                        0
#define TMC2262_EXT_NOT_INT_MASK                    0x00000002
#define TMC2262_EXT_NOT_INT_SHIFT                   1
#define TMC2262_CLK_SYS_SEL_MASK                    0x00000004
#define TMC2262_CLK_SYS_SEL_SHIFT                   2
#define TMC2262_ADC_CLK_ENA_MASK                    0x00000008
#define TMC2262_ADC_CLK_ENA_SHIFT                   3
#define TMC2262_PWM_CLK_ENA_MASK                    0x00000010
#define TMC2262_PWM_CLK_ENA_SHIFT                   4
#define TMC2262_CLOCK_DIVIDER_MASK                  0x000003E0
#define TMC2262_CLOCK_DIVIDER_SHIFT                 5
#define TMC2262_CLK_FSM_ENA_MASK                    0x00000400
#define TMC2262_CLK_FSM_ENA_SHIFT                   10
#define TMC2262_CLK_1MO_TMO_MASK                    0x00001000
#define TMC2262_CLK_1MO_TMO_SHIFT                   12
#define TMC2262_CLK_LOSS_MASK                       0x00002000
#define TMC2262_CLK_LOSS_SHIFT                      13
#define TMC2262_CLK_IS_STUCK_MASK                   0x00004000
#define TMC2262_CLK_IS_STUCK_SHIFT                  14
#define TMC2262_PLL_LOCK_LOSS_MASK                  0x00008000
#define TMC2262_PLL_LOCK_LOSS_SHIFT                 15
#define TMC2262_IHOLD_MASK                          0x000000FF
#define TMC2262_IHOLD_SHIFT                         0
#define TMC2262_IRUN_MASK                           0x0000FF00
#define TMC2262_IRUN_SHIFT                          8
#define TMC2262_IHOLDDELAY_MASK                     0x00FF0000
#define TMC2262_IHOLDDELAY_SHIFT                    16
#define TMC2262_IRUNDELAY_MASK                      0x0F000000
#define TMC2262_IRUNDELAY_SHIFT                     24
#define TMC2262_TPOWERDOWN_MASK                     0x000000FF
#define TMC2262_TPOWERDOWN_SHIFT                    0
#define TMC2262_TSTEP_MASK                          0x000FFFFF
#define TMC2262_TSTEP_SHIFT                         0
#define TMC2262_TPWMTHRS_MASK                       0x000FFFFF
#define TMC2262_TPWMTHRS_SHIFT                      0
#define TMC2262_TCOOLTHRS_MASK                      0x000FFFFF
#define TMC2262_TCOOLTHRS_SHIFT                     0
#define TMC2262_THIGH_MASK                          0x000FFFFF
#define TMC2262_THIGH_SHIFT                         0
#define TMC2262_TSGP_LOW_VEL_THRS_MASK              0x000FFFFF
#define TMC2262_TSGP_LOW_VEL_THRS_SHIFT             0
#define TMC2262_T_RCOIL_MEAS_MASK                   0x000FFFFF
#define TMC2262_T_RCOIL_MEAS_SHIFT                  0
#define TMC2262_TUDCSTEP_MASK                       0x000FFFFF
#define TMC2262_TUDCSTEP_SHIFT                      0
#define TMC2262_DECEL_THRS_MASK                     0x0000000F
#define TMC2262_DECEL_THRS_SHIFT                    0
#define TMC2262_ACCEL_THRS_MASK                     0x000000F0
#define TMC2262_ACCEL_THRS_SHIFT                    4
#define TMC2262_UDC_ENABLE_MASK                     0x00000100
#define TMC2262_UDC_ENABLE_SHIFT                    8
#define TMC2262_STEPS_LOST_MASK                     0x000FFFFF
#define TMC2262_STEPS_LOST_SHIFT                    0
#define TMC2262_SG_STOP_MASK                        0x00000400
#define TMC2262_SG_STOP_SHIFT                       10
#define TMC2262_EVENT_STOP_SG_MASK                  0x00000040
#define TMC2262_EVENT_STOP_SG_SHIFT                 6
#define TMC2262_POL_A_MASK                          0x00000001
#define TMC2262_POL_A_SHIFT                         0
#define TMC2262_POL_B_MASK                          0x00000002
#define TMC2262_POL_B_SHIFT                         1
#define TMC2262_POL_N_MASK                          0x00000004
#define TMC2262_POL_N_SHIFT                         2
#define TMC2262_IGNORE_AB_MASK                      0x00000008
#define TMC2262_IGNORE_AB_SHIFT                     3
#define TMC2262_CLR_CONT_MASK                       0x00000010
#define TMC2262_CLR_CONT_SHIFT                      4
#define TMC2262_CLR_ONCE_MASK                       0x00000020
#define TMC2262_CLR_ONCE_SHIFT                      5
#define TMC2262_POS_NEG_EDGE_MASK                   0x000000C0
#define TMC2262_POS_NEG_EDGE_SHIFT                  6
#define TMC2262_CLR_ENC_X_MASK                      0x00000100
#define TMC2262_CLR_ENC_X_SHIFT                     8
#define TMC2262_ENC_SEL_DECIMAL_MASK                0x00000400
#define TMC2262_ENC_SEL_DECIMAL_SHIFT               10
#define TMC2262_NBEMF_ABN_SEL_MASK                  0x00000800
#define TMC2262_NBEMF_ABN_SEL_SHIFT                 11
#define TMC2262_BEMF_HYST_MASK                      0x00007000
#define TMC2262_BEMF_HYST_SHIFT                     12
#define TMC2262_BEMF_BLANK_TIME_MASK                0x00FF0000
#define TMC2262_BEMF_BLANK_TIME_SHIFT               16
#define TMC2262_BEMF_FILTER_SEL_MASK                0x30000000
#define TMC2262_BEMF_FILTER_SEL_SHIFT               28
#define TMC2262_X_ENC_MASK                          0xFFFFFFFF
#define TMC2262_X_ENC_SHIFT                         0
#define TMC2262_ENC_CONST_MASK                      0xFFFFFFFF
#define TMC2262_ENC_CONST_SHIFT                     0
#define TMC2262_N_EVENT_MASK                        0x00000001
#define TMC2262_N_EVENT_SHIFT                       0
#define TMC2262_DEVIATION_WARN_MASK                 0x00000002
#define TMC2262_DEVIATION_WARN_SHIFT                1
#define TMC2262_ENC_LATCH_MASK                      0xFFFFFFFF
#define TMC2262_ENC_LATCH_SHIFT                     0
#define TMC2262_ENC_DEVIATION_MASK                  0x000FFFFF
#define TMC2262_ENC_DEVIATION_SHIFT                 0
#define TMC2262_CUR_P_MASK                          0x00000FFF
#define TMC2262_CUR_P_SHIFT                         0
#define TMC2262_CUR_I_MASK                          0x03FF0000
#define TMC2262_CUR_I_SHIFT                         16
#define TMC2262_ANGLE_P_MASK                        0x00000FFF
#define TMC2262_ANGLE_P_SHIFT                       0
#define TMC2262_ANGLE_I_MASK                        0x03FF0000
#define TMC2262_ANGLE_I_SHIFT                       16
#define TMC2262_ANGLE_PI_LIMIT_MASK                 0x000003FF
#define TMC2262_ANGLE_PI_LIMIT_SHIFT                0
#define TMC2262_ANGLE_PI_INT_POS_CLIP_MASK          0x00001000
#define TMC2262_ANGLE_PI_INT_POS_CLIP_SHIFT         12
#define TMC2262_ANGLE_PI_INT_NEG_CLIP_MASK          0x00002000
#define TMC2262_ANGLE_PI_INT_NEG_CLIP_SHIFT         13
#define TMC2262_ANGLE_PI_POS_CLIP_MASK              0x00004000
#define TMC2262_ANGLE_PI_POS_CLIP_SHIFT             14
#define TMC2262_ANGLE_PI_NEG_CLIP_MASK              0x00008000
#define TMC2262_ANGLE_PI_NEG_CLIP_SHIFT             15
#define TMC2262_CUR_PI_LIMIT_MASK                   0x0FFF0000
#define TMC2262_CUR_PI_LIMIT_SHIFT                  16
#define TMC2262_CUR_PI_INT_POS_CLIP_MASK            0x10000000
#define TMC2262_CUR_PI_INT_POS_CLIP_SHIFT           28
#define TMC2262_CUR_PI_INT_NEG_CLIP_MASK            0x20000000
#define TMC2262_CUR_PI_INT_NEG_CLIP_SHIFT           29
#define TMC2262_CUR_PI_POS_CLIP_MASK                0x40000000
#define TMC2262_CUR_PI_POS_CLIP_SHIFT               30
#define TMC2262_CUR_PI_NEG_CLIP_MASK                0x80000000
#define TMC2262_CUR_PI_NEG_CLIP_SHIFT               31
#define TMC2262_ANGLE_LOWER_I_LIMIT_MASK            0x000003FF
#define TMC2262_ANGLE_LOWER_I_LIMIT_SHIFT           0
#define TMC2262_ANGLE_ERROR_MASK                    0x03FF0000
#define TMC2262_ANGLE_ERROR_SHIFT                   16
#define TMC2262_AMPL_MEAS_MASK                      0x00000FFF
#define TMC2262_AMPL_MEAS_SHIFT                     0
#define TMC2262_ANGLE_MEAS_MASK                     0x03FF0000
#define TMC2262_ANGLE_MEAS_SHIFT                    16
#define TMC2262_PWM_CALC_MASK                       0x00001FFF
#define TMC2262_PWM_CALC_SHIFT                      0
#define TMC2262_ANGLE_CORR_CALC_MASK                0x03FF0000
#define TMC2262_ANGLE_CORR_CALC_SHIFT               16
#define TMC2262_COIL_INDUCT_MASK                    0x00007FFF
#define TMC2262_COIL_INDUCT_SHIFT                   0
#define TMC2262_RCOIL_MANUAL_MASK                   0x00010000
#define TMC2262_RCOIL_MANUAL_SHIFT                  16
#define TMC2262_RCOIL_THERMAL_COUPLING_MASK         0x00020000
#define TMC2262_RCOIL_THERMAL_COUPLING_SHIFT        17
#define TMC2262_R_COIL_AUTO_B_MASK                  0x00000FFF
#define TMC2262_R_COIL_AUTO_B_SHIFT                 0
#define TMC2262_R_COIL_AUTO_A_MASK                  0x0FFF0000
#define TMC2262_R_COIL_AUTO_A_SHIFT                 16
#define TMC2262_R_COIL_USER_B_MASK                  0x00000FFF
#define TMC2262_R_COIL_USER_B_SHIFT                 0
#define TMC2262_R_COIL_USER_A_MASK                  0x0FFF0000
#define TMC2262_R_COIL_USER_A_SHIFT                 16
#define TMC2262_SGP_THRS_MASK                       0x000001FF
#define TMC2262_SGP_THRS_SHIFT                      0
#define TMC2262_SGP_FILT_EN_MASK                    0x00001000
#define TMC2262_SGP_FILT_EN_SHIFT                   12
#define TMC2262_SGP_LOW_VEL_FREEZE_MASK             0x00002000
#define TMC2262_SGP_LOW_VEL_FREEZE_SHIFT            13
#define TMC2262_SGP_CLEAR_CUR_PI_MASK               0x00004000
#define TMC2262_SGP_CLEAR_CUR_PI_SHIFT              14
#define TMC2262_SGP_LOW_VEL_SLOPE_MASK              0x00FF0000
#define TMC2262_SGP_LOW_VEL_SLOPE_SHIFT             16
#define TMC2262_SGP_LOW_VEL_CNTS_MASK               0x30000000
#define TMC2262_SGP_LOW_VEL_CNTS_SHIFT              28
#define TMC2262_SGP_IND_2_MASK                      0x000003FF
#define TMC2262_SGP_IND_2_SHIFT                     0
#define TMC2262_SGP_IND_3_MASK                      0x03FF0000
#define TMC2262_SGP_IND_3_SHIFT                     16
#define TMC2262_SGP_IND_0_MASK                      0x000003FF
#define TMC2262_SGP_IND_0_SHIFT                     0
#define TMC2262_SGP_IND_1_MASK                      0x03FF0000
#define TMC2262_SGP_IND_1_SHIFT                     16
#define TMC2262_UL_B_MASK                           0x00000FFF
#define TMC2262_UL_B_SHIFT                          0
#define TMC2262_UL_A_MASK                           0x0FFF0000
#define TMC2262_UL_A_SHIFT                          16
#define TMC2262_SGP_RAW_MASK                        0x000003FF
#define TMC2262_SGP_RAW_SHIFT                       0
#define TMC2262_UBEMF_ABS_MASK                      0x0FFF0000
#define TMC2262_UBEMF_ABS_SHIFT                     16
#define TMC2262_COOL_CUR_DIV_MASK                   0x0000000F
#define TMC2262_COOL_CUR_DIV_SHIFT                  0
#define TMC2262_LOAD_FILT_EN_MASK                   0x00000010
#define TMC2262_LOAD_FILT_EN_SHIFT                  4
#define TMC2262_COOLSTEP_P_MASK                     0x00000FFF
#define TMC2262_COOLSTEP_P_SHIFT                    0
#define TMC2262_COOLSTEP_I_MASK                     0x03FF0000
#define TMC2262_COOLSTEP_I_SHIFT                    16
#define TMC2262_COOL_PI_DOWN_LIMIT_MASK             0x00000FFF
#define TMC2262_COOL_PI_DOWN_LIMIT_SHIFT            0
#define TMC2262_COOL_PI_OFF_SPEED_MASK              0x0FFF0000
#define TMC2262_COOL_PI_OFF_SPEED_SHIFT             16
#define TMC2262_COOL_LOW_LOAD_RESERVE_MASK          0x000000FF
#define TMC2262_COOL_LOW_LOAD_RESERVE_SHIFT         0
#define TMC2262_COOL_HI_LOAD_RESERVE_MASK           0x0000FF00
#define TMC2262_COOL_HI_LOAD_RESERVE_SHIFT          8
#define TMC2262_COOL_LOW_GENERATORIC_RESERVE_MASK   0x00FF0000
#define TMC2262_COOL_LOW_GENERATORIC_RESERVE_SHIFT  16
#define TMC2262_COOL_HI_GENERATORIC_RESERVE_MASK    0xFF000000
#define TMC2262_COOL_HI_GENERATORIC_RESERVE_SHIFT   24
#define TMC2262_SGP_RESULT_MASK                     0x000003FF
#define TMC2262_SGP_RESULT_SHIFT                    0
#define TMC2262_COOLSTEP_LOAD_RESERVE_MASK          0x01FF0000
#define TMC2262_COOLSTEP_LOAD_RESERVE_SHIFT         16
#define TMC2262_TSTEP_VELOCITY_MASK                 0x007FFFFF
#define TMC2262_TSTEP_VELOCITY_SHIFT                0
#define TMC2262_ADC_VSUPPLY_MASK                    0x000001FF
#define TMC2262_ADC_VSUPPLY_SHIFT                   0
#define TMC2262_ADC_TEMP_MASK                       0x01FF0000
#define TMC2262_ADC_TEMP_SHIFT                      16
#define TMC2262_ADC_I_A_MASK                        0x00000FFF
#define TMC2262_ADC_I_A_SHIFT                       0
#define TMC2262_ADC_I_B_MASK                        0x0FFF0000
#define TMC2262_ADC_I_B_SHIFT                       16
#define TMC2262_OVERVOLTAGE_VTH_MASK                0x000001FF
#define TMC2262_OVERVOLTAGE_VTH_SHIFT               0
#define TMC2262_OVERTEMPPREWARNING_VTH_MASK         0x01FF0000
#define TMC2262_OVERTEMPPREWARNING_VTH_SHIFT        16
#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
//#define TMC2262_MSLUT___MASK                        0xFFFFFFFF
//#define TMC2262_MSLUT___SHIFT                       0
#define TMC2262_W0_MASK                             0x00000003
#define TMC2262_W0_SHIFT                            0
#define TMC2262_W1_MASK                             0x0000000C
#define TMC2262_W1_SHIFT                            2
#define TMC2262_W2_MASK                             0x00000030
#define TMC2262_W2_SHIFT                            4
#define TMC2262_W3_MASK                             0x000000C0
#define TMC2262_W3_SHIFT                            6
#define TMC2262_X1_MASK                             0x0000FF00
#define TMC2262_X1_SHIFT                            8
#define TMC2262_X2_MASK                             0x00FF0000
#define TMC2262_X2_SHIFT                            16
#define TMC2262_X3_MASK                             0xFF000000
#define TMC2262_X3_SHIFT                            24
#define TMC2262_START_SIN_MASK                      0x000000FF
#define TMC2262_START_SIN_SHIFT                     0
#define TMC2262_START_SIN90_MASK                    0x00FF0000
#define TMC2262_START_SIN90_SHIFT                   16
#define TMC2262_OFFSET_SIN90_MASK                   0xFF000000
#define TMC2262_OFFSET_SIN90_SHIFT                  24
#define TMC2262_MSCNT_MASK                          0x000003FF
#define TMC2262_MSCNT_SHIFT                         0
#define TMC2262_CUR_B_MASK                          0x000001FF
#define TMC2262_CUR_B_SHIFT                         0
#define TMC2262_CUR_A_MASK                          0x01FF0000
#define TMC2262_CUR_A_SHIFT                         16
#define TMC2262_TOFF_MASK                           0x0000000F
#define TMC2262_TOFF_SHIFT                          0
#define TMC2262_HSTRT_TFD210_MASK                   0x00000070
#define TMC2262_HSTRT_TFD210_SHIFT                  4
#define TMC2262_HEND_OFFSET_MASK                    0x00000780
#define TMC2262_HEND_OFFSET_SHIFT                   7
#define TMC2262_FD3_MASK                            0x00000800
#define TMC2262_FD3_SHIFT                           11
#define TMC2262_DISFDCC_MASK                        0x00001000
#define TMC2262_DISFDCC_SHIFT                       12
#define TMC2262_CHM_MASK                            0x00004000
#define TMC2262_CHM_SHIFT                           14
#define TMC2262_TBL_MASK                            0x00018000
#define TMC2262_TBL_SHIFT                           15
#define TMC2262_TPFD_MASK                           0x00F00000
#define TMC2262_TPFD_SHIFT                          20
#define TMC2262_MRES_MASK                           0x0F000000
#define TMC2262_MRES_SHIFT                          24
#define TMC2262_INTPOL_MASK                         0x10000000
#define TMC2262_INTPOL_SHIFT                        28
#define TMC2262_DEDGE_MASK                          0x20000000
#define TMC2262_DEDGE_SHIFT                         29
#define TMC2262_SEMIN_MASK                          0x0000000F
#define TMC2262_SEMIN_SHIFT                         0
#define TMC2262_SEUP_MASK                           0x00000060
#define TMC2262_SEUP_SHIFT                          5
#define TMC2262_SEMAX_MASK                          0x00000F00
#define TMC2262_SEMAX_SHIFT                         8
#define TMC2262_SEDN_MASK                           0x00007000
#define TMC2262_SEDN_SHIFT                          12
#define TMC2262_SEIMIN_MASK                         0x00008000
#define TMC2262_SEIMIN_SHIFT                        15
#define TMC2262_SGT_MASK                            0x007F0000
#define TMC2262_SGT_SHIFT                           16
#define TMC2262_THIGH_SG_OFF_MASK                   0x00800000
#define TMC2262_THIGH_SG_OFF_SHIFT                  23
#define TMC2262_SFILT_MASK                          0x01000000
#define TMC2262_SFILT_SHIFT                         24
#define TMC2262_SG_RESULT_MASK                      0x000003FF
#define TMC2262_SG_RESULT_SHIFT                     0
#define TMC2262_SEQ_STOPPED_MASK                    0x00000400
#define TMC2262_SEQ_STOPPED_SHIFT                   10
#define TMC2262_OV_MASK                             0x00000800
#define TMC2262_OV_SHIFT                            11
#define TMC2262_S2VSA_MASK                          0x00001000
#define TMC2262_S2VSA_SHIFT                         12
#define TMC2262_S2VSB_MASK                          0x00002000
#define TMC2262_S2VSB_SHIFT                         13
#define TMC2262_STEALTH_MASK                        0x00004000
#define TMC2262_STEALTH_SHIFT                       14
#define TMC2262_CS_ACTUAL_MASK                      0x00FF0000
#define TMC2262_CS_ACTUAL_SHIFT                     16
#define TMC2262_STALLGUARD_MASK                     0x01000000
#define TMC2262_STALLGUARD_SHIFT                    24
#define TMC2262_OT_MASK                             0x02000000
#define TMC2262_OT_SHIFT                            25
#define TMC2262_OTPW_MASK                           0x04000000
#define TMC2262_OTPW_SHIFT                          26
#define TMC2262_S2GA_MASK                           0x08000000
#define TMC2262_S2GA_SHIFT                          27
#define TMC2262_S2GB_MASK                           0x10000000
#define TMC2262_S2GB_SHIFT                          28
#define TMC2262_OLA_MASK                            0x20000000
#define TMC2262_OLA_SHIFT                           29
#define TMC2262_OLB_MASK                            0x40000000
#define TMC2262_OLB_SHIFT                           30
#define TMC2262_STST_MASK                           0x80000000
#define TMC2262_STST_SHIFT                          31
#define TMC2262_PWM_FREQ_MASK                       0x0000000F
#define TMC2262_PWM_FREQ_SHIFT                      0
#define TMC2262_FREEWHEEL_MASK                      0x00000030
#define TMC2262_FREEWHEEL_SHIFT                     4
#define TMC2262_OL_THRSH_MASK                       0x000000C0
#define TMC2262_OL_THRSH_SHIFT                      6
#define TMC2262_SD_ON_MEAS_LO_MASK                  0x0000F000
#define TMC2262_SD_ON_MEAS_LO_SHIFT                 12
#define TMC2262_SD_ON_MEAS_HI_MASK                  0x000F0000
#define TMC2262_SD_ON_MEAS_HI_SHIFT                 16

#endif
