INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:02:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 mulf2/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 2.625ns (32.732%)  route 5.395ns (67.268%))
  Logic Levels:           24  (CARRY4=11 LUT1=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mulf2/operator/clk
    SLICE_X8Y58          FDRE                                         r  mulf2/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf2/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.443     1.183    mulf2/operator/sigProdExt_c2[23]
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.122     1.305 r  mulf2/operator/X_1_c1[3]_i_11/O
                         net (fo=1, routed)           0.358     1.662    mulf2/operator/X_1_c1[3]_i_11_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I3_O)        0.043     1.705 r  mulf2/operator/X_1_c1[3]_i_7/O
                         net (fo=1, routed)           0.382     2.087    mulf2/operator/X_1_c1[3]_i_7_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.043     2.130 r  mulf2/operator/X_1_c1[3]_i_6/O
                         net (fo=1, routed)           0.000     2.130    mulf2/operator/RoundingAdder/S[0]
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.381 r  mulf2/operator/RoundingAdder/X_1_c1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.381    mulf2/operator/RoundingAdder/X_1_c1_reg[3]_i_4_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.430 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.430    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.479 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.479    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.528 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.528    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.577 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.577    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.626 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.626    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.771 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0/O[3]
                         net (fo=6, routed)           0.545     3.316    mulf2/operator/RoundingAdder/ip_result__0[27]
    SLICE_X6Y71          LUT4 (Prop_lut4_I1_O)        0.120     3.436 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_7/O
                         net (fo=1, routed)           0.152     3.588    mulf2/operator/RoundingAdder/X_1_c1[24]_i_7_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.043     3.631 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_5/O
                         net (fo=37, routed)          0.507     4.138    mulf2/operator/RoundingAdder/X_1_c1[24]_i_5_n_0
    SLICE_X10Y67         LUT4 (Prop_lut4_I3_O)        0.050     4.188 f  mulf2/operator/RoundingAdder/level4_c1[15]_i_2__0/O
                         net (fo=9, routed)           0.515     4.703    mulf2/operator/RoundingAdder/X_c2_reg[15]_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.127     4.830 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_10__0/O
                         net (fo=1, routed)           0.315     5.145    mulf2/operator/RoundingAdder/ltOp_carry__2_i_10__0_n_0
    SLICE_X9Y68          LUT5 (Prop_lut5_I1_O)        0.043     5.188 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_6/O
                         net (fo=3, routed)           0.349     5.537    mulf2/operator/RoundingAdder/ltOp_carry__2_i_6_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.043     5.580 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.263     5.843    addf1/operator/ltOp_carry__3_0[0]
    SLICE_X8Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.030 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.030    addf1/operator/ltOp_carry__2_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.152 f  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=72, routed)          0.294     6.446    addf1/operator/CO[0]
    SLICE_X7Y72          LUT1 (Prop_lut1_I0_O)        0.127     6.573 r  addf1/operator/i__carry_i_1__0/O
                         net (fo=7, routed)           0.289     6.861    addf1/operator/i__carry_i_1__0_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     7.103 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.248 r  addf1/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=9, routed)           0.413     7.661    addf1/operator/RightShifterComponent/O[3]
    SLICE_X6Y69          LUT4 (Prop_lut4_I2_O)        0.126     7.787 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=29, routed)          0.257     8.045    mulf2/operator/RoundingAdder/level4_c1_reg[3]_0[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.126     8.171 r  mulf2/operator/RoundingAdder/level4_c1[4]_i_2__0/O
                         net (fo=1, routed)           0.314     8.485    mulf2/operator/RoundingAdder/level4_c1[4]_i_2__0_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.043     8.528 r  mulf2/operator/RoundingAdder/level4_c1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.528    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0[3]
    SLICE_X4Y68          FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1456, unset)         0.483     9.683    addf1/operator/RightShifterComponent/clk
    SLICE_X4Y68          FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[4]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)        0.032     9.679    addf1/operator/RightShifterComponent/level4_c1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  1.152    




