// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_Layer_norm_HH_
#define _Bert_layer_Layer_norm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1.h"
#include "Bert_layer_Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "Bert_layer_Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1.h"
#include "Bert_layer_Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "Bert_layer_Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1.h"
#include "Bert_layer_Bert_layer_fptrunc_64ns_32_2_no_dsp_1.h"
#include "Bert_layer_Bert_layer_fpext_32ns_64_2_no_dsp_1.h"
#include "Bert_layer_Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1.h"
#include "Bert_layer_Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1.h"
#include "Bert_layer_Bert_layer_add_4ns_4ns_4_1_1.h"
#include "Bert_layer_Bert_layer_sub_14ns_14ns_14_1_1.h"
#include "Bert_layer_Bert_layer_add_10ns_10ns_10_1_1.h"
#include "Bert_layer_Bert_layer_add_14ns_14ns_14_1_1.h"
#include "Bert_layer_Bert_layer_sub_54ns_54ns_54_1_1.h"
#include "Bert_layer_Bert_layer_sub_12ns_12ns_12_1_1.h"
#include "Bert_layer_Bert_layer_add_12s_12ns_12_1_1.h"
#include "Bert_layer_Self_attention_inp_sumRow.h"

namespace ap_rtl {

struct Bert_layer_Layer_norm : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > v137_address0;
    sc_out< sc_logic > v137_ce0;
    sc_in< sc_lv<32> > v137_q0;
    sc_out< sc_lv<10> > v138_address0;
    sc_out< sc_logic > v138_ce0;
    sc_in< sc_lv<32> > v138_q0;
    sc_out< sc_lv<10> > v139_address0;
    sc_out< sc_logic > v139_ce0;
    sc_in< sc_lv<32> > v139_q0;
    sc_out< sc_lv<14> > v140_V_address0;
    sc_out< sc_logic > v140_V_ce0;
    sc_out< sc_logic > v140_V_we0;
    sc_out< sc_lv<24> > v140_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const3;
    sc_signal< sc_lv<10> > ap_var_for_const4;
    sc_signal< sc_lv<14> > ap_var_for_const5;
    sc_signal< sc_lv<54> > ap_var_for_const6;
    sc_signal< sc_lv<12> > ap_var_for_const7;
    sc_signal< sc_lv<12> > ap_var_for_const9;
    sc_signal< sc_lv<12> > ap_var_for_const8;


    // Module declarations
    Bert_layer_Layer_norm(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_Layer_norm);

    ~Bert_layer_Layer_norm();

    sc_trace_file* mVcdFile;

    Bert_layer_Self_attention_inp_sumRow* mean_U;
    Bert_layer_Self_attention_inp_sumRow* mean2_U;
    Bert_layer_Self_attention_inp_sumRow* var_U;
    Bert_layer_Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1<1,5,32,32,32>* Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_U3136;
    Bert_layer_Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_U3137;
    Bert_layer_Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U3138;
    Bert_layer_Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_U3139;
    Bert_layer_Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1<1,12,32,32,32>* Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_U3140;
    Bert_layer_Bert_layer_fptrunc_64ns_32_2_no_dsp_1<1,2,64,32>* Bert_layer_fptrunc_64ns_32_2_no_dsp_1_U3141;
    Bert_layer_Bert_layer_fpext_32ns_64_2_no_dsp_1<1,2,32,64>* Bert_layer_fpext_32ns_64_2_no_dsp_1_U3142;
    Bert_layer_Bert_layer_fpext_32ns_64_2_no_dsp_1<1,2,32,64>* Bert_layer_fpext_32ns_64_2_no_dsp_1_U3143;
    Bert_layer_Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1<1,12,32,32,32>* Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_U3144;
    Bert_layer_Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1<1,8,64,64,64>* Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_U3145;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3146;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3147;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3148;
    Bert_layer_Bert_layer_sub_14ns_14ns_14_1_1<1,1,14,14,14>* Bert_layer_sub_14ns_14ns_14_1_1_U3149;
    Bert_layer_Bert_layer_add_10ns_10ns_10_1_1<1,1,10,10,10>* Bert_layer_add_10ns_10ns_10_1_1_U3150;
    Bert_layer_Bert_layer_add_14ns_14ns_14_1_1<1,1,14,14,14>* Bert_layer_add_14ns_14ns_14_1_1_U3151;
    Bert_layer_Bert_layer_add_14ns_14ns_14_1_1<1,1,14,14,14>* Bert_layer_add_14ns_14ns_14_1_1_U3152;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U3153;
    Bert_layer_Bert_layer_add_10ns_10ns_10_1_1<1,1,10,10,10>* Bert_layer_add_10ns_10ns_10_1_1_U3154;
    Bert_layer_Bert_layer_sub_54ns_54ns_54_1_1<1,1,54,54,54>* Bert_layer_sub_54ns_54ns_54_1_1_U3155;
    Bert_layer_Bert_layer_sub_12ns_12ns_12_1_1<1,1,12,12,12>* Bert_layer_sub_12ns_12ns_12_1_1_U3156;
    Bert_layer_Bert_layer_add_12s_12ns_12_1_1<1,1,12,12,12>* Bert_layer_add_12s_12ns_12_1_1_U3157;
    Bert_layer_Bert_layer_sub_12ns_12ns_12_1_1<1,1,12,12,12>* Bert_layer_sub_12ns_12ns_12_1_1_U3158;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > j6_reg_279;
    sc_signal< sc_lv<32> > v153_reg_290;
    sc_signal< sc_lv<32> > v149_reg_300;
    sc_signal< sc_lv<14> > indvar_flatten_reg_310;
    sc_signal< sc_lv<4> > i9_reg_321;
    sc_signal< sc_lv<10> > j7_reg_332;
    sc_signal< sc_lv<32> > mean_q0;
    sc_signal< sc_lv<32> > reg_386;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state44_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state48_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state51_pp3_stage0_iter11;
    sc_signal< bool > ap_block_state52_pp3_stage0_iter12;
    sc_signal< bool > ap_block_state53_pp3_stage0_iter13;
    sc_signal< bool > ap_block_state54_pp3_stage0_iter14;
    sc_signal< bool > ap_block_state55_pp3_stage0_iter15;
    sc_signal< bool > ap_block_state56_pp3_stage0_iter16;
    sc_signal< bool > ap_block_state57_pp3_stage0_iter17;
    sc_signal< bool > ap_block_state58_pp3_stage0_iter18;
    sc_signal< bool > ap_block_state59_pp3_stage0_iter19;
    sc_signal< bool > ap_block_state60_pp3_stage0_iter20;
    sc_signal< bool > ap_block_state61_pp3_stage0_iter21;
    sc_signal< bool > ap_block_state62_pp3_stage0_iter22;
    sc_signal< bool > ap_block_state63_pp3_stage0_iter23;
    sc_signal< bool > ap_block_state64_pp3_stage0_iter24;
    sc_signal< bool > ap_block_state65_pp3_stage0_iter25;
    sc_signal< bool > ap_block_state66_pp3_stage0_iter26;
    sc_signal< bool > ap_block_state67_pp3_stage0_iter27;
    sc_signal< bool > ap_block_state68_pp3_stage0_iter28;
    sc_signal< bool > ap_block_state69_pp3_stage0_iter29;
    sc_signal< bool > ap_block_state70_pp3_stage0_iter30;
    sc_signal< bool > ap_block_state71_pp3_stage0_iter31;
    sc_signal< bool > ap_block_state72_pp3_stage0_iter32;
    sc_signal< bool > ap_block_state73_pp3_stage0_iter33;
    sc_signal< bool > ap_block_state74_pp3_stage0_iter34;
    sc_signal< bool > ap_block_state75_pp3_stage0_iter35;
    sc_signal< bool > ap_block_state76_pp3_stage0_iter36;
    sc_signal< bool > ap_block_state77_pp3_stage0_iter37;
    sc_signal< bool > ap_block_state78_pp3_stage0_iter38;
    sc_signal< bool > ap_block_state79_pp3_stage0_iter39;
    sc_signal< bool > ap_block_state80_pp3_stage0_iter40;
    sc_signal< bool > ap_block_state81_pp3_stage0_iter41;
    sc_signal< bool > ap_block_state82_pp3_stage0_iter42;
    sc_signal< bool > ap_block_state83_pp3_stage0_iter43;
    sc_signal< bool > ap_block_state84_pp3_stage0_iter44;
    sc_signal< bool > ap_block_state85_pp3_stage0_iter45;
    sc_signal< bool > ap_block_state86_pp3_stage0_iter46;
    sc_signal< bool > ap_block_state87_pp3_stage0_iter47;
    sc_signal< bool > ap_block_state88_pp3_stage0_iter48;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter13;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter12_reg;
    sc_signal< sc_lv<32> > reg_392;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state9_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state19_pp2_stage1_iter2;
    sc_signal< bool > ap_block_state24_pp2_stage1_iter3;
    sc_signal< bool > ap_block_state29_pp2_stage1_iter4;
    sc_signal< bool > ap_block_state34_pp2_stage1_iter5;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln239_reg_933;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > reg_400;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state8_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter6;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter24;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter23_reg;
    sc_signal< sc_lv<32> > grp_fu_361_p2;
    sc_signal< sc_lv<32> > reg_406;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< bool > ap_block_state11_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state16_pp2_stage3_iter1;
    sc_signal< bool > ap_block_state21_pp2_stage3_iter2;
    sc_signal< bool > ap_block_state26_pp2_stage3_iter3;
    sc_signal< bool > ap_block_state31_pp2_stage3_iter4;
    sc_signal< bool > ap_block_state36_pp2_stage3_iter5;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln239_2_reg_948;
    sc_signal< sc_lv<1> > icmp_ln239_2_reg_948_pp2_iter3_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter36;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter35_reg;
    sc_signal< sc_lv<32> > grp_fu_349_p2;
    sc_signal< sc_lv<32> > reg_414;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< bool > ap_block_state12_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state17_pp2_stage4_iter1;
    sc_signal< bool > ap_block_state22_pp2_stage4_iter2;
    sc_signal< bool > ap_block_state27_pp2_stage4_iter3;
    sc_signal< bool > ap_block_state32_pp2_stage4_iter4;
    sc_signal< bool > ap_block_state37_pp2_stage4_iter5;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln239_2_reg_948_pp2_iter5_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter20;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter19_reg;
    sc_signal< sc_lv<4> > add_ln230_fu_426_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > add_ln234_fu_443_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln238_fu_454_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > add_ln238_fu_460_p2;
    sc_signal< sc_lv<4> > add_ln238_reg_903;
    sc_signal< sc_lv<4> > mean_addr_1_reg_908;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_913;
    sc_signal< sc_lv<4> > var_addr_1_reg_918;
    sc_signal< sc_lv<14> > sub_ln241_fu_493_p2;
    sc_signal< sc_lv<14> > sub_ln241_reg_923;
    sc_signal< sc_lv<32> > mean2_q0;
    sc_signal< sc_lv<1> > icmp_ln239_fu_499_p2;
    sc_signal< sc_lv<1> > icmp_ln239_reg_933_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln239_reg_933_pp2_iter2_reg;
    sc_signal< sc_lv<10> > add_ln239_fu_505_p2;
    sc_signal< sc_lv<10> > add_ln239_reg_937;
    sc_signal< sc_lv<1> > icmp_ln239_2_fu_525_p2;
    sc_signal< sc_lv<1> > icmp_ln239_2_reg_948_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln239_2_reg_948_pp2_iter4_reg;
    sc_signal< sc_lv<32> > grp_fu_343_p2;
    sc_signal< sc_lv<32> > v150_reg_952;
    sc_signal< sc_lv<32> > v154_reg_958;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<32> > v158_reg_964;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_state10_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage2_iter1;
    sc_signal< bool > ap_block_state20_pp2_stage2_iter2;
    sc_signal< bool > ap_block_state25_pp2_stage2_iter3;
    sc_signal< bool > ap_block_state30_pp2_stage2_iter4;
    sc_signal< bool > ap_block_state35_pp2_stage2_iter5;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<32> > v161_reg_970;
    sc_signal< sc_lv<1> > icmp_ln263_fu_530_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln263_reg_975_pp3_iter47_reg;
    sc_signal< sc_lv<14> > add_ln263_2_fu_536_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<10> > select_ln263_fu_554_p3;
    sc_signal< sc_lv<10> > select_ln263_reg_984;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter1_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter2_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter3_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter4_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter5_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter6_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter7_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter8_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter9_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter10_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter11_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter12_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter13_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter14_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter15_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter16_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter17_reg;
    sc_signal< sc_lv<10> > select_ln263_reg_984_pp3_iter18_reg;
    sc_signal< sc_lv<4> > select_ln263_3_fu_562_p3;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter1_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter2_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter3_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter4_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter5_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter6_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter7_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter8_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter9_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter10_reg;
    sc_signal< sc_lv<4> > select_ln263_3_reg_990_pp3_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln263_fu_570_p1;
    sc_signal< sc_lv<64> > zext_ln263_reg_997;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln263_reg_997_pp3_iter11_reg;
    sc_signal< sc_lv<10> > add_ln264_fu_575_p2;
    sc_signal< sc_lv<32> > var_q0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<64> > grp_fu_369_p1;
    sc_signal< sc_lv<64> > v171_mid2_v_v_reg_1017;
    sc_signal< sc_lv<64> > grp_fu_381_p2;
    sc_signal< sc_lv<64> > v171_mid2_v_reg_1022;
    sc_signal< sc_lv<32> > grp_fu_366_p1;
    sc_signal< sc_lv<32> > v171_mid2_reg_1032;
    sc_signal< sc_lv<64> > zext_ln267_4_fu_614_p1;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter39_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter40_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter41_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter42_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter43_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter44_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter45_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter46_reg;
    sc_signal< sc_lv<64> > zext_ln267_4_reg_1037_pp3_iter47_reg;
    sc_signal< sc_lv<64> > zext_ln264_fu_619_p1;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln264_reg_1047_pp3_iter34_reg;
    sc_signal< sc_lv<32> > v165_reg_1057;
    sc_signal< sc_lv<32> > grp_fu_376_p2;
    sc_signal< sc_lv<32> > v172_reg_1062;
    sc_signal< sc_lv<32> > v174_reg_1072;
    sc_signal< sc_lv<32> > grp_fu_353_p2;
    sc_signal< sc_lv<32> > v175_reg_1077;
    sc_signal< sc_lv<32> > v175_reg_1077_pp3_iter44_reg;
    sc_signal< sc_lv<32> > v175_reg_1077_pp3_iter45_reg;
    sc_signal< sc_lv<32> > v175_reg_1077_pp3_iter46_reg;
    sc_signal< sc_lv<63> > trunc_ln511_fu_627_p1;
    sc_signal< sc_lv<63> > trunc_ln511_reg_1083;
    sc_signal< sc_lv<1> > p_Result_55_reg_1088;
    sc_signal< sc_lv<11> > p_Result_s_reg_1093;
    sc_signal< sc_lv<52> > trunc_ln519_fu_649_p1;
    sc_signal< sc_lv<52> > trunc_ln519_reg_1098;
    sc_signal< sc_lv<54> > select_ln524_fu_673_p3;
    sc_signal< sc_lv<54> > select_ln524_reg_1103;
    sc_signal< sc_lv<1> > icmp_ln525_fu_680_p2;
    sc_signal< sc_lv<1> > icmp_ln525_reg_1108;
    sc_signal< sc_lv<12> > sh_amt_fu_709_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1114;
    sc_signal< sc_lv<1> > icmp_ln536_fu_717_p2;
    sc_signal< sc_lv<1> > icmp_ln536_reg_1120;
    sc_signal< sc_lv<24> > trunc_ln537_fu_723_p1;
    sc_signal< sc_lv<24> > trunc_ln537_reg_1125;
    sc_signal< sc_lv<1> > and_ln535_fu_745_p2;
    sc_signal< sc_lv<1> > and_ln535_reg_1131;
    sc_signal< sc_lv<1> > icmp_ln539_fu_751_p2;
    sc_signal< sc_lv<1> > icmp_ln539_reg_1137;
    sc_signal< sc_lv<1> > or_ln525_fu_775_p2;
    sc_signal< sc_lv<1> > or_ln525_reg_1142;
    sc_signal< sc_lv<24> > select_ln525_8_fu_875_p3;
    sc_signal< sc_lv<24> > select_ln525_8_reg_1148;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state8;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state40;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter48;
    sc_signal< sc_lv<4> > mean_address0;
    sc_signal< sc_logic > mean_ce0;
    sc_signal< sc_logic > mean_we0;
    sc_signal< sc_lv<32> > mean_d0;
    sc_signal< sc_lv<4> > mean2_address0;
    sc_signal< sc_logic > mean2_ce0;
    sc_signal< sc_logic > mean2_we0;
    sc_signal< sc_lv<32> > mean2_d0;
    sc_signal< sc_lv<4> > var_address0;
    sc_signal< sc_logic > var_ce0;
    sc_signal< sc_logic > var_we0;
    sc_signal< sc_lv<4> > v142_reg_245;
    sc_signal< sc_lv<1> > icmp_ln230_fu_420_p2;
    sc_signal< sc_lv<4> > v144_reg_256;
    sc_signal< sc_lv<1> > icmp_ln234_fu_437_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i8_reg_267;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > ap_phi_mux_j6_phi_fu_283_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_v153_phi_fu_293_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_v149_phi_fu_303_p4;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<4> > ap_phi_mux_i9_phi_fu_325_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > v142_cast_fu_432_p1;
    sc_signal< sc_lv<64> > v144_cast_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln238_fu_466_p1;
    sc_signal< sc_lv<64> > zext_ln241_4_fu_520_p1;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<32> > grp_fu_343_p0;
    sc_signal< sc_lv<32> > grp_fu_343_p1;
    sc_signal< sc_lv<32> > grp_fu_349_p0;
    sc_signal< sc_lv<32> > grp_fu_349_p1;
    sc_signal< sc_lv<32> > grp_fu_357_p0;
    sc_signal< sc_lv<32> > grp_fu_357_p1;
    sc_signal< sc_lv<32> > grp_fu_361_p0;
    sc_signal< sc_lv<32> > grp_fu_361_p1;
    sc_signal< sc_lv<12> > tmp_s_fu_481_p3;
    sc_signal< sc_lv<14> > sub_ln241_fu_493_p0;
    sc_signal< sc_lv<14> > sub_ln241_fu_493_p1;
    sc_signal< sc_lv<14> > add_ln241_fu_515_p0;
    sc_signal< sc_lv<14> > add_ln241_fu_515_p2;
    sc_signal< sc_lv<1> > icmp_ln264_fu_548_p2;
    sc_signal< sc_lv<4> > add_ln263_fu_542_p2;
    sc_signal< sc_lv<10> > add_ln264_fu_575_p1;
    sc_signal< sc_lv<12> > tmp_27_fu_588_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_581_p3;
    sc_signal< sc_lv<14> > zext_ln267_fu_595_p1;
    sc_signal< sc_lv<14> > zext_ln267_3_fu_605_p1;
    sc_signal< sc_lv<14> > sub_ln267_fu_599_p2;
    sc_signal< sc_lv<14> > add_ln267_fu_608_p2;
    sc_signal< sc_lv<64> > grp_fu_373_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_623_p1;
    sc_signal< sc_lv<53> > p_Result_54_fu_656_p3;
    sc_signal< sc_lv<54> > zext_ln523_fu_663_p1;
    sc_signal< sc_lv<54> > sub_ln409_fu_667_p2;
    sc_signal< sc_lv<12> > F2_fu_685_p1;
    sc_signal< sc_lv<12> > F2_fu_685_p2;
    sc_signal< sc_lv<1> > icmp_ln535_fu_691_p2;
    sc_signal< sc_lv<12> > add_ln535_fu_697_p2;
    sc_signal< sc_lv<12> > sub_ln535_fu_703_p2;
    sc_signal< sc_lv<1> > or_ln536_fu_733_p2;
    sc_signal< sc_lv<1> > xor_ln536_fu_739_p2;
    sc_signal< sc_lv<1> > or_ln535_fu_757_p2;
    sc_signal< sc_lv<1> > icmp_ln557_fu_727_p2;
    sc_signal< sc_lv<1> > xor_ln535_fu_763_p2;
    sc_signal< sc_lv<1> > and_ln557_fu_769_p2;
    sc_signal< sc_lv<6> > trunc_ln540_fu_784_p1;
    sc_signal< sc_lv<54> > zext_ln540_fu_787_p1;
    sc_signal< sc_lv<54> > ashr_ln540_fu_791_p2;
    sc_signal< sc_lv<32> > bitcast_ln651_fu_800_p1;
    sc_signal< sc_lv<1> > tmp_29_fu_803_p3;
    sc_signal< sc_lv<32> > sext_ln535_fu_781_p1;
    sc_signal< sc_lv<24> > sext_ln535cast_fu_819_p1;
    sc_signal< sc_lv<1> > xor_ln525_fu_828_p2;
    sc_signal< sc_lv<24> > shl_ln558_fu_823_p2;
    sc_signal< sc_lv<1> > and_ln539_fu_838_p2;
    sc_signal< sc_lv<24> > select_ln542_fu_811_p3;
    sc_signal< sc_lv<24> > trunc_ln540_3_fu_796_p1;
    sc_signal< sc_lv<1> > and_ln536_fu_833_p2;
    sc_signal< sc_lv<24> > select_ln525_fu_842_p3;
    sc_signal< sc_lv<24> > select_ln525_5_fu_849_p3;
    sc_signal< sc_lv<1> > or_ln525_2_fu_871_p2;
    sc_signal< sc_lv<24> > select_ln525_7_fu_864_p3;
    sc_signal< sc_lv<24> > select_ln525_6_fu_857_p3;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_pp2_stage0;
    static const sc_lv<15> ap_ST_fsm_pp2_stage1;
    static const sc_lv<15> ap_ST_fsm_pp2_stage2;
    static const sc_lv<15> ap_ST_fsm_pp2_stage3;
    static const sc_lv<15> ap_ST_fsm_pp2_stage4;
    static const sc_lv<15> ap_ST_fsm_state39;
    static const sc_lv<15> ap_ST_fsm_pp3_stage0;
    static const sc_lv<15> ap_ST_fsm_state89;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_44400000;
    static const sc_lv<64> ap_const_lv64_3EE4F8B588E368F1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<14> ap_const_lv14_2400;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_18;
    static const sc_lv<12> ap_const_lv12_35;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_685_p1();
    void thread_add_ln241_fu_515_p0();
    void thread_add_ln264_fu_575_p1();
    void thread_add_ln267_fu_608_p2();
    void thread_and_ln535_fu_745_p2();
    void thread_and_ln536_fu_833_p2();
    void thread_and_ln539_fu_838_p2();
    void thread_and_ln557_fu_769_p2();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state89();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp2_stage2_iter0();
    void thread_ap_block_state11_pp2_stage3_iter0();
    void thread_ap_block_state12_pp2_stage4_iter0();
    void thread_ap_block_state13_pp2_stage0_iter1();
    void thread_ap_block_state14_pp2_stage1_iter1();
    void thread_ap_block_state15_pp2_stage2_iter1();
    void thread_ap_block_state16_pp2_stage3_iter1();
    void thread_ap_block_state17_pp2_stage4_iter1();
    void thread_ap_block_state18_pp2_stage0_iter2();
    void thread_ap_block_state19_pp2_stage1_iter2();
    void thread_ap_block_state20_pp2_stage2_iter2();
    void thread_ap_block_state21_pp2_stage3_iter2();
    void thread_ap_block_state22_pp2_stage4_iter2();
    void thread_ap_block_state23_pp2_stage0_iter3();
    void thread_ap_block_state24_pp2_stage1_iter3();
    void thread_ap_block_state25_pp2_stage2_iter3();
    void thread_ap_block_state26_pp2_stage3_iter3();
    void thread_ap_block_state27_pp2_stage4_iter3();
    void thread_ap_block_state28_pp2_stage0_iter4();
    void thread_ap_block_state29_pp2_stage1_iter4();
    void thread_ap_block_state30_pp2_stage2_iter4();
    void thread_ap_block_state31_pp2_stage3_iter4();
    void thread_ap_block_state32_pp2_stage4_iter4();
    void thread_ap_block_state33_pp2_stage0_iter5();
    void thread_ap_block_state34_pp2_stage1_iter5();
    void thread_ap_block_state35_pp2_stage2_iter5();
    void thread_ap_block_state36_pp2_stage3_iter5();
    void thread_ap_block_state37_pp2_stage4_iter5();
    void thread_ap_block_state38_pp2_stage0_iter6();
    void thread_ap_block_state40_pp3_stage0_iter0();
    void thread_ap_block_state41_pp3_stage0_iter1();
    void thread_ap_block_state42_pp3_stage0_iter2();
    void thread_ap_block_state43_pp3_stage0_iter3();
    void thread_ap_block_state44_pp3_stage0_iter4();
    void thread_ap_block_state45_pp3_stage0_iter5();
    void thread_ap_block_state46_pp3_stage0_iter6();
    void thread_ap_block_state47_pp3_stage0_iter7();
    void thread_ap_block_state48_pp3_stage0_iter8();
    void thread_ap_block_state49_pp3_stage0_iter9();
    void thread_ap_block_state50_pp3_stage0_iter10();
    void thread_ap_block_state51_pp3_stage0_iter11();
    void thread_ap_block_state52_pp3_stage0_iter12();
    void thread_ap_block_state53_pp3_stage0_iter13();
    void thread_ap_block_state54_pp3_stage0_iter14();
    void thread_ap_block_state55_pp3_stage0_iter15();
    void thread_ap_block_state56_pp3_stage0_iter16();
    void thread_ap_block_state57_pp3_stage0_iter17();
    void thread_ap_block_state58_pp3_stage0_iter18();
    void thread_ap_block_state59_pp3_stage0_iter19();
    void thread_ap_block_state60_pp3_stage0_iter20();
    void thread_ap_block_state61_pp3_stage0_iter21();
    void thread_ap_block_state62_pp3_stage0_iter22();
    void thread_ap_block_state63_pp3_stage0_iter23();
    void thread_ap_block_state64_pp3_stage0_iter24();
    void thread_ap_block_state65_pp3_stage0_iter25();
    void thread_ap_block_state66_pp3_stage0_iter26();
    void thread_ap_block_state67_pp3_stage0_iter27();
    void thread_ap_block_state68_pp3_stage0_iter28();
    void thread_ap_block_state69_pp3_stage0_iter29();
    void thread_ap_block_state70_pp3_stage0_iter30();
    void thread_ap_block_state71_pp3_stage0_iter31();
    void thread_ap_block_state72_pp3_stage0_iter32();
    void thread_ap_block_state73_pp3_stage0_iter33();
    void thread_ap_block_state74_pp3_stage0_iter34();
    void thread_ap_block_state75_pp3_stage0_iter35();
    void thread_ap_block_state76_pp3_stage0_iter36();
    void thread_ap_block_state77_pp3_stage0_iter37();
    void thread_ap_block_state78_pp3_stage0_iter38();
    void thread_ap_block_state79_pp3_stage0_iter39();
    void thread_ap_block_state80_pp3_stage0_iter40();
    void thread_ap_block_state81_pp3_stage0_iter41();
    void thread_ap_block_state82_pp3_stage0_iter42();
    void thread_ap_block_state83_pp3_stage0_iter43();
    void thread_ap_block_state84_pp3_stage0_iter44();
    void thread_ap_block_state85_pp3_stage0_iter45();
    void thread_ap_block_state86_pp3_stage0_iter46();
    void thread_ap_block_state87_pp3_stage0_iter47();
    void thread_ap_block_state88_pp3_stage0_iter48();
    void thread_ap_block_state8_pp2_stage0_iter0();
    void thread_ap_block_state9_pp2_stage1_iter0();
    void thread_ap_condition_pp2_exit_iter0_state8();
    void thread_ap_condition_pp3_exit_iter0_state40();
    void thread_ap_done();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i9_phi_fu_325_p4();
    void thread_ap_phi_mux_j6_phi_fu_283_p4();
    void thread_ap_phi_mux_v149_phi_fu_303_p4();
    void thread_ap_phi_mux_v153_phi_fu_293_p4();
    void thread_ap_ready();
    void thread_ashr_ln540_fu_791_p2();
    void thread_bitcast_ln651_fu_800_p1();
    void thread_grp_fu_343_p0();
    void thread_grp_fu_343_p1();
    void thread_grp_fu_349_p0();
    void thread_grp_fu_349_p1();
    void thread_grp_fu_357_p0();
    void thread_grp_fu_357_p1();
    void thread_grp_fu_361_p0();
    void thread_grp_fu_361_p1();
    void thread_icmp_ln230_fu_420_p2();
    void thread_icmp_ln234_fu_437_p2();
    void thread_icmp_ln238_fu_454_p2();
    void thread_icmp_ln239_2_fu_525_p2();
    void thread_icmp_ln239_fu_499_p2();
    void thread_icmp_ln263_fu_530_p2();
    void thread_icmp_ln264_fu_548_p2();
    void thread_icmp_ln525_fu_680_p2();
    void thread_icmp_ln535_fu_691_p2();
    void thread_icmp_ln536_fu_717_p2();
    void thread_icmp_ln539_fu_751_p2();
    void thread_icmp_ln557_fu_727_p2();
    void thread_mean2_address0();
    void thread_mean2_ce0();
    void thread_mean2_d0();
    void thread_mean2_we0();
    void thread_mean_address0();
    void thread_mean_ce0();
    void thread_mean_d0();
    void thread_mean_we0();
    void thread_or_ln525_2_fu_871_p2();
    void thread_or_ln525_fu_775_p2();
    void thread_or_ln535_fu_757_p2();
    void thread_or_ln536_fu_733_p2();
    void thread_p_Result_54_fu_656_p3();
    void thread_p_Val2_s_fu_623_p1();
    void thread_p_shl3_cast_fu_581_p3();
    void thread_select_ln263_3_fu_562_p3();
    void thread_select_ln263_fu_554_p3();
    void thread_select_ln524_fu_673_p3();
    void thread_select_ln525_5_fu_849_p3();
    void thread_select_ln525_6_fu_857_p3();
    void thread_select_ln525_7_fu_864_p3();
    void thread_select_ln525_8_fu_875_p3();
    void thread_select_ln525_fu_842_p3();
    void thread_select_ln542_fu_811_p3();
    void thread_sext_ln535_fu_781_p1();
    void thread_sext_ln535cast_fu_819_p1();
    void thread_sh_amt_fu_709_p3();
    void thread_shl_ln558_fu_823_p2();
    void thread_sub_ln241_fu_493_p0();
    void thread_sub_ln241_fu_493_p1();
    void thread_sub_ln267_fu_599_p2();
    void thread_tmp_27_fu_588_p3();
    void thread_tmp_29_fu_803_p3();
    void thread_tmp_s_fu_481_p3();
    void thread_trunc_ln511_fu_627_p1();
    void thread_trunc_ln519_fu_649_p1();
    void thread_trunc_ln537_fu_723_p1();
    void thread_trunc_ln540_3_fu_796_p1();
    void thread_trunc_ln540_fu_784_p1();
    void thread_v137_address0();
    void thread_v137_ce0();
    void thread_v138_address0();
    void thread_v138_ce0();
    void thread_v139_address0();
    void thread_v139_ce0();
    void thread_v140_V_address0();
    void thread_v140_V_ce0();
    void thread_v140_V_d0();
    void thread_v140_V_we0();
    void thread_v142_cast_fu_432_p1();
    void thread_v144_cast_fu_449_p1();
    void thread_var_address0();
    void thread_var_ce0();
    void thread_var_we0();
    void thread_xor_ln525_fu_828_p2();
    void thread_xor_ln535_fu_763_p2();
    void thread_xor_ln536_fu_739_p2();
    void thread_zext_ln238_fu_466_p1();
    void thread_zext_ln241_4_fu_520_p1();
    void thread_zext_ln263_fu_570_p1();
    void thread_zext_ln264_fu_619_p1();
    void thread_zext_ln267_3_fu_605_p1();
    void thread_zext_ln267_4_fu_614_p1();
    void thread_zext_ln267_fu_595_p1();
    void thread_zext_ln523_fu_663_p1();
    void thread_zext_ln540_fu_787_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
