Cutting edge low area and multi-gigabit GHASH function FPGA implementation to perform NIST compliant cryptographic message authentication

**Key Features**

  * Key-dependent basic and pipelined architectures
  * Suitable for standardized AES mode AES-GCM and standalone GMAC
  * Supports SRAM and FLASH based FPGA technologies
  * Large range of targets from Xilinx low-cost Spartan-3 to high-performance Virtex-6
  * Achieves up to 400 Gbit/s of throughput on a Virtex-6 FPGA:

![http://chart.apis.google.com/chart?chxl=0:|Spartan-3|Spartan-6|Virtex-4|Virtex-5|Virtex-6&chxr=1,0,450&chxt=x,y&chbh=a&chs=300x225&cht=bvg&chco=E5ECF9&chds=0,435.745&chd=t:14.832,57.528,113.778,238.14,435.745&chma=|0,40&chtt=GHASH+Throughput+(Gbit%2Fs)&chts=676767,10&nonsense=ghash_throughput.png](http://chart.apis.google.com/chart?chxl=0:|Spartan-3|Spartan-6|Virtex-4|Virtex-5|Virtex-6&chxr=1,0,450&chxt=x,y&chbh=a&chs=300x225&cht=bvg&chco=E5ECF9&chds=0,435.745&chd=t:14.832,57.528,113.778,238.14,435.745&chma=|0,40&chtt=GHASH+Throughput+(Gbit%2Fs)&chts=676767,10&nonsense=ghash_throughput.png)

  * Area Vs. Speed balanced designs
  * Comprehensive packages including:
    * Full ISE 13.1 projects targeting Spartan-3, Spartan-6, Virtex-4, Virtex-5 and Virtex-6 FPGAs
    * Full tools binaries and sources to generate Verilog hardware description files
    * Documentation

**Guidelines**

  * Prior to get any packages we strongly recommend to start by downloading the [user guide](http://code.google.com/p/ghash/downloads/detail?name=ghash_user_guide_1.0.pdf).
  * You may need [7zip](http://www.7-zip.org/) to decompress .7z archives.