

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  8 18:49:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp3_u2_ap_d3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 15 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 16 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %6, label %Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1047) nounwind" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1047)" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 22 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 23 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 24 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 26 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 27 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 30 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %c_0 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %zext_ln203, %phi_mul" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 33 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_119 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 34 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i11 %tmp_119 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 35 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.67ns)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 36 'sub' 'sub_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 37 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1047, i32 %tmp)" [cnn_ap_lp/conv_1.cpp:36]   --->   Operation 38 'specregionend' 'empty_67' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 39 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 40 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 41 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 42 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 43 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 46 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %f_0 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 47 'zext' 'zext_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i3 %f_0 to i7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 48 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %f_0 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 49 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln203_6 = add i13 %sub_ln203, %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 50 'add' 'add_ln203_6' <Predicate = (!icmp_ln14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i13 %add_ln203_6 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 51 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 52 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 53 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)" [cnn_ap_lp/conv_1.cpp:35]   --->   Operation 54 'specregionend' 'empty_66' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 55 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter1_Loop_begin ], [ %p_Val2_19, %W_Row_Loop_end ]"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 57 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 58 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 59 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 60 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 61 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41050) nounwind" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41050)" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 64 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_115 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %tmp_115 to i5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116, %zext_ln18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 67 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %zext_ln18, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp_116 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i7 %tmp_117 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.73ns)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 76 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 77 'load' 'p_Val2_15' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 8.61>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 78 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 79 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 80 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 82 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 85 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i7 %p_shl5_cast, %p_shl6_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i7 %sub_ln1116_1, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'add' 'add_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i7 %add_ln1116_1 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_weights_V_add = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'getelementptr' 'conv_1_weights_V_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %zext_ln21, %c_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i5 %add_ln23_1 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'sext' 'sext_ln1117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'load' 'input_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41050, i32 %tmp_6)" [cnn_ap_lp/conv_1.cpp:25]   --->   Operation 101 'specregionend' 'empty_64' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 102 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.0>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51051) nounwind" [cnn_ap_lp/conv_1.cpp:22]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 104 'load' 'conv_1_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i9 %conv_1_weights_V_loa to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 105 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1118, %sext_ln1116_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_214 = sext i24 %r_V to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'sext' 'sext_ln1118_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_19, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_214 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln703, %zext_ln728" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.27>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 116 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_15 to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 117 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 118 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 119 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 14.4>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 121 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 122 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 123 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 124 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 125 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 126 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 127 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 128 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 129 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_121 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 130 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_121, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 131 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 133 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 134 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 135 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 136 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_21, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 138 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 139 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_122, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 140 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 141 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 142 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 143 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 144 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 145 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 146 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 147 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 16.8>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 148 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_2 = zext i14 %tmp_V_5 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 149 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 150 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 151 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 152 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 153 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 154 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 155 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 156 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 157 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 158 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 159 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 160 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 161 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_123, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 162 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 163 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 164 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 164 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 165 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_8, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 166 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 167 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 168 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 169 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.89ns)   --->   "%icmp_ln924_4 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 170 'icmp' 'icmp_ln924_4' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 171 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 11.4>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_4, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 172 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 173 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 174 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 175 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_11 : Operation 176 [1/1] (1.76ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 176 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 177 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 179 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
phi_mul              (phi              ) [ 001111111111]
add_ln8              (add              ) [ 011111111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln37             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101110000]
icmp_ln11            (icmp             ) [ 001111111111]
empty_60             (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_s                (specregionbegin  ) [ 000011111111]
zext_ln203           (zext             ) [ 000000000000]
add_ln203            (add              ) [ 000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000]
tmp_119              (bitconcatenate   ) [ 000000000000]
zext_ln203_12        (zext             ) [ 000000000000]
sub_ln203            (sub              ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_67             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_61             (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_5                (specregionbegin  ) [ 000001111111]
zext_ln23            (zext             ) [ 000001110000]
zext_ln203_13        (zext             ) [ 000001110000]
zext_ln203_14        (zext             ) [ 000000000000]
add_ln203_6          (add              ) [ 000000000000]
zext_ln203_15        (zext             ) [ 000000000000]
conv_out_V_addr      (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_66             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
p_Val2_s             (phi              ) [ 000001111000]
wr_0                 (phi              ) [ 000001000000]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_62             (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_6                (specregionbegin  ) [ 000000110000]
tmp_115              (bitconcatenate   ) [ 000000000000]
zext_ln1116          (zext             ) [ 000000000000]
sub_ln1116           (sub              ) [ 000000000000]
sext_ln1116          (sext             ) [ 000000110000]
add_ln23             (add              ) [ 000000000000]
tmp_116              (bitconcatenate   ) [ 000000000000]
zext_ln1117          (zext             ) [ 000000000000]
tmp_117              (bitconcatenate   ) [ 000000000000]
zext_ln1117_12       (zext             ) [ 000000000000]
sub_ln1117           (sub              ) [ 000000110000]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_V_addr   (getelementptr    ) [ 000000001000]
p_Val2_19            (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_63             (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln1116_1        (zext             ) [ 000000000000]
add_ln1116           (add              ) [ 000000000000]
trunc_ln1116         (trunc            ) [ 000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000]
p_shl6_cast          (bitconcatenate   ) [ 000000000000]
sub_ln1116_1         (sub              ) [ 000000000000]
add_ln1116_1         (add              ) [ 000000000000]
zext_ln1116_2        (zext             ) [ 000000000000]
conv_1_weights_V_add (getelementptr    ) [ 000000010000]
add_ln23_1           (add              ) [ 000000000000]
zext_ln1117_13       (zext             ) [ 000000000000]
add_ln1117           (add              ) [ 000000000000]
sext_ln1117          (sext             ) [ 000000000000]
input_V_addr         (getelementptr    ) [ 000000010000]
empty_64             (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
specloopname_ln22    (specloopname     ) [ 000000000000]
conv_1_weights_V_loa (load             ) [ 000000000000]
sext_ln1116_1        (sext             ) [ 000000000000]
input_V_load         (load             ) [ 000000000000]
sext_ln1118          (sext             ) [ 000000000000]
r_V                  (mul              ) [ 000000000000]
sext_ln1118_214      (sext             ) [ 000000000000]
lhs_V                (bitconcatenate   ) [ 000000000000]
zext_ln728           (zext             ) [ 000000000000]
zext_ln703           (zext             ) [ 000000000000]
ret_V                (add              ) [ 000000000000]
w_sum_V              (partselect       ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
p_Val2_15            (load             ) [ 000000000000]
sext_ln1265          (sext             ) [ 000000000000]
tmp_V_4              (add              ) [ 000000000111]
icmp_ln885           (icmp             ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
p_Result_24          (bitselect        ) [ 000000000010]
tmp_V                (sub              ) [ 000000000000]
tmp_V_5              (select           ) [ 000000000010]
p_Result_s           (partselect       ) [ 000000000000]
p_Result_25          (bitconcatenate   ) [ 000000000000]
l                    (cttz             ) [ 000000000000]
sub_ln894            (sub              ) [ 000000000010]
trunc_ln894          (trunc            ) [ 000000000000]
lsb_index            (add              ) [ 000000000000]
tmp_121              (partselect       ) [ 000000000000]
icmp_ln897           (icmp             ) [ 000000000000]
trunc_ln897          (trunc            ) [ 000000000000]
sub_ln897            (sub              ) [ 000000000000]
zext_ln897           (zext             ) [ 000000000000]
lshr_ln897           (lshr             ) [ 000000000000]
p_Result_21          (and              ) [ 000000000000]
icmp_ln897_2         (icmp             ) [ 000000000000]
a                    (and              ) [ 000000000000]
tmp_122              (bitselect        ) [ 000000000000]
xor_ln899            (xor              ) [ 000000000000]
add_ln899            (add              ) [ 000000000000]
p_Result_22          (bitselect        ) [ 000000000000]
and_ln899            (and              ) [ 000000000000]
or_ln899             (or               ) [ 000000000000]
or_ln                (bitconcatenate   ) [ 000000000010]
icmp_ln908           (icmp             ) [ 000000000010]
trunc_ln893          (trunc            ) [ 000000000010]
m                    (zext             ) [ 000000000000]
zext_ln907_2         (zext             ) [ 000000000000]
add_ln908            (add              ) [ 000000000000]
lshr_ln908           (lshr             ) [ 000000000000]
zext_ln908           (zext             ) [ 000000000000]
sub_ln908            (sub              ) [ 000000000000]
zext_ln908_2         (zext             ) [ 000000000000]
shl_ln908            (shl              ) [ 000000000000]
m_1                  (select           ) [ 000000000000]
zext_ln911           (zext             ) [ 000000000000]
m_2                  (add              ) [ 000000000000]
m_5                  (partselect       ) [ 000000000000]
m_6                  (zext             ) [ 000000000000]
tmp_123              (bitselect        ) [ 000000000000]
select_ln915         (select           ) [ 000000000000]
sub_ln915            (sub              ) [ 000000000000]
add_ln915            (add              ) [ 000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000]
p_Result_26          (partset          ) [ 000000000000]
bitcast_ln729        (bitcast          ) [ 001111111001]
trunc_ln7            (partselect       ) [ 000000000000]
icmp_ln924           (icmp             ) [ 001111111001]
icmp_ln924_4         (icmp             ) [ 001111111001]
or_ln924             (or               ) [ 000000000000]
tmp_4                (dcmp             ) [ 000000000000]
and_ln924            (and              ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
storemerge           (phi              ) [ 000000000001]
store_ln30           (store            ) [ 000000000000]
empty_65             (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1047"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21048"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31049"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41050"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51051"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="conv_out_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="1" index="3" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv_1_bias_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="1"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_1_weights_V_add_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_V_add/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_V_loa/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln30_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="5"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="r_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="r_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="phi_mul_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="phi_mul_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="c_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="f_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="f_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_Val2_s_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Val2_s_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="14" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="wr_0_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="wr_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="p_Val2_19_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="1"/>
<pin id="277" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Val2_19_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="14" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="wc_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="1"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="wc_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="2" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="298" class="1005" name="storemerge_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="300" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="storemerge_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="14" slack="3"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln8_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="c_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln203_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln203_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="1"/>
<pin id="351" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_119_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln203_12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sub_ln203_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln14_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="f_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln23_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln203_13_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln203_14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln203_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="1"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln203_15_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln18_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln18_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="wr_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_115_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln1116_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln1116_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln1116_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="3"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_116_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln1117_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_117_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln1117_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_12/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln1117_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="7" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln21_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln21_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="wc_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln1116_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln1116_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln1116_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_shl5_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_shl6_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="6" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sub_ln1116_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="0" index="1" bw="7" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln1116_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="0" index="1" bw="3" slack="2"/>
<pin id="542" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln1116_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln23_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="3"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln1117_13_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_13/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln1117_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="1"/>
<pin id="561" dir="0" index="1" bw="5" slack="0"/>
<pin id="562" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln1117_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1116_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln1118_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln1118_214_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="23" slack="0"/>
<pin id="579" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_214/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="lhs_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="22" slack="0"/>
<pin id="582" dir="0" index="1" bw="14" slack="1"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln728_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="0"/>
<pin id="590" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln703_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="23" slack="0"/>
<pin id="594" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="ret_V_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="28" slack="0"/>
<pin id="598" dir="0" index="1" bw="22" slack="0"/>
<pin id="599" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="w_sum_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="29" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln1265_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_V_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="14" slack="1"/>
<pin id="619" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln885_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_24_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="1"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_V_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="14" slack="1"/>
<pin id="638" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_V_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="14" slack="0"/>
<pin id="643" dir="0" index="2" bw="14" slack="1"/>
<pin id="644" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_Result_s_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="0"/>
<pin id="649" dir="0" index="1" bw="14" slack="0"/>
<pin id="650" dir="0" index="2" bw="5" slack="0"/>
<pin id="651" dir="0" index="3" bw="1" slack="0"/>
<pin id="652" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_Result_25_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="14" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="l_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sub_ln894_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln894_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="lsb_index_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_121_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln897_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln897_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sub_ln897_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln897_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lshr_ln897_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="4" slack="0"/>
<pin id="722" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Result_21_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="0"/>
<pin id="727" dir="0" index="1" bw="14" slack="0"/>
<pin id="728" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln897_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="a_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_122_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln899_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln899_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="14" slack="0"/>
<pin id="760" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_22_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="14" slack="0"/>
<pin id="766" dir="0" index="2" bw="14" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="and_ln899_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="or_ln899_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln908_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln893_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="m_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln907_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln908_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="1"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="lshr_ln908_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln908_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sub_ln908_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="1"/>
<pin id="825" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln908_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="shl_ln908_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="14" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="m_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="64" slack="0"/>
<pin id="841" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln911_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="m_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="m_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="63" slack="0"/>
<pin id="855" dir="0" index="1" bw="64" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="0" index="3" bw="7" slack="0"/>
<pin id="858" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="m_6_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="63" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_123_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="0"/>
<pin id="870" dir="0" index="2" bw="7" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln915_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="11" slack="0"/>
<pin id="878" dir="0" index="2" bw="11" slack="0"/>
<pin id="879" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sub_ln915_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="0" index="1" bw="11" slack="1"/>
<pin id="886" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln915_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="0"/>
<pin id="890" dir="0" index="1" bw="11" slack="0"/>
<pin id="891" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="1"/>
<pin id="897" dir="0" index="2" bw="11" slack="0"/>
<pin id="898" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="p_Result_26_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="0"/>
<pin id="903" dir="0" index="1" bw="63" slack="0"/>
<pin id="904" dir="0" index="2" bw="12" slack="0"/>
<pin id="905" dir="0" index="3" bw="7" slack="0"/>
<pin id="906" dir="0" index="4" bw="7" slack="0"/>
<pin id="907" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="bitcast_ln729_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="trunc_ln7_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="52" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="0" index="3" bw="7" slack="0"/>
<pin id="923" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln924_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="11" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="icmp_ln924_4_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="52" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_4/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="or_ln924_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="0" index="1" bw="1" slack="1"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/11 "/>
</bind>
</comp>

<comp id="944" class="1004" name="and_ln924_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/11 "/>
</bind>
</comp>

<comp id="950" class="1007" name="r_V_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="14" slack="0"/>
<pin id="952" dir="0" index="1" bw="9" slack="0"/>
<pin id="953" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln8_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="965" class="1005" name="r_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="973" class="1005" name="c_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="0"/>
<pin id="975" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="978" class="1005" name="sub_ln203_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="13" slack="1"/>
<pin id="980" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="986" class="1005" name="f_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="3" slack="0"/>
<pin id="988" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln23_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="996" class="1005" name="zext_ln203_13_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="7" slack="2"/>
<pin id="998" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_13 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="conv_out_V_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="12" slack="5"/>
<pin id="1003" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="wr_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="2" slack="0"/>
<pin id="1011" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sext_ln1116_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="1"/>
<pin id="1016" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sub_ln1117_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="11" slack="1"/>
<pin id="1021" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="conv_1_bias_V_addr_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="1"/>
<pin id="1026" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1032" class="1005" name="wc_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="0"/>
<pin id="1034" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1037" class="1005" name="conv_1_weights_V_add_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="1"/>
<pin id="1039" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_V_add "/>
</bind>
</comp>

<comp id="1042" class="1005" name="input_V_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="1"/>
<pin id="1044" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="w_sum_V_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="14" slack="1"/>
<pin id="1049" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_V_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="14" slack="1"/>
<pin id="1054" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="icmp_ln885_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="3"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="p_Result_24_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_V_5_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="14" slack="1"/>
<pin id="1071" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="sub_ln894_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="or_ln_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1086" class="1005" name="icmp_ln908_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="trunc_ln893_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="1"/>
<pin id="1093" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="bitcast_ln729_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="icmp_ln924_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="icmp_ln924_4_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="1"/>
<pin id="1108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="181" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="285"><net_src comp="252" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="313"><net_src comp="152" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="221" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="209" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="209" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="233" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="233" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="233" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="217" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="348" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="354" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="245" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="245" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="245" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="245" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="245" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="417"><net_src comp="268" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="268" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="268" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="268" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="414" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="414" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="205" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="8" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="466" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="291" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="291" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="291" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="291" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="508" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="36" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="517" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="525" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="553"><net_src comp="488" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="229" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="572"><net_src comp="188" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="194" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="275" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="76" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="577" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="588" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="80" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="82" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="168" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="252" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="84" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="50" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="628" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="640" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="90" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="92" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="94" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="647" pin="4"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="96" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="657" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="100" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="665" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="102" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="673" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="106" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="108" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="703"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="110" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="673" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="114" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="640" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="699" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="116" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="683" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="108" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="98" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="118" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="679" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="120" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="640" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="751" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="737" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="122" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="110" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="683" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="90" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="665" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="811"><net_src comp="124" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="804" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="126" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="801" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="818" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="843"><net_src comp="831" pin="2"/><net_sink comp="837" pin=2"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="837" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="128" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="106" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="130" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="866"><net_src comp="853" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="132" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="847" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="126" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="880"><net_src comp="867" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="134" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="136" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="138" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="875" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="140" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="894" pin=2"/></net>

<net id="908"><net_src comp="142" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="863" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="894" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="144" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="912"><net_src comp="130" pin="0"/><net_sink comp="901" pin=4"/></net>

<net id="916"><net_src comp="901" pin="5"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="924"><net_src comp="146" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="847" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="106" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="144" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="932"><net_src comp="888" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="148" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="918" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="150" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="309" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="573" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="569" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="956"><net_src comp="950" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="960"><net_src comp="314" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="968"><net_src comp="326" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="976"><net_src comp="338" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="981"><net_src comp="374" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="989"><net_src comp="386" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="994"><net_src comp="392" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="999"><net_src comp="396" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1004"><net_src comp="154" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1012"><net_src comp="424" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1017"><net_src comp="448" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1022"><net_src comp="482" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1027"><net_src comp="161" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1035"><net_src comp="498" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1040"><net_src comp="174" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1045"><net_src comp="181" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1050"><net_src comp="602" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1055"><net_src comp="616" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="1059"><net_src comp="1052" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1063"><net_src comp="622" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="628" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1072"><net_src comp="640" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1078"><net_src comp="673" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1084"><net_src comp="783" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1089"><net_src comp="791" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1094"><net_src comp="797" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1099"><net_src comp="913" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1104"><net_src comp="928" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1109"><net_src comp="934" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="940" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {11 }
 - Input state : 
	Port: conv_1 : input_V | {6 7 }
	Port: conv_1 : conv_1_weights_V | {6 7 }
	Port: conv_1 : conv_1_bias_V | {5 8 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		p_shl_cast : 3
		tmp_119 : 3
		zext_ln203_12 : 4
		sub_ln203 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln23 : 1
		zext_ln203_13 : 1
		zext_ln203_14 : 1
		add_ln203_6 : 2
		zext_ln203_15 : 3
		conv_out_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_115 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln23 : 2
		tmp_116 : 3
		zext_ln1117 : 4
		tmp_117 : 3
		zext_ln1117_12 : 4
		sub_ln1117 : 5
		p_Val2_15 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_1 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln1116_1 : 5
		add_ln1116_1 : 6
		zext_ln1116_2 : 7
		conv_1_weights_V_add : 8
		add_ln23_1 : 2
		zext_ln1117_13 : 3
		add_ln1117 : 4
		sext_ln1117 : 5
		input_V_addr : 6
		conv_1_weights_V_loa : 9
		input_V_load : 7
	State 7
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_214 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 8
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln29 : 4
	State 9
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_121 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_2 : 10
		a : 11
		tmp_122 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 10
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_123 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_8 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln7 : 5
		icmp_ln924 : 8
		icmp_ln924_4 : 6
		tmp_4 : 11
	State 11
		and_ln924 : 1
		br_ln29 : 1
		storemerge : 2
		store_ln30 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_309       |    0    |   130   |   469   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln8_fu_314     |    0    |    0    |    14   |
|          |        r_fu_326        |    0    |    0    |    15   |
|          |        c_fu_338        |    0    |    0    |    15   |
|          |    add_ln203_fu_348    |    0    |    0    |    14   |
|          |        f_fu_386        |    0    |    0    |    12   |
|          |   add_ln203_6_fu_404   |    0    |    0    |    17   |
|          |        wr_fu_424       |    0    |    0    |    10   |
|          |     add_ln23_fu_452    |    0    |    0    |    15   |
|          |        wc_fu_498       |    0    |    0    |    10   |
|    add   |    add_ln1116_fu_508   |    0    |    0    |    15   |
|          |   add_ln1116_1_fu_539  |    0    |    0    |    11   |
|          |    add_ln23_1_fu_549   |    0    |    0    |    15   |
|          |    add_ln1117_fu_559   |    0    |    0    |    13   |
|          |      ret_V_fu_596      |    0    |    0    |    35   |
|          |     tmp_V_4_fu_616     |    0    |    0    |    19   |
|          |    lsb_index_fu_683    |    0    |    0    |    39   |
|          |    add_ln899_fu_757    |    0    |    0    |    19   |
|          |    add_ln908_fu_807    |    0    |    0    |    39   |
|          |       m_2_fu_847       |    0    |    0    |    71   |
|          |    add_ln915_fu_888    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln203_fu_374    |    0    |    0    |    17   |
|          |    sub_ln1116_fu_442   |    0    |    0    |    13   |
|          |    sub_ln1117_fu_482   |    0    |    0    |    14   |
|          |   sub_ln1116_1_fu_533  |    0    |    0    |    11   |
|    sub   |      tmp_V_fu_635      |    0    |    0    |    19   |
|          |    sub_ln894_fu_673    |    0    |    0    |    39   |
|          |    sub_ln897_fu_709    |    0    |    0    |    13   |
|          |    sub_ln908_fu_822    |    0    |    0    |    39   |
|          |    sub_ln915_fu_883    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |     icmp_ln8_fu_320    |    0    |    0    |    11   |
|          |    icmp_ln11_fu_332    |    0    |    0    |    11   |
|          |    icmp_ln14_fu_380    |    0    |    0    |    9    |
|          |    icmp_ln18_fu_418    |    0    |    0    |    8    |
|          |    icmp_ln21_fu_492    |    0    |    0    |    8    |
|   icmp   |    icmp_ln885_fu_622   |    0    |    0    |    13   |
|          |    icmp_ln897_fu_699   |    0    |    0    |    18   |
|          |   icmp_ln897_2_fu_731  |    0    |    0    |    13   |
|          |    icmp_ln908_fu_791   |    0    |    0    |    18   |
|          |    icmp_ln924_fu_928   |    0    |    0    |    13   |
|          |   icmp_ln924_4_fu_934  |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|   lshr   |    lshr_ln897_fu_719   |    0    |    0    |    11   |
|          |    lshr_ln908_fu_812   |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln908_fu_831    |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_5_fu_640     |    0    |    0    |    14   |
|  select  |       m_1_fu_837       |    0    |    0    |    64   |
|          |   select_ln915_fu_875  |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   cttz   |        l_fu_665        |    0    |    40   |    36   |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_21_fu_725   |    0    |    0    |    14   |
|    and   |        a_fu_737        |    0    |    0    |    2    |
|          |    and_ln899_fu_771    |    0    |    0    |    2    |
|          |    and_ln924_fu_944    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln899_fu_777    |    0    |    0    |    2    |
|          |     or_ln924_fu_940    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |    xor_ln899_fu_751    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mul   |       r_V_fu_950       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln203_fu_344   |    0    |    0    |    0    |
|          |  zext_ln203_12_fu_370  |    0    |    0    |    0    |
|          |    zext_ln23_fu_392    |    0    |    0    |    0    |
|          |  zext_ln203_13_fu_396  |    0    |    0    |    0    |
|          |  zext_ln203_14_fu_400  |    0    |    0    |    0    |
|          |  zext_ln203_15_fu_409  |    0    |    0    |    0    |
|          |    zext_ln18_fu_414    |    0    |    0    |    0    |
|          |   zext_ln1116_fu_438   |    0    |    0    |    0    |
|          |   zext_ln1117_fu_466   |    0    |    0    |    0    |
|          |  zext_ln1117_12_fu_478 |    0    |    0    |    0    |
|          |    zext_ln21_fu_488    |    0    |    0    |    0    |
|   zext   |  zext_ln1116_1_fu_504  |    0    |    0    |    0    |
|          |  zext_ln1116_2_fu_544  |    0    |    0    |    0    |
|          |  zext_ln1117_13_fu_555 |    0    |    0    |    0    |
|          |    zext_ln728_fu_588   |    0    |    0    |    0    |
|          |    zext_ln703_fu_592   |    0    |    0    |    0    |
|          |    zext_ln897_fu_715   |    0    |    0    |    0    |
|          |        m_fu_801        |    0    |    0    |    0    |
|          |   zext_ln907_2_fu_804  |    0    |    0    |    0    |
|          |    zext_ln908_fu_818   |    0    |    0    |    0    |
|          |   zext_ln908_2_fu_827  |    0    |    0    |    0    |
|          |    zext_ln911_fu_844   |    0    |    0    |    0    |
|          |       m_6_fu_863       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_shl_cast_fu_354   |    0    |    0    |    0    |
|          |     tmp_119_fu_362     |    0    |    0    |    0    |
|          |     tmp_115_fu_430     |    0    |    0    |    0    |
|          |     tmp_116_fu_458     |    0    |    0    |    0    |
|          |     tmp_117_fu_470     |    0    |    0    |    0    |
|bitconcatenate|   p_shl5_cast_fu_517   |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_525   |    0    |    0    |    0    |
|          |      lhs_V_fu_580      |    0    |    0    |    0    |
|          |   p_Result_25_fu_657   |    0    |    0    |    0    |
|          |      or_ln_fu_783      |    0    |    0    |    0    |
|          |      tmp_8_fu_894      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1116_fu_448   |    0    |    0    |    0    |
|          |   sext_ln1117_fu_564   |    0    |    0    |    0    |
|   sext   |  sext_ln1116_1_fu_569  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_573   |    0    |    0    |    0    |
|          | sext_ln1118_214_fu_577 |    0    |    0    |    0    |
|          |   sext_ln1265_fu_612   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln1116_fu_513  |    0    |    0    |    0    |
|   trunc  |   trunc_ln894_fu_679   |    0    |    0    |    0    |
|          |   trunc_ln897_fu_705   |    0    |    0    |    0    |
|          |   trunc_ln893_fu_797   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     w_sum_V_fu_602     |    0    |    0    |    0    |
|          |    p_Result_s_fu_647   |    0    |    0    |    0    |
|partselect|     tmp_121_fu_689     |    0    |    0    |    0    |
|          |       m_5_fu_853       |    0    |    0    |    0    |
|          |    trunc_ln7_fu_918    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_24_fu_628   |    0    |    0    |    0    |
| bitselect|     tmp_122_fu_743     |    0    |    0    |    0    |
|          |   p_Result_22_fu_763   |    0    |    0    |    0    |
|          |     tmp_123_fu_867     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |   p_Result_26_fu_901   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   170   |   1569  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_957       |   10   |
|    bitcast_ln729_reg_1096   |   64   |
|         c_0_reg_229         |    5   |
|          c_reg_973          |    5   |
| conv_1_bias_V_addr_reg_1024 |    3   |
|conv_1_weights_V_add_reg_1037|    6   |
|   conv_out_V_addr_reg_1001  |   12   |
|         f_0_reg_241         |    3   |
|          f_reg_986          |    3   |
|     icmp_ln885_reg_1060     |    1   |
|     icmp_ln908_reg_1086     |    1   |
|    icmp_ln924_4_reg_1106    |    1   |
|     icmp_ln924_reg_1101     |    1   |
|    input_V_addr_reg_1042    |   10   |
|        or_ln_reg_1081       |   32   |
|     p_Result_24_reg_1064    |    1   |
|      p_Val2_19_reg_275      |   14   |
|       p_Val2_s_reg_252      |   14   |
|       phi_mul_reg_217       |   10   |
|         r_0_reg_205         |    5   |
|          r_reg_965          |    5   |
|     sext_ln1116_reg_1014    |    6   |
|      storemerge_reg_298     |   14   |
|     sub_ln1117_reg_1019     |   11   |
|      sub_ln203_reg_978      |   13   |
|      sub_ln894_reg_1075     |   32   |
|       tmp_V_4_reg_1052      |   14   |
|       tmp_V_5_reg_1069      |   14   |
|     trunc_ln893_reg_1091    |   11   |
|       w_sum_V_reg_1047      |   14   |
|         wc_0_reg_287        |    2   |
|         wc_reg_1032         |    2   |
|         wr_0_reg_264        |    2   |
|         wr_reg_1009         |    2   |
|    zext_ln203_13_reg_996    |    7   |
|      zext_ln23_reg_991      |   64   |
+-----------------------------+--------+
|            Total            |   414  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_205    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_217  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_229    |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_252 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_309    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   414  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   584  |  1641  |
+-----------+--------+--------+--------+--------+
