# Seven Segment Display Decoder

This project implements a combinational 7-segment display decoder using Verilog. Given a 4-bit binary input (0â€“9), it outputs the corresponding 7-bit segment code.

## ğŸ”§ Components
- `seven_segment.v`: Verilog module for the decoder
- `seven_segment_tb.v`: Testbench to verify output
- `dump.vcd`: Simulation waveform generated by Icarus Verilog
- `run.sh`: Script to compile, simulate, and open GTKWave

## ğŸ–¥ï¸ How to Run
```bash
chmod +x run.sh
./run.sh
