round=2,size=4,shift=3
******************
diff=4,nL=4,Sno=0,Pno=7
输出表：
00	01	08	03	0f	0a	0b	06	02	0d	07	09	0c	05	0e	04	

内部函数=7
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=44,Other=8
Overall cycles with Rotated Shift=104, without Rotated Shift=192
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=22,Other=4
Overall cycles with Rotated Shift=52, without Rotated Shift=96
******************






******************
diff=4,nL=4,Sno=1,Pno=7
输出表：
00	02	0f	09	04	0e	07	0b	08	0d	06	0c	0a	05	03	01	

内部函数=15
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=2,Pno=7
输出表：
00	04	02	0e	08	03	06	07	01	0b	05	0c	0a	0d	09	0f	

内部函数=23
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=3,Pno=7
输出表：
00	0e	0b	01	08	0c	04	06	07	05	0f	02	09	03	0d	0a	

内部函数=31
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=4,Pno=7
输出表：
00	0f	01	03	02	0c	06	07	04	05	0d	0a	09	0b	0e	08	

内部函数=39
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=5,Pno=7
输出表：
00	09	0f	0e	0c	01	04	03	07	0b	05	0a	08	02	06	0d	

内部函数=47
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=6,Pno=7
输出表：
00	01	05	09	0c	0e	07	0a	0b	0f	04	06	08	0d	02	03	

内部函数=55
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=7,Pno=7
输出表：
00	0e	05	01	09	08	0b	02	04	0f	07	0d	0c	0a	03	06	

内部函数=63
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=50,Other=8
Overall cycles with Rotated Shift=114, without Rotated Shift=214
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=25,Other=4
Overall cycles with Rotated Shift=57, without Rotated Shift=107
******************






******************
diff=4,nL=4,Sno=10,Pno=7
输出表：
00	01	08	0e	0f	0a	0d	06	02	0b	05	09	03	07	0c	04	

内部函数=135
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=44,Other=8
Overall cycles with Rotated Shift=104, without Rotated Shift=192
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=22,Other=4
Overall cycles with Rotated Shift=52, without Rotated Shift=96
******************






******************
diff=4,nL=4,Sno=11,Pno=7
输出表：
00	02	0f	0a	04	0c	0d	0b	08	05	06	0e	09	07	03	01	

内部函数=143
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=12,Pno=7
输出表：
00	04	02	0a	08	03	0b	05	01	06	07	0e	0c	0d	09	0f	

内部函数=151
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=13,Pno=7
输出表：
00	0c	0b	09	08	0e	07	06	05	04	0f	02	01	03	0d	0a	

内部函数=159
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=14,Pno=7
输出表：
00	0f	01	09	02	0e	07	05	04	06	0d	0a	03	0b	0c	08	

内部函数=167
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=228
Overall GE=929.4
Software Cycles: AND=24,XOR=28,RotatedShift=46,Other=8
Overall cycles with Rotated Shift=106, without Rotated Shift=198
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=30
Overall GE=100.14
Software Cycles: AND=12,XOR=14,RotatedShift=23,Other=4
Overall cycles with Rotated Shift=53, without Rotated Shift=99
******************






******************
diff=4,nL=4,Sno=15,Pno=7
输出表：
00	09	0f	08	0e	01	0b	03	05	04	07	0a	0c	02	06	0d	

内部函数=175
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=16,Pno=7
输出表：
00	01	07	08	0e	0c	0f	0a	0b	05	04	06	09	0d	02	03	

内部函数=183
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=48,Other=8
Overall cycles with Rotated Shift=112, without Rotated Shift=208
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=24,Other=4
Overall cycles with Rotated Shift=56, without Rotated Shift=104
******************






******************
diff=4,nL=4,Sno=17,Pno=7
输出表：
00	0c	07	0e	09	08	0f	02	04	0b	05	0d	01	0a	03	06	

内部函数=191
Worst Case TI Raw Implementation:
Hardware(In theory): AND=192,XOR=260
Overall GE=1014.84
Software Cycles: AND=24,XOR=32,RotatedShift=50,Other=8
Overall cycles with Rotated Shift=114, without Rotated Shift=214
Worst Case TI 1 bit Implementation:
Hardware(In theory): AND=12,XOR=32
Overall GE=105.48
Software Cycles: AND=12,XOR=16,RotatedShift=25,Other=4
Overall cycles with Rotated Shift=57, without Rotated Shift=107
******************






mindiff=4,max non-linear=4
