#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150819df0 .scope module, "registerFile_tb" "registerFile_tb" 2 3;
 .timescale -9 -12;
v0x15082a7f0_0 .var "clk", 0 0;
v0x15082a880_0 .var "data_in", 27 0;
v0x15082a910_0 .var "dest_sel", 3 0;
v0x15082a9a0_0 .net "dout0", 27 0, L_0x15082b060;  1 drivers
v0x15082aa30_0 .net "dout1", 27 0, L_0x15082b350;  1 drivers
v0x15082ab00_0 .var "rs0", 3 0;
v0x15082abb0_0 .var "rs1", 3 0;
v0x15082ac60_0 .var "rst", 0 0;
v0x15082ad10_0 .var "wen", 0 0;
S_0x150805660 .scope module, "uut" "registerFile" 2 18, 3 1 0, S_0x150819df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rs0";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 28 "data_in";
    .port_info 5 /INPUT 4 "dest_sel";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /OUTPUT 28 "dout0";
    .port_info 8 /OUTPUT 28 "dout1";
L_0x15082b060 .functor BUFZ 28, L_0x15082ae40, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
L_0x15082b350 .functor BUFZ 28, L_0x15082b150, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
v0x150819f60_0 .net *"_ivl_0", 27 0, L_0x15082ae40;  1 drivers
v0x150829b00_0 .net *"_ivl_10", 5 0, L_0x15082b1f0;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150829ba0_0 .net *"_ivl_13", 1 0, L_0x140078058;  1 drivers
v0x150829c50_0 .net *"_ivl_2", 5 0, L_0x15082aee0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150829d00_0 .net *"_ivl_5", 1 0, L_0x140078010;  1 drivers
v0x150829df0_0 .net *"_ivl_8", 27 0, L_0x15082b150;  1 drivers
v0x150829ea0_0 .net "clk", 0 0, v0x15082a7f0_0;  1 drivers
v0x150829f40_0 .net "data_in", 27 0, v0x15082a880_0;  1 drivers
v0x150829ff0_0 .net "dest_sel", 3 0, v0x15082a910_0;  1 drivers
v0x15082a100_0 .net "dout0", 27 0, L_0x15082b060;  alias, 1 drivers
v0x15082a1b0_0 .net "dout1", 27 0, L_0x15082b350;  alias, 1 drivers
v0x15082a260_0 .var/i "i", 31 0;
v0x15082a310 .array "rf", 15 0, 27 0;
v0x15082a3b0_0 .net "rs0", 3 0, v0x15082ab00_0;  1 drivers
v0x15082a460_0 .net "rs1", 3 0, v0x15082abb0_0;  1 drivers
v0x15082a510_0 .net "rst", 0 0, v0x15082ac60_0;  1 drivers
v0x15082a5b0_0 .net "wen", 0 0, v0x15082ad10_0;  1 drivers
E_0x150814e50/0 .event negedge, v0x150829ea0_0;
E_0x150814e50/1 .event posedge, v0x15082a510_0;
E_0x150814e50 .event/or E_0x150814e50/0, E_0x150814e50/1;
L_0x15082ae40 .array/port v0x15082a310, L_0x15082aee0;
L_0x15082aee0 .concat [ 4 2 0 0], v0x15082ab00_0, L_0x140078010;
L_0x15082b150 .array/port v0x15082a310, L_0x15082b1f0;
L_0x15082b1f0 .concat [ 4 2 0 0], v0x15082abb0_0, L_0x140078058;
    .scope S_0x150805660;
T_0 ;
    %wait E_0x150814e50;
    %load/vec4 v0x15082a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15082a260_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x15082a260_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 28;
    %ix/getv/s 3, v0x15082a260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15082a310, 0, 4;
    %load/vec4 v0x15082a260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15082a260_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 28;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15082a310, 0, 4;
    %load/vec4 v0x15082a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x150829f40_0;
    %load/vec4 v0x150829ff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15082a310, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150819df0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082a7f0_0, 0, 1;
T_1.0 ;
    %delay 1500, 0;
    %load/vec4 v0x15082a7f0_0;
    %inv;
    %store/vec4 v0x15082a7f0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x150819df0;
T_2 ;
    %vpi_call 2 37 "$dumpfile", "registerFile.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150819df0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15082ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15082ab00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15082abb0_0, 0, 4;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082ac60_0, 0, 1;
    %delay 4500, 0;
    %load/vec4 v0x15082a9a0_0;
    %cmpi/ne 0, 0, 28;
    %jmp/1 T_2.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x15082aa30_0;
    %cmpi/ne 0, 0, 28;
    %flag_or 6, 8;
T_2.2;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 48 "$display", "[FAIL] Reset did not clear registers: dout0=%h dout1=%h", v0x15082a9a0_0, v0x15082aa30_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 50 "$display", "[PASS] Reset cleared registers" {0 0 0};
T_2.1 ;
    %pushi/vec4 703710, 0, 28;
    %store/vec4 v0x15082a880_0, 0, 28;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15082a910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15082ab00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15082abb0_0, 0, 4;
    %delay 3000, 0;
    %load/vec4 v0x15082a9a0_0;
    %cmpi/ne 0, 0, 28;
    %jmp/0xz  T_2.3, 6;
    %vpi_call 2 62 "$display", "[FAIL] Write to R0 should remain zero: dout0=%h", v0x15082a9a0_0 {0 0 0};
    %jmp T_2.4;
T_2.3 ;
    %vpi_call 2 64 "$display", "[PASS] R0 write-protected" {0 0 0};
T_2.4 ;
    %pushi/vec4 19088743, 0, 28;
    %store/vec4 v0x15082a880_0, 0, 28;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15082a910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15082ab00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15082abb0_0, 0, 4;
    %delay 3000, 0;
    %load/vec4 v0x15082a9a0_0;
    %cmpi/ne 19088743, 0, 28;
    %jmp/1 T_2.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x15082aa30_0;
    %cmpi/ne 0, 0, 28;
    %flag_or 6, 8;
T_2.7;
    %jmp/0xz  T_2.5, 6;
    %vpi_call 2 77 "$display", "[FAIL] Write/Read mismatch: dout0=%h dout1=%h", v0x15082a9a0_0, v0x15082aa30_0 {0 0 0};
    %jmp T_2.6;
T_2.5 ;
    %vpi_call 2 79 "$display", "[PASS] Write/read R5 and R0" {0 0 0};
T_2.6 ;
    %pushi/vec4 16702650, 0, 28;
    %store/vec4 v0x15082a880_0, 0, 28;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15082a910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15082ad10_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15082ab00_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15082abb0_0, 0, 4;
    %delay 3000, 0;
    %load/vec4 v0x15082a9a0_0;
    %cmpi/ne 16702650, 0, 28;
    %jmp/1 T_2.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x15082aa30_0;
    %cmpi/ne 16702650, 0, 28;
    %flag_or 6, 8;
T_2.10;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 91 "$display", "[FAIL] Overwrite failed: dout0=%h dout1=%h", v0x15082a9a0_0, v0x15082aa30_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 93 "$display", "[PASS] Overwrite register" {0 0 0};
T_2.9 ;
    %vpi_call 2 95 "$display", "All tests completed." {0 0 0};
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regtest.v";
    "regfile.v";
