INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 buffer43/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.358ns (18.250%)  route 6.083ns (81.750%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=842, unset)          0.508     0.508    buffer43/clk
                         FDRE                                         r  buffer43/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer43/outs_reg[4]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer43/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer43/result0_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 f  cmpi1/result0/CO[3]
                         net (fo=24, unplaced)        0.652     2.478    control_merge0/tehb/control/CO[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.521 r  control_merge0/tehb/control/dataReg[5]_i_3__1/O
                         net (fo=9, unplaced)         0.285     2.806    buffer4/control/dataReg_reg[0]_1
                         LUT2 (Prop_lut2_I1_O)        0.043     2.849 f  buffer4/control/transmitValue_i_2__43/O
                         net (fo=10, unplaced)        0.287     3.136    buffer4/control/fullReg_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.179 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, unplaced)         0.412     3.591    buffer4/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.049     3.640 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.895    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.938 r  buffer4/control/dataReg[6]_i_5/O
                         net (fo=2, unplaced)         0.255     4.193    buffer4/control/dataReg[6]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.236 f  buffer4/control/dataReg[5]_i_1__2/O
                         net (fo=4, unplaced)         0.268     4.504    buffer13/control/mux2_outs[5]
                         LUT5 (Prop_lut5_I2_O)        0.045     4.549 r  buffer13/control/out0_valid_INST_0_i_6/O
                         net (fo=1, unplaced)         0.000     4.549    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.752 f  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=35, unplaced)        0.661     5.413    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     5.460 f  buffer23/fifo/ctrlEnd_ready_i_4/O
                         net (fo=3, unplaced)         0.262     5.722    control_merge2/tehb/control/outs_reg[5]_5
                         LUT5 (Prop_lut5_I2_O)        0.043     5.765 r  control_merge2/tehb/control/outputValid_i_5__2/O
                         net (fo=23, unplaced)        0.307     6.072    control_merge2/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     6.115 f  control_merge2/tehb/control/outputValid_i_3/O
                         net (fo=39, unplaced)        0.320     6.435    buffer18/fifo/p_1_in
                         LUT6 (Prop_lut6_I2_O)        0.043     6.478 f  buffer18/fifo/transmitValue_i_2__23/O
                         net (fo=5, unplaced)         0.405     6.883    buffer18/fifo/transmitValue_i_2__23_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     6.926 r  buffer18/fifo/transmitValue_i_7/O
                         net (fo=2, unplaced)         0.388     7.314    fork9/control/generateBlocks[2].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     7.357 f  fork9/control/generateBlocks[2].regblock/fullReg_i_4__11/O
                         net (fo=4, unplaced)         0.268     7.625    fork5/control/generateBlocks[0].regblock/dataReg_reg[6]
                         LUT6 (Prop_lut6_I4_O)        0.043     7.668 r  fork5/control/generateBlocks[0].regblock/dataReg[6]_i_1/O
                         net (fo=7, unplaced)         0.281     7.949    buffer13/E[0]
                         FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=842, unset)          0.483    11.683    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  3.506    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.418 ; gain = 32.000 ; free physical = 43244 ; free virtual = 219705
