sim:
	@echo "🔧 Running simulation..."
	$(IVERILOG) -g2012 -I $(RTL_DIR) -o alu64_tb.vvp $(SIM_DIR)/alu64_tb.sv $(RTL_DIR)/*.sv
	$(VVP) alu64_tb.vvp

wave:
	$(GTKWAVE) docs/alu64_waveform.vcd &

# Synthesis (Synopsys Design Compiler)
synth:
	@echo "⚙️  Running synthesis..."
	dc_shell -f $(SYNTH_DIR)/run_synth.tcl | tee synth.log

report:
	@echo "📄 Showing synthesis report..."
	cat docs/alu64_synth_area.rpt
	cat docs/alu64_synth_timing.rpt

clean:
	@echo "🧹 Cleaning build files..."
	rm -f *.vvp *.vcd *.fsdb *.log *.syn *.ddc *.mapped.v alu64_tb *.out *.db

zip:
	@echo "📦 Packaging project..."
	zip -r project.zip * .[^.]* -x \"*.vvp\" \"*.vcd\" \"*.log\" \"*.out\" \"*.zip\"

.PHONY: sim wave synth report clean zip
