

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_copy_y'
================================================================
* Date:           Sun May 14 17:33:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_copy_y  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_ln267 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 12 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln2"   --->   Operation 13 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln266_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln266"   --->   Operation 14 'read' 'zext_ln266_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yy"   --->   Operation 15 'read' 'yy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul335_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul335"   --->   Operation 16 'read' 'mul335_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln266_cast = zext i35 %zext_ln266_read"   --->   Operation 17 'zext' 'zext_ln266_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 12288, void @empty_22, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i_5"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %phi_ln267"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body338"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i32 %i_5"   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln266 = icmp_eq  i32 %i, i32 %mul335_read" [src/runge_kutta_45.cpp:266]   --->   Operation 25 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln266 = add i32 %i, i32 1" [src/runge_kutta_45.cpp:266]   --->   Operation 26 'add' 'add_ln266' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %for.body338.split_ifconv, void %last_copy_t.loopexit.exitStub" [src/runge_kutta_45.cpp:266]   --->   Operation 27 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_5_cast129 = zext i32 %i"   --->   Operation 28 'zext' 'i_5_cast129' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %i_5_cast129"   --->   Operation 29 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i32 %i"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%p_Val2_s = load i14 %yy_loc_V_addr"   --->   Operation 31 'load' 'p_Val2_s' <Predicate = (!icmp_ln266)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %empty, void %for.inc346._crit_edge, void" [src/runge_kutta_45.cpp:267]   --->   Operation 32 'br' 'br_ln267' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %i, i32 1, i32 31" [src/runge_kutta_45.cpp:267]   --->   Operation 33 'partselect' 'tmp_2' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %tmp_2, i4 0" [src/runge_kutta_45.cpp:267]   --->   Operation 34 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i35 %and_ln1" [src/runge_kutta_45.cpp:267]   --->   Operation 35 'zext' 'zext_ln267' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %i, i32 1, i32 2" [src/runge_kutta_45.cpp:267]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln267_2 = add i64 %zext_ln267, i64 %yy_read" [src/runge_kutta_45.cpp:267]   --->   Operation 37 'add' 'add_ln267_2' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln267 = add i64 %add_ln267_2, i64 %zext_ln266_cast" [src/runge_kutta_45.cpp:267]   --->   Operation 38 'add' 'add_ln267' <Predicate = (!icmp_ln266 & empty)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln267, i32 6, i32 63" [src/runge_kutta_45.cpp:267]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (!icmp_ln266 & empty)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 %add_ln266, i32 %i_5" [src/runge_kutta_45.cpp:266]   --->   Operation 40 'store' 'store_ln266' <Predicate = (!icmp_ln266)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_ln267_load = load i64 %phi_ln267" [src/runge_kutta_45.cpp:267]   --->   Operation 41 'load' 'phi_ln267_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/runge_kutta_45.cpp:266]   --->   Operation 42 'specloopname' 'specloopname_ln266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%p_Val2_s = load i14 %yy_loc_V_addr"   --->   Operation 43 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_2 : Operation 44 [1/1] (2.95ns)   --->   "%icmp_ln1086 = icmp_eq  i80 %p_Val2_s, i80 0"   --->   Operation 44 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %p_Val2_s, i32 79"   --->   Operation 45 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.97ns)   --->   "%tmp_V = sub i80 0, i80 %p_Val2_s"   --->   Operation 46 'sub' 'tmp_V' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.04ns)   --->   "%tmp_V_2 = select i1 %p_Result_10, i80 %tmp_V, i80 %p_Val2_s"   --->   Operation 47 'select' 'tmp_V_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %tmp_V_2, i32 16, i32 79"   --->   Operation 48 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 49 'ctlz' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_3"   --->   Operation 50 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 51 'icmp' 'hitNonZero' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i80 %tmp_V_2"   --->   Operation 52 'trunc' 'trunc_ln1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln1267, i48 281474976710655"   --->   Operation 53 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_11, i1 1"   --->   Operation 54 'ctlz' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_7"   --->   Operation 55 'trunc' 'trunc_ln1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%NZeros_1 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 56 'add' 'NZeros_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%NZeros_3 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros"   --->   Operation 57 'select' 'NZeros_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 80, i32 %NZeros_3"   --->   Operation 58 'sub' 'sub_ln1095' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 59 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 61 'icmp' 'icmp_ln1097' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 62 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 6, i7 %trunc_ln1098"   --->   Operation 63 'sub' 'sub_ln1098' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 64 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i80 1208925819614629174706175, i80 %zext_ln1098"   --->   Operation 65 'lshr' 'lshr_ln1098' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i80 %tmp_V_2, i80 %lshr_ln1098"   --->   Operation 66 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i80 %p_Result_s, i80 0"   --->   Operation 67 'icmp' 'icmp_ln1098' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 68 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 69 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1100 = xor i1 %tmp_1, i1 1"   --->   Operation 70 'xor' 'xor_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %tmp_V_2, i32 %lsb_index"   --->   Operation 71 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1100 = and i1 %p_Result_7, i1 %xor_ln1100"   --->   Operation 72 'and' 'and_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 73 'or' 'or_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 75 'icmp' 'icmp_ln1105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 76 'add' 'add_ln1105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 77 'zext' 'zext_ln1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln1105 = lshr i80 %tmp_V_2, i80 %zext_ln1105"   --->   Operation 78 'lshr' 'lshr_ln1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 79 'sub' 'sub_ln1106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 80 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln1106 = shl i80 %tmp_V_2, i80 %zext_ln1106"   --->   Operation 81 'shl' 'shl_ln1106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln1106 = trunc i80 %lshr_ln1105"   --->   Operation 82 'trunc' 'trunc_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln1106_1 = trunc i80 %shl_ln1106"   --->   Operation 83 'trunc' 'trunc_ln1106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_1"   --->   Operation 84 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1112 = zext i2 %or_ln"   --->   Operation 85 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (4.65ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln1112"   --->   Operation 86 'add' 'm_1' <Predicate = true> <Delay = 4.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 87 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1113 = zext i63 %m_4"   --->   Operation 88 'zext' 'zext_ln1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 89 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_8, i11 1023, i11 1022"   --->   Operation 90 'select' 'select_ln1094' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_3"   --->   Operation 91 'trunc' 'trunc_ln1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 20, i11 %trunc_ln1094"   --->   Operation 92 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 93 'add' 'add_ln1122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln1122"   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_s, i32 52, i32 63"   --->   Operation 95 'partset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.48ns)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_12"   --->   Operation 96 'select' 'select_ln1086' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %select_ln1086, i64 %phi_ln267_load" [src/runge_kutta_45.cpp:267]   --->   Operation 97 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%and_ln267_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_4, i4 0" [src/runge_kutta_45.cpp:267]   --->   Operation 98 'bitconcatenate' 'and_ln267_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i128 %or_ln1" [src/runge_kutta_45.cpp:267]   --->   Operation 99 'zext' 'zext_ln267_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln267_1 = add i6 %trunc_ln2_read, i6 %and_ln267_1" [src/runge_kutta_45.cpp:267]   --->   Operation 100 'add' 'add_ln267_1' <Predicate = (empty)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i6 %add_ln267_1" [src/runge_kutta_45.cpp:267]   --->   Operation 101 'zext' 'zext_ln267_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (4.01ns)   --->   "%shl_ln267 = shl i64 65535, i64 %zext_ln267_2" [src/runge_kutta_45.cpp:267]   --->   Operation 102 'shl' 'shl_ln267' <Predicate = (empty)> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln267_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln267_1, i3 0" [src/runge_kutta_45.cpp:267]   --->   Operation 103 'bitconcatenate' 'shl_ln267_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln267_3 = zext i9 %shl_ln267_2" [src/runge_kutta_45.cpp:267]   --->   Operation 104 'zext' 'zext_ln267_3' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (4.89ns)   --->   "%shl_ln267_1 = shl i512 %zext_ln267_1, i512 %zext_ln267_3" [src/runge_kutta_45.cpp:267]   --->   Operation 105 'shl' 'shl_ln267_1' <Predicate = (empty)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i58 %trunc_ln" [src/runge_kutta_45.cpp:267]   --->   Operation 106 'sext' 'sext_ln267' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln267" [src/runge_kutta_45.cpp:267]   --->   Operation 107 'getelementptr' 'X_BUS_addr' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (36.5ns)   --->   "%empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:267]   --->   Operation 108 'writereq' 'empty_60' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 109 [1/1] (1.48ns)   --->   "%select_ln266 = select i1 %empty, i64 0, i64 %select_ln1086" [src/runge_kutta_45.cpp:266]   --->   Operation 109 'select' 'select_ln266' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln266 = store i64 %select_ln266, i64 %phi_ln267" [src/runge_kutta_45.cpp:266]   --->   Operation 110 'store' 'store_ln266' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln266 = br void %for.body338" [src/runge_kutta_45.cpp:266]   --->   Operation 111 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 112 [1/1] (36.5ns)   --->   "%write_ln267 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %X_BUS_addr, i512 %shl_ln267_1, i64 %shl_ln267" [src/runge_kutta_45.cpp:267]   --->   Operation 112 'write' 'write_ln267' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 113 [5/5] (36.5ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:267]   --->   Operation 113 'writeresp' 'empty_61' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 114 [4/5] (36.5ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:267]   --->   Operation 114 'writeresp' 'empty_61' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 115 [3/5] (36.5ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:267]   --->   Operation 115 'writeresp' 'empty_61' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 116 [2/5] (36.5ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:267]   --->   Operation 116 'writeresp' 'empty_61' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln266)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 117 [1/5] (36.5ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:267]   --->   Operation 117 'writeresp' 'empty_61' <Predicate = (empty)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc346._crit_edge" [src/runge_kutta_45.cpp:267]   --->   Operation 118 'br' 'br_ln267' <Predicate = (empty)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul335]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ yy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln266]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln267          (alloca        ) [ 011000000]
i_5                (alloca        ) [ 010000000]
trunc_ln2_read     (read          ) [ 011000000]
zext_ln266_read    (read          ) [ 000000000]
yy_read            (read          ) [ 000000000]
mul335_read        (read          ) [ 000000000]
zext_ln266_cast    (zext          ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
store_ln0          (store         ) [ 000000000]
store_ln0          (store         ) [ 000000000]
br_ln0             (br            ) [ 000000000]
i                  (load          ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specpipeline_ln0   (specpipeline  ) [ 000000000]
icmp_ln266         (icmp          ) [ 011111110]
add_ln266          (add           ) [ 000000000]
br_ln266           (br            ) [ 000000000]
i_5_cast129        (zext          ) [ 000000000]
yy_loc_V_addr      (getelementptr ) [ 011000000]
empty              (trunc         ) [ 011111111]
br_ln267           (br            ) [ 000000000]
tmp_2              (partselect    ) [ 000000000]
and_ln1            (bitconcatenate) [ 000000000]
zext_ln267         (zext          ) [ 000000000]
tmp_4              (partselect    ) [ 011000000]
add_ln267_2        (add           ) [ 000000000]
add_ln267          (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 011000000]
store_ln266        (store         ) [ 000000000]
phi_ln267_load     (load          ) [ 000000000]
specloopname_ln266 (specloopname  ) [ 000000000]
p_Val2_s           (load          ) [ 000000000]
icmp_ln1086        (icmp          ) [ 000000000]
p_Result_10        (bitselect     ) [ 000000000]
tmp_V              (sub           ) [ 000000000]
tmp_V_2            (select        ) [ 000000000]
t                  (partselect    ) [ 000000000]
tmp_3              (ctlz          ) [ 000000000]
NZeros             (trunc         ) [ 000000000]
hitNonZero         (icmp          ) [ 000000000]
trunc_ln1267       (trunc         ) [ 000000000]
p_Result_11        (bitconcatenate) [ 000000000]
tmp_7              (ctlz          ) [ 000000000]
trunc_ln1269       (trunc         ) [ 000000000]
NZeros_1           (add           ) [ 000000000]
NZeros_3           (select        ) [ 000000000]
sub_ln1095         (sub           ) [ 000000000]
lsb_index          (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
icmp_ln1097        (icmp          ) [ 000000000]
trunc_ln1098       (trunc         ) [ 000000000]
sub_ln1098         (sub           ) [ 000000000]
zext_ln1098        (zext          ) [ 000000000]
lshr_ln1098        (lshr          ) [ 000000000]
p_Result_s         (and           ) [ 000000000]
icmp_ln1098        (icmp          ) [ 000000000]
a                  (and           ) [ 000000000]
tmp_1              (bitselect     ) [ 000000000]
xor_ln1100         (xor           ) [ 000000000]
p_Result_7         (bitselect     ) [ 000000000]
and_ln1100         (and           ) [ 000000000]
or_ln1100          (or            ) [ 000000000]
or_ln              (bitconcatenate) [ 000000000]
icmp_ln1105        (icmp          ) [ 000000000]
add_ln1105         (add           ) [ 000000000]
zext_ln1105        (zext          ) [ 000000000]
lshr_ln1105        (lshr          ) [ 000000000]
sub_ln1106         (sub           ) [ 000000000]
zext_ln1106        (zext          ) [ 000000000]
shl_ln1106         (shl           ) [ 000000000]
trunc_ln1106       (trunc         ) [ 000000000]
trunc_ln1106_1     (trunc         ) [ 000000000]
m                  (select        ) [ 000000000]
zext_ln1112        (zext          ) [ 000000000]
m_1                (add           ) [ 000000000]
m_4                (partselect    ) [ 000000000]
zext_ln1113        (zext          ) [ 000000000]
p_Result_8         (bitselect     ) [ 000000000]
select_ln1094      (select        ) [ 000000000]
trunc_ln1094       (trunc         ) [ 000000000]
sub_ln1116         (sub           ) [ 000000000]
add_ln1122         (add           ) [ 000000000]
tmp_s              (bitconcatenate) [ 000000000]
p_Result_12        (partset       ) [ 000000000]
select_ln1086      (select        ) [ 000000000]
or_ln1             (bitconcatenate) [ 000000000]
and_ln267_1        (bitconcatenate) [ 000000000]
zext_ln267_1       (zext          ) [ 000000000]
add_ln267_1        (add           ) [ 000000000]
zext_ln267_2       (zext          ) [ 000000000]
shl_ln267          (shl           ) [ 010100000]
shl_ln267_2        (bitconcatenate) [ 000000000]
zext_ln267_3       (zext          ) [ 000000000]
shl_ln267_1        (shl           ) [ 010100000]
sext_ln267         (sext          ) [ 000000000]
X_BUS_addr         (getelementptr ) [ 010111111]
empty_60           (writereq      ) [ 000000000]
select_ln266       (select        ) [ 000000000]
store_ln266        (store         ) [ 000000000]
br_ln266           (br            ) [ 000000000]
write_ln267        (write         ) [ 000000000]
empty_61           (writeresp     ) [ 000000000]
br_ln267           (br            ) [ 000000000]
ret_ln0            (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul335">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul335"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yy_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="yy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln266">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i31.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="phi_ln267_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln267/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln266_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="35" slack="0"/>
<pin id="154" dir="0" index="1" bw="35" slack="0"/>
<pin id="155" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln266_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="yy_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yy_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mul335_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul335_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="512" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_60/2 empty_61/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln267_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="512" slack="1"/>
<pin id="180" dir="0" index="2" bw="512" slack="1"/>
<pin id="181" dir="0" index="3" bw="64" slack="1"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln267/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="yy_loc_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="80" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="80" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln266_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="35" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln266_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln266/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln266_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln266/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_5_cast129_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast129/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="35" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln267_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="35" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="3" slack="0"/>
<pin id="263" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln267_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="35" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln267_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="35" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="58" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln266_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="phi_ln267_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln267_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln1086_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="80" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="80" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="80" slack="0"/>
<pin id="315" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_V_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="80" slack="0"/>
<pin id="321" dir="0" index="2" bw="80" slack="0"/>
<pin id="322" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="t_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="80" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="8" slack="0"/>
<pin id="331" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="NZeros_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="hitNonZero_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln1267_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="80" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln1269_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="NZeros_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="NZeros_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sub_ln1095_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lsb_index_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln1097_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln1098_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sub_ln1098_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="7" slack="0"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln1098_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="lshr_ln1098_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="80" slack="0"/>
<pin id="442" dir="0" index="1" bw="80" slack="0"/>
<pin id="443" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln1098_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="80" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="a_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln1100_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="80" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln1100_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln1100_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln1105_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln1105_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1105_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="lshr_ln1105_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="80" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln1106_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1106_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln1106_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="80" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln1106_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="80" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln1106_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="80" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="m_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="0" index="2" bw="64" slack="0"/>
<pin id="550" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln1112_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="m_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="m_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="63" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln1113_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="63" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_8_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln1094_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="0" index="2" bw="11" slack="0"/>
<pin id="590" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln1094_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sub_ln1116_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="11" slack="0"/>
<pin id="601" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln1122_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="11" slack="0"/>
<pin id="614" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_Result_12_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="63" slack="0"/>
<pin id="621" dir="0" index="2" bw="12" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="0" index="4" bw="7" slack="0"/>
<pin id="624" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln1086_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="64" slack="0"/>
<pin id="634" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="128" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="0" index="2" bw="64" slack="0"/>
<pin id="642" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln267_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="2" slack="1"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln267_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln267_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="128" slack="0"/>
<pin id="655" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_1/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln267_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267_1/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln267_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_2/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="shl_ln267_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="17" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln267/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="shl_ln267_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln267_2/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln267_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_3/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln267_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="128" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="0"/>
<pin id="687" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln267_1/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln267_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="58" slack="1"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln267/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="X_BUS_addr_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="512" slack="0"/>
<pin id="695" dir="0" index="1" bw="58" slack="0"/>
<pin id="696" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_BUS_addr/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln266_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="64" slack="0"/>
<pin id="704" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln266_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="0" index="1" bw="64" slack="1"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="phi_ln267_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln267 "/>
</bind>
</comp>

<comp id="719" class="1005" name="i_5_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln2_read_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="1"/>
<pin id="728" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2_read "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln266_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="6"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln266 "/>
</bind>
</comp>

<comp id="735" class="1005" name="yy_loc_V_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="1"/>
<pin id="737" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="yy_loc_V_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="empty_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_4_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="1"/>
<pin id="747" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="750" class="1005" name="trunc_ln_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="58" slack="1"/>
<pin id="752" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="755" class="1005" name="shl_ln267_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln267 "/>
</bind>
</comp>

<comp id="760" class="1005" name="shl_ln267_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="512" slack="1"/>
<pin id="762" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln267_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="X_BUS_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="512" slack="1"/>
<pin id="767" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="132" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="134" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="136" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="152" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="164" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="235"><net_src comp="212" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="212" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="236" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="212" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="254" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="158" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="198" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="221" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="192" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="192" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="192" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="304" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="192" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="341"><net_src comp="78" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="326" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="326" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="318" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="84" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="78" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="344" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="348" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="344" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="86" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="12" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="90" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="392" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="94" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="318" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="70" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="414" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="96" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="398" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="318" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="398" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="466" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="452" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="100" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="398" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="26" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="392" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="102" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="318" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="104" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="392" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="318" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="516" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="500" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="538" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="492" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="546" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="106" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="564" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="108" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="558" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="104" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="110" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="112" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="384" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="114" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="586" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="116" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="304" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="604" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="625"><net_src comp="118" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="574" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="610" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="120" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="618" pin=4"/></net>

<net id="635"><net_src comp="298" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="618" pin="5"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="122" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="630" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="295" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="124" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="54" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="638" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="646" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="126" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="128" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="657" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="130" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="653" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="697"><net_src comp="0" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="693" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="705"><net_src comp="40" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="630" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="138" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="722"><net_src comp="142" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="729"><net_src comp="146" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="734"><net_src comp="215" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="185" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="743"><net_src comp="232" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="748"><net_src comp="258" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="753"><net_src comp="280" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="758"><net_src comp="666" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="763"><net_src comp="684" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="768"><net_src comp="693" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_BUS | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_last_copy_y : mul335 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_y : yy_loc_V | {1 2 }
	Port: runge_kutta_45_Pipeline_last_copy_y : yy | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_y : zext_ln266 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_y : trunc_ln2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln266 : 2
		add_ln266 : 2
		br_ln266 : 3
		i_5_cast129 : 2
		yy_loc_V_addr : 3
		empty : 2
		p_Val2_s : 4
		br_ln267 : 3
		tmp_2 : 2
		and_ln1 : 3
		zext_ln267 : 4
		tmp_4 : 2
		add_ln267_2 : 5
		add_ln267 : 6
		trunc_ln : 7
		store_ln266 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_10 : 1
		tmp_V : 1
		tmp_V_2 : 2
		t : 3
		tmp_3 : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_11 : 4
		tmp_7 : 5
		trunc_ln1269 : 6
		NZeros_1 : 7
		NZeros_3 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_1 : 11
		xor_ln1100 : 12
		p_Result_7 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_1 : 13
		m : 14
		zext_ln1112 : 16
		m_1 : 17
		m_4 : 18
		zext_ln1113 : 19
		p_Result_8 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_s : 21
		p_Result_12 : 22
		select_ln1086 : 23
		or_ln1 : 24
		zext_ln267_1 : 25
		add_ln267_1 : 1
		zext_ln267_2 : 2
		shl_ln267 : 3
		shl_ln267_2 : 2
		zext_ln267_3 : 3
		shl_ln267_1 : 26
		X_BUS_addr : 1
		empty_60 : 2
		select_ln266 : 24
		store_ln266 : 25
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      shl_ln1106_fu_532      |    0    |   246   |
|    shl   |       shl_ln267_fu_666      |    0    |    39   |
|          |      shl_ln267_1_fu_684     |    0    |   423   |
|----------|-----------------------------|---------|---------|
|          |       add_ln266_fu_221      |    0    |    39   |
|          |      add_ln267_2_fu_268     |    0    |    64   |
|          |       add_ln267_fu_274      |    0    |    64   |
|          |       NZeros_1_fu_378       |    0    |    39   |
|    add   |       lsb_index_fu_398      |    0    |    39   |
|          |      add_ln1105_fu_506      |    0    |    39   |
|          |          m_1_fu_558         |    0    |    71   |
|          |      add_ln1122_fu_604      |    0    |    11   |
|          |      add_ln267_1_fu_657     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_2_fu_318       |    0    |    80   |
|          |       NZeros_3_fu_384       |    0    |    32   |
|  select  |           m_fu_546          |    0    |    64   |
|          |     select_ln1094_fu_586    |    0    |    11   |
|          |     select_ln1086_fu_630    |    0    |    64   |
|          |     select_ln266_fu_700     |    0    |    64   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_434     |    0    |    15   |
|          |      lshr_ln1105_fu_516     |    0    |   246   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_312        |    0    |    87   |
|          |      sub_ln1095_fu_392      |    0    |    39   |
|    sub   |      sub_ln1098_fu_424      |    0    |    14   |
|          |      sub_ln1106_fu_522      |    0    |    39   |
|          |      sub_ln1116_fu_598      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln266_fu_215      |    0    |    18   |
|          |      icmp_ln1086_fu_298     |    0    |    34   |
|   icmp   |      hitNonZero_fu_348      |    0    |    29   |
|          |      icmp_ln1097_fu_414     |    0    |    17   |
|          |      icmp_ln1098_fu_446     |    0    |    34   |
|          |      icmp_ln1105_fu_500     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_440      |    0    |    80   |
|    and   |           a_fu_452          |    0    |    2    |
|          |      and_ln1100_fu_480      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_466      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_486      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln2_read_read_fu_146 |    0    |    0    |
|   read   | zext_ln266_read_read_fu_152 |    0    |    0    |
|          |     yy_read_read_fu_158     |    0    |    0    |
|          |   mul335_read_read_fu_164   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_170    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln267_write_fu_177  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln266_cast_fu_198   |    0    |    0    |
|          |      i_5_cast129_fu_227     |    0    |    0    |
|          |      zext_ln267_fu_254      |    0    |    0    |
|          |      zext_ln1098_fu_430     |    0    |    0    |
|          |      zext_ln1105_fu_512     |    0    |    0    |
|   zext   |      zext_ln1106_fu_528     |    0    |    0    |
|          |      zext_ln1112_fu_554     |    0    |    0    |
|          |      zext_ln1113_fu_574     |    0    |    0    |
|          |     zext_ln267_1_fu_653     |    0    |    0    |
|          |     zext_ln267_2_fu_662     |    0    |    0    |
|          |     zext_ln267_3_fu_680     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         empty_fu_232        |    0    |    0    |
|          |        NZeros_fu_344        |    0    |    0    |
|          |     trunc_ln1267_fu_354     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_374     |    0    |    0    |
|          |     trunc_ln1098_fu_420     |    0    |    0    |
|          |     trunc_ln1106_fu_538     |    0    |    0    |
|          |    trunc_ln1106_1_fu_542    |    0    |    0    |
|          |     trunc_ln1094_fu_594     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_236        |    0    |    0    |
|          |         tmp_4_fu_258        |    0    |    0    |
|partselect|       trunc_ln_fu_280       |    0    |    0    |
|          |           t_fu_326          |    0    |    0    |
|          |          tmp_fu_404         |    0    |    0    |
|          |          m_4_fu_564         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        and_ln1_fu_246       |    0    |    0    |
|          |      p_Result_11_fu_358     |    0    |    0    |
|          |         or_ln_fu_492        |    0    |    0    |
|bitconcatenate|         tmp_s_fu_610        |    0    |    0    |
|          |        or_ln1_fu_638        |    0    |    0    |
|          |      and_ln267_1_fu_646     |    0    |    0    |
|          |      shl_ln267_2_fu_672     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_10_fu_304     |    0    |    0    |
| bitselect|         tmp_1_fu_458        |    0    |    0    |
|          |      p_Result_7_fu_472      |    0    |    0    |
|          |      p_Result_8_fu_578      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_3_fu_336        |    0    |    0    |
|          |         tmp_7_fu_366        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_12_fu_618     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln267_fu_690      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   2092  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  X_BUS_addr_reg_765  |   512  |
|     empty_reg_740    |    1   |
|      i_5_reg_719     |   32   |
|  icmp_ln266_reg_731  |    1   |
|   phi_ln267_reg_712  |   64   |
|  shl_ln267_1_reg_760 |   512  |
|   shl_ln267_reg_755  |   64   |
|     tmp_4_reg_745    |    2   |
|trunc_ln2_read_reg_726|    6   |
|   trunc_ln_reg_750   |   58   |
| yy_loc_V_addr_reg_735|   14   |
+----------------------+--------+
|         Total        |  1266  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_170 |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_access_fu_192  |  p0  |   2  |  14  |   28   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1054  ||  4.764  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2092  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |  1266  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1266  |  2110  |
+-----------+--------+--------+--------+
