// Seed: 1144043343
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input uwire id_2
);
  wire id_4 = 1'd0 - id_0;
  assign id_4 = id_4;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    input  wor   id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5
  );
endmodule
module module_0 (
    input supply1 module_2,
    output tri id_1,
    input supply1 id_2
);
  wire id_4;
  always force id_1 = 1;
  module_0(
      id_2, id_2, id_2
  );
  wire id_5;
  tri0 id_6 = 1;
endmodule
