// Seed: 1546229220
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_5 = 32'd30
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire _id_2;
  output wire id_1;
  wire [id_5 : id_2] id_9;
endmodule
module module_2 #(
    parameter id_0 = 32'd7,
    parameter id_2 = 32'd11
) (
    input supply0 _id_0,
    output wire id_1,
    input uwire _id_2,
    output tri0 id_3
);
  wire [-1 : id_0  ?  id_2 : id_0  ?  id_2 : -1 'd0 ?  id_2 : (  id_0  )  ?  1 : id_0] id_5;
  module_0 modCall_1 ();
  wire [1 : 1] id_6;
endmodule
