INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sources_1/new/signal_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sources_1/new/serial_gen_AD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_gen_AD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sources_1/new/AD1_drive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD1_drive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sim_1/new/tb_transm_SDEC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_transm_SDEC
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sim_1/new/tb_transm_SDEC.sv:218]
WARNING: [VRFC 10-756] identifier FLAG_1C1 is used before its declaration [C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.srcs/sim_1/new/tb_transm_SDEC.sv:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/Radiometro/TRANSM_ACOND/TRANSM_ACOND.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
