initialized variables: a=20, b=3, q=0 
testing hls_divider: 20 / 3 = 6 

D:\Documents\GitHub\ECE4810J_FA2021\Lab2\hls_divider\solution1\sim\verilog>set PATH= 

D:\Documents\GitHub\ECE4810J_FA2021\Lab2\hls_divider\solution1\sim\verilog>call F:/Xilinx/Vivado/2021.1/bin/xelab xil_defaultlib.apatb_hls_divider_top glbl -Oenable_linking_all_libraries  -prj hls_divider.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib "ieee_proposed=./ieee_proposed" -s hls_divider  
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_divider_top glbl -Oenable_linking_all_libraries -prj hls_divider.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s hls_divider 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/AESL_axi_slave_CRTLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/hls_divider.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_divider_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/hls_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/hls_divider_CRTLS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider_CRTLS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/hls_divider_udiv_16ns_16ns_16_20_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider_udiv_16ns_16ns_16_20_seq_1_divseq
INFO: [VRFC 10-311] analyzing module hls_divider_udiv_16ns_16ns_16_20_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_divider_CRTLS_s_axi
Compiling module xil_defaultlib.hls_divider_udiv_16ns_16ns_16_20...
Compiling module xil_defaultlib.hls_divider_udiv_16ns_16ns_16_20...
Compiling module xil_defaultlib.hls_divider
Compiling module xil_defaultlib.AESL_axi_slave_CRTLS
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_divider_top
Compiling module work.glbl
Built simulation snapshot hls_divider

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/xsim.dir/hls_divider/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 23:57:27 2021...

****** xsim v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hls_divider/xsim_script.tcl
# xsim {hls_divider} -autoloadwcfg -tclbatch {hls_divider.tcl}
Time resolution is 1 ps
source hls_divider.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 845 ns : File "D:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/sim/verilog/hls_divider.autotb.v" Line 306
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 21 23:57:34 2021...
initialized variables: a=20, b=3, q=0 
testing hls_divider: 20 / 3 = 6 
