Open Register Design Tool, version=190524.01, input=./node_reg.rdl
Ordt: reading parameters from ./node_reg.params...
Ordt: building verilog...
Ordt: writing verilog file .\output\output.v...
Ordt: building systemverilog...
Ordt: writing systemverilog file .\output\output.sv...
Ordt: building register list...
Ordt: writing register list file .\output\output.reglist...
Ordt: building verilog testbench...
Ordt: writing verilog testbench file .\output\vbench.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file .\output\uvmregs.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file .\output\uvm_reg_jrdl_pkg.sv...
Ordt: building xml...
Ordt: writing xml file .\output\output.xml...
Ordt: building C++ model...
Ordt: writing C++ model file .\output\output.cpp\ordt_pio_common.hpp...
Ordt: writing C++ model file .\output\output.cpp\ordt_pio_common.cpp...
Ordt: writing C++ model file .\output\output.cpp\ordt_pio.hpp...
Ordt: writing C++ model file .\output\output.cpp\ordt_pio.cpp...
Ordt: building C++ driver model...
*** INFO ***: Overlay 0 total processed instances=38, unique instances=38, duplicate instances=0
Ordt: writing C++ driver model file .\output\output.cppdrv\ordt_pio_common.hpp...
Ordt: writing C++ driver model file .\output\output.cppdrv\ordt_pio_common.cpp...
Ordt: writing C++ driver model file .\output\output.cppdrv\ordt_pio_drv.hpp...
Ordt: writing C++ driver model file .\output\output.cppdrv\ordt_pio_drv.cpp...
Ordt complete Sun Dec 06 17:52:46 EST 2020
